Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Mon Nov  6 23:37:04 2023
| Host              : 400p1l1760g0508 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.062        0.000                      0               108233        0.002        0.000                      0               108233        3.500        0.000                       0                 32086  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.062        0.000                      0               108137        0.002        0.000                      0               108137        3.500        0.000                       0                 32086  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.538        0.000                      0                   96        0.220        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 5.625ns (59.239%)  route 3.870ns (40.761%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.187ns (routing 1.584ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.647ns (routing 1.450ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.187     3.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ap_clk
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      1.282     4.736 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=6, routed)           0.366     5.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_10_reg_14614_reg[31]_0[9]
    SLICE_X48Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     5.324 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_79_reg_18224[9]_i_1/O
                         net (fo=46, routed)          0.982     6.306    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/data15[9]
    SLICE_X53Y38         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.458 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0/O
                         net (fo=1, routed)           0.154     6.612    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0_n_0
    SLICE_X53Y38         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1/O
                         net (fo=1, routed)           0.209     6.901    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1_n_0
    SLICE_X53Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     7.050 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_24__3/O
                         net (fo=1, routed)           0.771     7.821    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/A[9]
    DSP48E2_X11Y14       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.258     8.079 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     8.079    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X11Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     8.193 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     8.193    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X11Y14       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     8.893 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     8.893    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER.U<30>
    DSP48E2_X11Y14       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     8.960    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<30>
    DSP48E2_X11Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     9.687 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.687    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X11Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739    10.607 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.607    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146    10.753 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/P[15]
                         net (fo=26, routed)          0.743    11.495    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_366_reg_16170_reg[14][0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    11.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.806    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1_n_0
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.094    11.900 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[14]_i_1/O[0]
                         net (fo=8, routed)           0.527    12.427    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[15]_i_3_0[7]
    SLICE_X36Y54         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082    12.509 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_9/O
                         net (fo=1, routed)           0.014    12.523    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_9_n_0
    SLICE_X36Y54         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    12.801 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.831    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1_n_0
    SLICE_X36Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.086    12.917 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.032    12.949    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/p_0_in__0[15]
    SLICE_X36Y55         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.647    12.863    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y55         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[15]/C
                         clock pessimism              0.233    13.096    
                         clock uncertainty           -0.130    12.967    
    SLICE_X36Y55         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    13.011    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[15]
  -------------------------------------------------------------------
                         required time                         13.011    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 5.625ns (59.233%)  route 3.871ns (40.767%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.187ns (routing 1.584ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.647ns (routing 1.450ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.187     3.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ap_clk
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      1.282     4.736 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=6, routed)           0.366     5.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_10_reg_14614_reg[31]_0[9]
    SLICE_X48Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     5.324 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_79_reg_18224[9]_i_1/O
                         net (fo=46, routed)          0.982     6.306    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/data15[9]
    SLICE_X53Y38         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.458 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0/O
                         net (fo=1, routed)           0.154     6.612    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0_n_0
    SLICE_X53Y38         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1/O
                         net (fo=1, routed)           0.209     6.901    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1_n_0
    SLICE_X53Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     7.050 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_24__3/O
                         net (fo=1, routed)           0.771     7.821    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/A[9]
    DSP48E2_X11Y14       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.258     8.079 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     8.079    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X11Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     8.193 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     8.193    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X11Y14       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     8.893 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     8.893    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER.U<30>
    DSP48E2_X11Y14       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     8.960    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<30>
    DSP48E2_X11Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     9.687 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.687    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X11Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739    10.607 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.607    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146    10.753 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/P[15]
                         net (fo=26, routed)          0.743    11.495    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_366_reg_16170_reg[14][0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    11.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.806    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1_n_0
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.094    11.900 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[14]_i_1/O[0]
                         net (fo=8, routed)           0.527    12.427    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[15]_i_3_0[7]
    SLICE_X36Y54         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082    12.509 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_9/O
                         net (fo=1, routed)           0.014    12.523    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_9_n_0
    SLICE_X36Y54         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    12.801 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.831    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1_n_0
    SLICE_X36Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.086    12.917 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.033    12.950    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/p_0_in__0[15]
    SLICE_X36Y55         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.647    12.863    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y55         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[15]/C
                         clock pessimism              0.233    13.096    
                         clock uncertainty           -0.130    12.967    
    SLICE_X36Y55         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046    13.013    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[15]
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 5.625ns (59.507%)  route 3.828ns (40.493%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.187ns (routing 1.584ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.450ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.187     3.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ap_clk
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      1.282     4.736 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=6, routed)           0.366     5.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_10_reg_14614_reg[31]_0[9]
    SLICE_X48Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     5.324 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_79_reg_18224[9]_i_1/O
                         net (fo=46, routed)          0.982     6.306    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/data15[9]
    SLICE_X53Y38         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.458 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0/O
                         net (fo=1, routed)           0.154     6.612    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0_n_0
    SLICE_X53Y38         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1/O
                         net (fo=1, routed)           0.209     6.901    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1_n_0
    SLICE_X53Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     7.050 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_24__3/O
                         net (fo=1, routed)           0.771     7.821    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/A[9]
    DSP48E2_X11Y14       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.258     8.079 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     8.079    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X11Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     8.193 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     8.193    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X11Y14       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     8.893 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     8.893    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER.U<30>
    DSP48E2_X11Y14       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     8.960    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<30>
    DSP48E2_X11Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     9.687 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.687    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X11Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739    10.607 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.607    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146    10.753 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/P[15]
                         net (fo=26, routed)          0.743    11.495    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_366_reg_16170_reg[14][0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    11.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.806    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1_n_0
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.122    11.928 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[14]_i_1/O[1]
                         net (fo=8, routed)           0.513    12.441    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[15]_i_3_0[8]
    SLICE_X36Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.524 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8/O
                         net (fo=1, routed)           0.013    12.537    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8_n_0
    SLICE_X36Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.335    12.872 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1/O[7]
                         net (fo=2, routed)           0.034    12.906    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/p_0_in__0[14]
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.650    12.866    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[14]/C
                         clock pessimism              0.233    13.099    
                         clock uncertainty           -0.130    12.970    
    SLICE_X36Y54         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    13.014    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[14]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -12.906    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 5.624ns (59.509%)  route 3.827ns (40.491%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.187ns (routing 1.584ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.450ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.187     3.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ap_clk
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      1.282     4.736 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=6, routed)           0.366     5.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_10_reg_14614_reg[31]_0[9]
    SLICE_X48Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     5.324 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_79_reg_18224[9]_i_1/O
                         net (fo=46, routed)          0.982     6.306    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/data15[9]
    SLICE_X53Y38         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.458 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0/O
                         net (fo=1, routed)           0.154     6.612    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0_n_0
    SLICE_X53Y38         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1/O
                         net (fo=1, routed)           0.209     6.901    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1_n_0
    SLICE_X53Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     7.050 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_24__3/O
                         net (fo=1, routed)           0.771     7.821    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/A[9]
    DSP48E2_X11Y14       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.258     8.079 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     8.079    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X11Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     8.193 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     8.193    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X11Y14       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     8.893 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     8.893    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER.U<30>
    DSP48E2_X11Y14       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     8.960    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<30>
    DSP48E2_X11Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     9.687 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.687    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X11Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739    10.607 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.607    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146    10.753 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/P[15]
                         net (fo=26, routed)          0.743    11.495    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_366_reg_16170_reg[14][0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    11.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.806    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1_n_0
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.122    11.928 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[14]_i_1/O[1]
                         net (fo=8, routed)           0.513    12.441    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[15]_i_3_0[8]
    SLICE_X36Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.524 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8/O
                         net (fo=1, routed)           0.013    12.537    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8_n_0
    SLICE_X36Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.334    12.871 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1/O[5]
                         net (fo=2, routed)           0.033    12.904    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/p_0_in__0[12]
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.650    12.866    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[12]/C
                         clock pessimism              0.233    13.099    
                         clock uncertainty           -0.130    12.970    
    SLICE_X36Y54         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    13.014    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[12]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 5.624ns (59.509%)  route 3.827ns (40.491%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.187ns (routing 1.584ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.450ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.187     3.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ap_clk
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      1.282     4.736 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=6, routed)           0.366     5.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_10_reg_14614_reg[31]_0[9]
    SLICE_X48Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     5.324 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_79_reg_18224[9]_i_1/O
                         net (fo=46, routed)          0.982     6.306    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/data15[9]
    SLICE_X53Y38         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.458 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0/O
                         net (fo=1, routed)           0.154     6.612    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0_n_0
    SLICE_X53Y38         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1/O
                         net (fo=1, routed)           0.209     6.901    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1_n_0
    SLICE_X53Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     7.050 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_24__3/O
                         net (fo=1, routed)           0.771     7.821    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/A[9]
    DSP48E2_X11Y14       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.258     8.079 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     8.079    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X11Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     8.193 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     8.193    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X11Y14       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     8.893 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     8.893    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER.U<30>
    DSP48E2_X11Y14       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     8.960    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<30>
    DSP48E2_X11Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     9.687 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.687    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X11Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739    10.607 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.607    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146    10.753 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/P[15]
                         net (fo=26, routed)          0.743    11.495    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_366_reg_16170_reg[14][0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    11.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.806    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1_n_0
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.122    11.928 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[14]_i_1/O[1]
                         net (fo=8, routed)           0.513    12.441    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[15]_i_3_0[8]
    SLICE_X36Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.524 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8/O
                         net (fo=1, routed)           0.013    12.537    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8_n_0
    SLICE_X36Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.334    12.871 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1/O[5]
                         net (fo=2, routed)           0.033    12.904    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/p_0_in__0[12]
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.650    12.866    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[12]/C
                         clock pessimism              0.233    13.099    
                         clock uncertainty           -0.130    12.970    
    SLICE_X36Y54         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046    13.016    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[12]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 5.625ns (59.520%)  route 3.826ns (40.480%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.187ns (routing 1.584ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.450ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.187     3.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ap_clk
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      1.282     4.736 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=6, routed)           0.366     5.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_10_reg_14614_reg[31]_0[9]
    SLICE_X48Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     5.324 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_79_reg_18224[9]_i_1/O
                         net (fo=46, routed)          0.982     6.306    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/data15[9]
    SLICE_X53Y38         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.458 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0/O
                         net (fo=1, routed)           0.154     6.612    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0_n_0
    SLICE_X53Y38         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1/O
                         net (fo=1, routed)           0.209     6.901    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1_n_0
    SLICE_X53Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     7.050 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_24__3/O
                         net (fo=1, routed)           0.771     7.821    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/A[9]
    DSP48E2_X11Y14       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.258     8.079 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     8.079    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X11Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     8.193 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     8.193    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X11Y14       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     8.893 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     8.893    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER.U<30>
    DSP48E2_X11Y14       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     8.960    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<30>
    DSP48E2_X11Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     9.687 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.687    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X11Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739    10.607 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.607    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146    10.753 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/P[15]
                         net (fo=26, routed)          0.743    11.495    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_366_reg_16170_reg[14][0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    11.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.806    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1_n_0
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.122    11.928 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[14]_i_1/O[1]
                         net (fo=8, routed)           0.513    12.441    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[15]_i_3_0[8]
    SLICE_X36Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.524 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8/O
                         net (fo=1, routed)           0.013    12.537    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8_n_0
    SLICE_X36Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.335    12.872 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1/O[7]
                         net (fo=2, routed)           0.032    12.904    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/p_0_in__0[14]
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.650    12.866    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[14]/C
                         clock pessimism              0.233    13.099    
                         clock uncertainty           -0.130    12.970    
    SLICE_X36Y54         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    13.016    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[14]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 5.604ns (59.417%)  route 3.828ns (40.583%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.187ns (routing 1.584ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.450ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.187     3.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ap_clk
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      1.282     4.736 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=6, routed)           0.366     5.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_10_reg_14614_reg[31]_0[9]
    SLICE_X48Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     5.324 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_79_reg_18224[9]_i_1/O
                         net (fo=46, routed)          0.982     6.306    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/data15[9]
    SLICE_X53Y38         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.458 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0/O
                         net (fo=1, routed)           0.154     6.612    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0_n_0
    SLICE_X53Y38         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1/O
                         net (fo=1, routed)           0.209     6.901    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1_n_0
    SLICE_X53Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     7.050 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_24__3/O
                         net (fo=1, routed)           0.771     7.821    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/A[9]
    DSP48E2_X11Y14       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.258     8.079 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     8.079    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X11Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     8.193 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     8.193    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X11Y14       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     8.893 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     8.893    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER.U<30>
    DSP48E2_X11Y14       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     8.960    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<30>
    DSP48E2_X11Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     9.687 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.687    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X11Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739    10.607 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.607    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146    10.753 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/P[15]
                         net (fo=26, routed)          0.743    11.495    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_366_reg_16170_reg[14][0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    11.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.806    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1_n_0
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.122    11.928 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[14]_i_1/O[1]
                         net (fo=8, routed)           0.513    12.441    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[15]_i_3_0[8]
    SLICE_X36Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.524 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8/O
                         net (fo=1, routed)           0.013    12.537    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8_n_0
    SLICE_X36Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.314    12.851 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1/O[6]
                         net (fo=2, routed)           0.034    12.885    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/p_0_in__0[13]
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.650    12.866    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[13]/C
                         clock pessimism              0.233    13.099    
                         clock uncertainty           -0.130    12.970    
    SLICE_X36Y54         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    13.014    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[13]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 5.604ns (59.423%)  route 3.827ns (40.577%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.187ns (routing 1.584ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.450ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.187     3.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ap_clk
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      1.282     4.736 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=6, routed)           0.366     5.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_10_reg_14614_reg[31]_0[9]
    SLICE_X48Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     5.324 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_79_reg_18224[9]_i_1/O
                         net (fo=46, routed)          0.982     6.306    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/data15[9]
    SLICE_X53Y38         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.458 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0/O
                         net (fo=1, routed)           0.154     6.612    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0_n_0
    SLICE_X53Y38         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1/O
                         net (fo=1, routed)           0.209     6.901    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1_n_0
    SLICE_X53Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     7.050 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_24__3/O
                         net (fo=1, routed)           0.771     7.821    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/A[9]
    DSP48E2_X11Y14       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.258     8.079 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     8.079    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X11Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     8.193 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     8.193    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X11Y14       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     8.893 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     8.893    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER.U<30>
    DSP48E2_X11Y14       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     8.960    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<30>
    DSP48E2_X11Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     9.687 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.687    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X11Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739    10.607 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.607    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146    10.753 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/P[15]
                         net (fo=26, routed)          0.743    11.495    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_366_reg_16170_reg[14][0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    11.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.806    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1_n_0
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.122    11.928 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[14]_i_1/O[1]
                         net (fo=8, routed)           0.513    12.441    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[15]_i_3_0[8]
    SLICE_X36Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.524 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8/O
                         net (fo=1, routed)           0.013    12.537    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8_n_0
    SLICE_X36Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.314    12.851 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1/O[6]
                         net (fo=2, routed)           0.033    12.884    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/p_0_in__0[13]
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.650    12.866    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[13]/C
                         clock pessimism              0.233    13.099    
                         clock uncertainty           -0.130    12.970    
    SLICE_X36Y54         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    13.016    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[13]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 5.577ns (59.313%)  route 3.826ns (40.687%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.187ns (routing 1.584ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.450ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.187     3.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ap_clk
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      1.282     4.736 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=6, routed)           0.366     5.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_10_reg_14614_reg[31]_0[9]
    SLICE_X48Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     5.324 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_79_reg_18224[9]_i_1/O
                         net (fo=46, routed)          0.982     6.306    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/data15[9]
    SLICE_X53Y38         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.458 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0/O
                         net (fo=1, routed)           0.154     6.612    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0_n_0
    SLICE_X53Y38         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1/O
                         net (fo=1, routed)           0.209     6.901    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1_n_0
    SLICE_X53Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     7.050 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_24__3/O
                         net (fo=1, routed)           0.771     7.821    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/A[9]
    DSP48E2_X11Y14       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.258     8.079 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     8.079    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X11Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     8.193 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     8.193    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X11Y14       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     8.893 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     8.893    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER.U<30>
    DSP48E2_X11Y14       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     8.960    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<30>
    DSP48E2_X11Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     9.687 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.687    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X11Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739    10.607 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.607    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146    10.753 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/P[15]
                         net (fo=26, routed)          0.743    11.495    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_366_reg_16170_reg[14][0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    11.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.806    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1_n_0
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.122    11.928 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[14]_i_1/O[1]
                         net (fo=8, routed)           0.513    12.441    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[15]_i_3_0[8]
    SLICE_X36Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.524 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8/O
                         net (fo=1, routed)           0.013    12.537    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8_n_0
    SLICE_X36Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.287    12.824 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1/O[4]
                         net (fo=2, routed)           0.032    12.856    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/p_0_in__0[11]
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.650    12.866    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[11]/C
                         clock pessimism              0.233    13.099    
                         clock uncertainty           -0.130    12.970    
    SLICE_X36Y54         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    13.014    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_311_reg_14822_reg[11]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 5.577ns (59.307%)  route 3.827ns (40.693%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.187ns (routing 1.584ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.450ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.187     3.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ap_clk
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      1.282     4.736 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=6, routed)           0.366     5.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_10_reg_14614_reg[31]_0[9]
    SLICE_X48Y36         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     5.324 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/sext_ln36_79_reg_18224[9]_i_1/O
                         net (fo=46, routed)          0.982     6.306    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/data15[9]
    SLICE_X53Y38         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.458 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0/O
                         net (fo=1, routed)           0.154     6.612    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_425__0_n_0
    SLICE_X53Y38         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     6.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1/O
                         net (fo=1, routed)           0.209     6.901    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_124__1_n_0
    SLICE_X53Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.149     7.050 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product_i_24__3/O
                         net (fo=1, routed)           0.771     7.821    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/A[9]
    DSP48E2_X11Y14       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.258     8.079 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     8.079    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X11Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     8.193 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     8.193    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X11Y14       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     8.893 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     8.893    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_MULTIPLIER.U<30>
    DSP48E2_X11Y14       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     8.960 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     8.960    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<30>
    DSP48E2_X11Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     9.687 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.687    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X11Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739    10.607 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.607    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146    10.753 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/P[15]
                         net (fo=26, routed)          0.743    11.495    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_366_reg_16170_reg[14][0]
    SLICE_X34Y42         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281    11.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.806    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[6]_i_1_n_0
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.122    11.928 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[14]_i_1/O[1]
                         net (fo=8, routed)           0.513    12.441    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_274_reg_15661_reg[15]_i_3_0[8]
    SLICE_X36Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.524 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8/O
                         net (fo=1, routed)           0.013    12.537    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822[14]_i_8_n_0
    SLICE_X36Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.287    12.824 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_32s_16s_48_1_1_U3/tmp_311_reg_14822_reg[14]_i_1/O[4]
                         net (fo=2, routed)           0.033    12.857    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/p_0_in__0[11]
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.650    12.866    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[11]/C
                         clock pessimism              0.233    13.099    
                         clock uncertainty           -0.130    12.970    
    SLICE_X36Y54         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046    13.016    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/tmp_347_reg_15550_reg[11]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -12.857    
  -------------------------------------------------------------------
                         slack                                  0.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/reg_3945_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/sext_ln54_68_reg_17297_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.113ns (49.555%)  route 0.115ns (50.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.801ns (routing 1.450ns, distribution 1.351ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.584ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.801     3.017    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X58Y44         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/reg_3945_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     3.130 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/reg_3945_reg[8]/Q
                         net (fo=5, routed)           0.115     3.245    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/reg_3945_reg_n_0_[8]
    SLICE_X56Y44         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/sext_ln54_68_reg_17297_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.108     3.375    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X56Y44         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/sext_ln54_68_reg_17297_reg[8]/C
                         clock pessimism             -0.234     3.140    
    SLICE_X56Y44         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.243    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/sext_ln54_68_reg_17297_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/tmp_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.085%)  route 0.131ns (53.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.877ns (routing 1.450ns, distribution 1.427ns)
  Clock Net Delay (Destination): 3.195ns (routing 1.584ns, distribution 1.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.877     3.093    design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/ap_clk
    SLICE_X10Y200        FDRE                                         r  design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/tmp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.205 r  design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/tmp_len_reg[3]/Q
                         net (fo=2, routed)           0.131     3.336    design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[63]
    SLICE_X9Y199         FDRE                                         r  design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.195     3.462    design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X9Y199         FDRE                                         r  design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[67]/C
                         clock pessimism             -0.238     3.224    
    SLICE_X9Y199         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.327    design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[67]
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_addr_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.111ns (53.110%)  route 0.098ns (46.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.838ns (routing 1.450ns, distribution 1.388ns)
  Clock Net Delay (Destination): 3.129ns (routing 1.584ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.838     3.054    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X12Y157        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.165 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[49]/Q
                         net (fo=1, routed)           0.098     3.263    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq_n_46
    SLICE_X11Y157        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_addr_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.129     3.396    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/ap_clk
    SLICE_X11Y157        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_addr_reg[50]/C
                         clock pessimism             -0.244     3.152    
    SLICE_X11Y157        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     3.254    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_addr_reg[50]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/conv2_weights_read_reg_488_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_328/weights_addr_reg_1271_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.111ns (47.845%)  route 0.121ns (52.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.827ns (routing 1.450ns, distribution 1.377ns)
  Clock Net Delay (Destination): 3.142ns (routing 1.584ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.827     3.043    design_1_i/srcnn_0/inst/ap_clk
    SLICE_X20Y177        FDRE                                         r  design_1_i/srcnn_0/inst/conv2_weights_read_reg_488_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y177        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.154 r  design_1_i/srcnn_0/inst/conv2_weights_read_reg_488_reg[29]/Q
                         net (fo=1, routed)           0.121     3.275    design_1_i/srcnn_0/inst/grp_conv2_fu_328/Q[27]
    SLICE_X21Y177        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_328/weights_addr_reg_1271_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.142     3.409    design_1_i/srcnn_0/inst/grp_conv2_fu_328/ap_clk
    SLICE_X21Y177        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_328/weights_addr_reg_1271_reg[27]/C
                         clock pessimism             -0.244     3.164    
    SLICE_X21Y177        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.265    design_1_i/srcnn_0/inst/grp_conv2_fu_328/weights_addr_reg_1271_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/add_ln139_3_reg_610_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/trunc_ln149_1_reg_623_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.844ns (routing 1.450ns, distribution 1.394ns)
  Clock Net Delay (Destination): 3.156ns (routing 1.584ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.844     3.060    design_1_i/srcnn_0/inst/grp_conv3_fu_436/ap_clk
    SLICE_X20Y190        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/add_ln139_3_reg_610_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.172 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/add_ln139_3_reg_610_reg[28]/Q
                         net (fo=1, routed)           0.124     3.296    design_1_i/srcnn_0/inst/grp_conv3_fu_436/add_ln139_3_reg_610[28]
    SLICE_X21Y190        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/trunc_ln149_1_reg_623_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.156     3.423    design_1_i/srcnn_0/inst/grp_conv3_fu_436/ap_clk
    SLICE_X21Y190        FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/trunc_ln149_1_reg_623_reg[27]/C
                         clock pessimism             -0.238     3.184    
    SLICE_X21Y190        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     3.286    design_1_i/srcnn_0/inst/grp_conv3_fu_436/trunc_ln149_1_reg_623_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/data_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[254][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.114ns (40.714%)  route 0.166ns (59.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.874ns (routing 1.450ns, distribution 1.424ns)
  Clock Net Delay (Destination): 3.233ns (routing 1.584ns, distribution 1.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.874     3.090    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/ap_clk
    SLICE_X6Y133         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/data_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     3.204 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/data_buf_reg[23]/Q
                         net (fo=1, routed)           0.166     3.370    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[23]
    SLICE_X2Y134         SRLC32E                                      r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[254][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.233     3.500    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X2Y134         SRLC32E                                      r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[254][23]_srl32/CLK
                         clock pessimism             -0.244     3.257    
    SLICE_X2Y134         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     3.361    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[254][23]_srl32
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/tmp_len_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.111ns (44.939%)  route 0.136ns (55.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.867ns (routing 1.450ns, distribution 1.417ns)
  Clock Net Delay (Destination): 3.195ns (routing 1.584ns, distribution 1.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.867     3.083    design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/ap_clk
    SLICE_X10Y178        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/tmp_len_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y178        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.194 r  design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/tmp_len_reg[29]/Q
                         net (fo=2, routed)           0.136     3.330    design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[91]
    SLICE_X8Y177         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.195     3.462    design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X8Y177         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[93]/C
                         clock pessimism             -0.244     3.218    
    SLICE_X8Y177         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.320    design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[93]
  -------------------------------------------------------------------
                         required time                         -3.320    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/conv1_output_ftmap_read_reg_493_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.113ns (42.867%)  route 0.151ns (57.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.672ns (routing 1.450ns, distribution 1.222ns)
  Clock Net Delay (Destination): 2.964ns (routing 1.584ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.672     2.888    design_1_i/srcnn_0/inst/control_s_axi_U/ap_clk
    SLICE_X23Y179        FDRE                                         r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y179        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     3.001 r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap_reg[52]/Q
                         net (fo=3, routed)           0.151     3.152    design_1_i/srcnn_0/inst/conv1_output_ftmap[52]
    SLICE_X23Y182        FDRE                                         r  design_1_i/srcnn_0/inst/conv1_output_ftmap_read_reg_493_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.964     3.231    design_1_i/srcnn_0/inst/ap_clk
    SLICE_X23Y182        FDRE                                         r  design_1_i/srcnn_0/inst/conv1_output_ftmap_read_reg_493_reg[52]/C
                         clock pessimism             -0.192     3.039    
    SLICE_X23Y182        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     3.141    design_1_i/srcnn_0/inst/conv1_output_ftmap_read_reg_493_reg[52]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.202%)  route 0.130ns (53.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.835ns (routing 1.450ns, distribution 1.385ns)
  Clock Net Delay (Destination): 3.158ns (routing 1.584ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.835     3.051    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X15Y146        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     3.163 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[6]/Q
                         net (fo=4, routed)           0.130     3.294    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req_n_143
    SLICE_X14Y146        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.158     3.425    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X14Y146        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[6]/C
                         clock pessimism             -0.244     3.180    
    SLICE_X14Y146        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.283    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1110]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.114ns (43.019%)  route 0.151ns (56.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.864ns (routing 1.450ns, distribution 1.414ns)
  Clock Net Delay (Destination): 3.233ns (routing 1.584ns, distribution 1.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.864     3.080    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X10Y143        FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.194 r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1110]/Q
                         net (fo=1, routed)           0.151     3.345    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DID1
    SLICE_X8Y144         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.233     3.500    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X8Y144         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1/CLK
                         clock pessimism             -0.244     3.256    
    SLICE_X8Y144         RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.079     3.335    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y34  design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.344ns (29.798%)  route 0.810ns (70.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.095ns (routing 1.584ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.095     3.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y90          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.480 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.727    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y90          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.563     4.516    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.821    13.037    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.240    13.277    
                         clock uncertainty           -0.130    13.148    
    SLICE_X5Y93          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.344ns (29.798%)  route 0.810ns (70.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.095ns (routing 1.584ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.095     3.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y90          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.480 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.727    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y90          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.563     4.516    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.821    13.037    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.240    13.277    
                         clock uncertainty           -0.130    13.148    
    SLICE_X5Y93          FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.344ns (29.798%)  route 0.810ns (70.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.095ns (routing 1.584ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.095     3.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y90          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.480 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.727    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y90          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.563     4.516    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.821    13.037    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.240    13.277    
                         clock uncertainty           -0.130    13.148    
    SLICE_X5Y93          FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.344ns (29.875%)  route 0.807ns (70.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.095ns (routing 1.584ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.095     3.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y90          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.480 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.727    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y90          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.560     4.513    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.821    13.037    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.240    13.277    
                         clock uncertainty           -0.130    13.148    
    SLICE_X5Y93          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.344ns (29.875%)  route 0.807ns (70.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.095ns (routing 1.584ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.095     3.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y90          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.480 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.727    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y90          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.560     4.513    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.821    13.037    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.240    13.277    
                         clock uncertainty           -0.130    13.148    
    SLICE_X5Y93          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.344ns (29.875%)  route 0.807ns (70.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.095ns (routing 1.584ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.095     3.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y90          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.480 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.727    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y90          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.560     4.513    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.821    13.037    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.240    13.277    
                         clock uncertainty           -0.130    13.148    
    SLICE_X5Y93          FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.344ns (29.875%)  route 0.807ns (70.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.095ns (routing 1.584ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.095     3.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y90          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.480 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.727    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y90          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.560     4.513    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.821    13.037    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.240    13.277    
                         clock uncertainty           -0.130    13.148    
    SLICE_X5Y93          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.344ns (29.875%)  route 0.807ns (70.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.095ns (routing 1.584ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.095     3.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y90          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.480 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.727    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y90          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.560     4.513    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.821    13.037    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.240    13.277    
                         clock uncertainty           -0.130    13.148    
    SLICE_X5Y93          FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.344ns (30.270%)  route 0.792ns (69.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.095ns (routing 1.584ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.450ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.095     3.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y90          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.480 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.727    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y90          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.545     4.498    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y93          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.817    13.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y93          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.240    13.273    
                         clock uncertainty           -0.130    13.144    
    SLICE_X6Y93          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.093    13.051    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.344ns (30.270%)  route 0.792ns (69.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.095ns (routing 1.584ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.450ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.095     3.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y90          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.480 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     3.727    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y90          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.545     4.498    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.817    13.033    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.240    13.273    
                         clock uncertainty           -0.130    13.144    
    SLICE_X6Y93          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    13.051    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  8.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.119ns (46.856%)  route 0.135ns (53.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.971ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.720     1.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y99          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     2.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y99          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.884     2.071    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y99          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.149     1.922    
    SLICE_X3Y99          FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     1.904    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.119ns (46.856%)  route 0.135ns (53.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.971ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.720     1.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y99          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     2.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y99          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.884     2.071    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y99          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.149     1.922    
    SLICE_X3Y99          FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.018     1.904    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.119ns (46.856%)  route 0.135ns (53.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.971ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.720     1.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y99          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     2.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y99          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.884     2.071    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y99          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.149     1.922    
    SLICE_X3Y99          FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.018     1.904    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.119ns (46.856%)  route 0.135ns (53.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.971ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.720     1.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y99          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     2.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y99          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.880     2.067    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y99          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.149     1.918    
    SLICE_X3Y99          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     1.900    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.119ns (46.856%)  route 0.135ns (53.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.971ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.720     1.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y99          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     2.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y99          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.880     2.067    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y99          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.149     1.918    
    SLICE_X3Y99          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.900    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.119ns (46.856%)  route 0.135ns (53.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.971ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.720     1.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y99          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     2.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y99          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.880     2.067    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y99          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.149     1.918    
    SLICE_X3Y99          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     1.900    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.119ns (46.856%)  route 0.135ns (53.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.971ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.720     1.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y99          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.104     2.125    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y99          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.880     2.067    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y99          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.149     1.918    
    SLICE_X3Y99          FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     1.900    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.119ns (52.678%)  route 0.107ns (47.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.971ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.720     1.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y99          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     2.096    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y99          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.883     2.070    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y99          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.185     1.885    
    SLICE_X5Y99          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.867    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.119ns (52.678%)  route 0.107ns (47.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.971ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.720     1.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y99          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     2.096    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y99          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.883     2.070    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y99          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.185     1.885    
    SLICE_X5Y99          FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.867    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.119ns (43.172%)  route 0.157ns (56.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.971ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.720     1.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y99          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.126     2.146    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y98          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.883     2.070    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y98          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.149     1.921    
    SLICE_X3Y98          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.903    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.243    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.437ns  (logic 0.153ns (6.278%)  route 2.284ns (93.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.660ns (routing 1.450ns, distribution 1.210ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.881     1.881    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y177        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     2.034 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.403     2.437    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y177        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.660     2.876    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y177        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.077ns (7.490%)  route 0.951ns (92.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.780ns (routing 0.971ns, distribution 0.809ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.839     0.839    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y177        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.077     0.916 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.112     1.028    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y177        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.780     1.967    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y177        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.239ns  (logic 0.197ns (4.647%)  route 4.042ns (95.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.973ns (routing 1.584ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.973     3.240    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y178        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y178        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.353 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=164, routed)         3.805     7.158    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X7Y73          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     7.242 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.237     7.479    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X7Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.825     3.041    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X7Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 0.157ns (5.170%)  route 2.880ns (94.830%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.001ns (routing 1.584ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.810ns (routing 1.450ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.001     3.268    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y183        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.381 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.996     4.377    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.421 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5732, routed)        1.884     6.305    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y100         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.810     3.026    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y100         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 0.157ns (5.170%)  route 2.880ns (94.830%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.001ns (routing 1.584ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.810ns (routing 1.450ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.001     3.268    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y183        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.381 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.996     4.377    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.421 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5732, routed)        1.884     6.305    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y100         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.810     3.026    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y100         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.028ns  (logic 0.157ns (5.185%)  route 2.871ns (94.815%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.001ns (routing 1.584ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.450ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.001     3.268    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y183        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.381 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.996     4.377    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.421 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5732, routed)        1.875     6.296    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y106         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.823     3.039    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y106         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.028ns  (logic 0.157ns (5.185%)  route 2.871ns (94.815%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.001ns (routing 1.584ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.450ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.001     3.268    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y183        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.381 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.996     4.377    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.421 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5732, routed)        1.875     6.296    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y106         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.823     3.039    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y106         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.024ns  (logic 0.157ns (5.192%)  route 2.867ns (94.808%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.001ns (routing 1.584ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.450ns, distribution 1.355ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.001     3.268    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y183        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.381 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.996     4.377    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.421 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5732, routed)        1.871     6.292    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y90          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.805     3.021    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y90          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.024ns  (logic 0.157ns (5.192%)  route 2.867ns (94.808%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.001ns (routing 1.584ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.450ns, distribution 1.355ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       3.001     3.268    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y183        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.381 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.996     4.377    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.421 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5732, routed)        1.871     6.292    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y90          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.805     3.021    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y90          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.628ns  (logic 0.196ns (7.459%)  route 2.432ns (92.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.973ns (routing 1.584ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.872ns (routing 1.450ns, distribution 1.422ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.973     3.240    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y178        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y178        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.353 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=164, routed)         1.982     5.334    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X11Y134        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.417 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.450     5.867    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X10Y134        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.872     3.088    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X10Y134        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.973ns  (logic 0.265ns (13.430%)  route 1.708ns (86.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.973ns (routing 1.584ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.890ns (routing 1.450ns, distribution 1.440ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.973     3.240    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y178        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y178        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.353 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=164, routed)         1.357     4.710    design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X1Y199         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     4.862 r  design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.351     5.213    design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X1Y199         FDRE                                         r  design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.890     3.106    design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X1Y199         FDRE                                         r  design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.749ns  (logic 0.247ns (14.123%)  route 1.502ns (85.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.973ns (routing 1.584ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.804ns (routing 1.450ns, distribution 1.354ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.973     3.240    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y178        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y178        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.353 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=164, routed)         1.278     4.631    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y210        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     4.765 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.224     4.989    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X21Y210        FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.804     3.020    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X21Y210        FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.987%)  route 0.099ns (54.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.886ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.971ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.724     1.875    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.959 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.099     2.057    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y74          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.869     2.056    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y74          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.987%)  route 0.099ns (54.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.886ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.971ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.724     1.875    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.959 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.099     2.057    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y74          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.869     2.056    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y74          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.987%)  route 0.099ns (54.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.886ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.971ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.724     1.875    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.959 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.099     2.057    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y74          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.869     2.056    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y74          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.084ns (35.517%)  route 0.153ns (64.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.886ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.724     1.875    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.959 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.153     2.111    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y75          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.878     2.065    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y75          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.084ns (35.517%)  route 0.153ns (64.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.886ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.724     1.875    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.959 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.153     2.111    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y75          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.878     2.065    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y75          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.084ns (35.517%)  route 0.153ns (64.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.886ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.724     1.875    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.959 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.153     2.111    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y75          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.878     2.065    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y75          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.083ns (40.849%)  route 0.120ns (59.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.971ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.761     1.912    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y130         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.995 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.120     2.115    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y130         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.926     2.113    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y130         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.083ns (40.849%)  route 0.120ns (59.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.971ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.761     1.912    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y130         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.995 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.120     2.115    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y130         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.926     2.113    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y130         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.083ns (40.849%)  route 0.120ns (59.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.971ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.761     1.912    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y130         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.995 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.120     2.115    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y130         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.926     2.113    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y130         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.083ns (39.046%)  route 0.130ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.971ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.761     1.912    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X8Y130         FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.995 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.130     2.124    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y134        FDCE                                         f  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.916     2.103    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y134        FDCE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.153ns  (logic 3.653ns (44.803%)  route 4.500ns (55.197%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.794ns (routing 1.450ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.651     2.461    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_6
    SLICE_X29Y76         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     2.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_237_fu_5572_p2_i_13/O
                         net (fo=9, routed)           0.902     3.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/C[0]
    DSP48E2_X5Y30        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     3.697 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     3.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[4])
                                                      0.786     4.483 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.483    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<4>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.146     4.629 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.992     5.621    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_101
    SLICE_X28Y77         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     5.677 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_271__1/O
                         net (fo=1, routed)           0.174     5.851    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_271__1_n_0
    SLICE_X30Y77         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     6.038 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_249__2/O
                         net (fo=1, routed)           0.101     6.139    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_249__2_n_0
    SLICE_X31Y77         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135     6.274 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_206__1/O
                         net (fo=1, routed)           0.366     6.640    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_206__1_n_0
    SLICE_X36Y75         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.058     6.698 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_137__2/O
                         net (fo=2, routed)           0.357     7.055    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_137__2_n_0
    SLICE_X39Y78         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     7.113 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_43__1/O
                         net (fo=1, routed)           0.105     7.218    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_43__1_n_0
    SLICE_X40Y78         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     7.301 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_8__3/O
                         net (fo=1, routed)           0.852     8.153    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ADDRARDADDR[4]
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.794     3.010    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ap_clk
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.029ns  (logic 3.674ns (45.759%)  route 4.355ns (54.241%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.801ns (routing 1.450ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.651     2.461    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_6
    SLICE_X29Y76         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     2.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_237_fu_5572_p2_i_13/O
                         net (fo=9, routed)           0.902     3.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/C[0]
    DSP48E2_X5Y30        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     3.697 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     3.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[4])
                                                      0.786     4.483 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.483    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<4>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.146     4.629 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.992     5.621    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_101
    SLICE_X28Y77         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     5.677 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_271__1/O
                         net (fo=1, routed)           0.174     5.851    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_271__1_n_0
    SLICE_X30Y77         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     6.038 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_249__2/O
                         net (fo=1, routed)           0.101     6.139    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_249__2_n_0
    SLICE_X31Y77         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135     6.274 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_206__1/O
                         net (fo=1, routed)           0.366     6.640    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_206__1_n_0
    SLICE_X36Y75         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.058     6.698 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_137__2/O
                         net (fo=2, routed)           0.351     7.049    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_137__2_n_0
    SLICE_X40Y78         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     7.129 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_58__1/O
                         net (fo=1, routed)           0.046     7.175    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_58__1_n_0
    SLICE_X40Y78         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     7.257 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_9__2/O
                         net (fo=1, routed)           0.772     8.029    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRARDADDR[4]
    RAMB36_X1Y10         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.801     3.017    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X1Y10         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.991ns  (logic 3.866ns (48.382%)  route 4.125ns (51.618%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.801ns (routing 1.450ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.651     2.461    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_6
    SLICE_X29Y76         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     2.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_237_fu_5572_p2_i_13/O
                         net (fo=9, routed)           0.902     3.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/C[0]
    DSP48E2_X5Y30        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     3.697 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     3.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[10])
                                                      0.786     4.483 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.483    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     4.629 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.667     5.296    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_95
    SLICE_X26Y77         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.433 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_261__0/O
                         net (fo=1, routed)           0.496     5.929    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_261__0_n_0
    SLICE_X34Y77         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080     6.009 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_235__2/O
                         net (fo=1, routed)           0.240     6.249    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_235__2_n_0
    SLICE_X35Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     6.475 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_182__0/O
                         net (fo=1, routed)           0.221     6.696    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_182__0_n_0
    SLICE_X37Y76         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     6.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_131__2/O
                         net (fo=2, routed)           0.194     6.970    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_131__2_n_0
    SLICE_X40Y76         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.185     7.155 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_46__1/O
                         net (fo=1, routed)           0.046     7.201    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_46__1_n_0
    SLICE_X40Y76         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     7.283 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_3__2/O
                         net (fo=1, routed)           0.707     7.991    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRARDADDR[10]
    RAMB36_X1Y10         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.801     3.017    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X1Y10         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.980ns  (logic 3.593ns (45.025%)  route 4.387ns (54.975%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.794ns (routing 1.450ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.651     2.461    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_6
    SLICE_X29Y76         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     2.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_237_fu_5572_p2_i_13/O
                         net (fo=9, routed)           0.902     3.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/C[0]
    DSP48E2_X5Y30        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     3.697 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     3.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[8])
                                                      0.786     4.483 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     4.483    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     4.629 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           1.123     5.752    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_97
    SLICE_X29Y79         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080     5.832 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_264__1/O
                         net (fo=1, routed)           0.092     5.924    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_264__1_n_0
    SLICE_X30Y79         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.056     5.980 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_239__2/O
                         net (fo=1, routed)           0.046     6.026    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_239__2_n_0
    SLICE_X30Y79         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     6.083 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_188__0/O
                         net (fo=1, routed)           0.294     6.377    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_188__0_n_0
    SLICE_X36Y80         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     6.562 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_133__2/O
                         net (fo=2, routed)           0.194     6.756    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_133__2_n_0
    SLICE_X39Y80         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.839 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_35__1/O
                         net (fo=1, routed)           0.182     7.021    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_35__1_n_0
    SLICE_X40Y80         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056     7.077 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_4__3/O
                         net (fo=1, routed)           0.903     7.980    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ADDRARDADDR[8]
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.794     3.010    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ap_clk
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.934ns  (logic 3.716ns (46.838%)  route 4.218ns (53.162%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.794ns (routing 1.450ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.651     2.461    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_6
    SLICE_X29Y76         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     2.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_237_fu_5572_p2_i_13/O
                         net (fo=9, routed)           0.902     3.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/C[0]
    DSP48E2_X5Y30        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     3.697 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     3.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[10])
                                                      0.786     4.483 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.483    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     4.629 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.667     5.296    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_95
    SLICE_X26Y77         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.433 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_261__0/O
                         net (fo=1, routed)           0.496     5.929    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_261__0_n_0
    SLICE_X34Y77         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080     6.009 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_235__2/O
                         net (fo=1, routed)           0.240     6.249    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_235__2_n_0
    SLICE_X35Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     6.475 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_182__0/O
                         net (fo=1, routed)           0.221     6.696    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_182__0_n_0
    SLICE_X37Y76         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     6.776 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_131__2/O
                         net (fo=2, routed)           0.188     6.964    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_131__2_n_0
    SLICE_X40Y76         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     7.024 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_31__0/O
                         net (fo=1, routed)           0.097     7.121    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_31__0_n_0
    SLICE_X40Y76         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.057     7.178 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_2__1/O
                         net (fo=1, routed)           0.755     7.934    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ADDRARDADDR[10]
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.794     3.010    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ap_clk
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.826ns  (logic 3.684ns (47.074%)  route 4.142ns (52.926%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.794ns (routing 1.450ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.651     2.461    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_6
    SLICE_X29Y76         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     2.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_237_fu_5572_p2_i_13/O
                         net (fo=9, routed)           0.902     3.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/C[0]
    DSP48E2_X5Y30        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     3.697 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     3.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[0])
                                                      0.786     4.483 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.483    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     4.629 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.705     5.334    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_105
    SLICE_X25Y75         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     5.469 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_274__1/O
                         net (fo=1, routed)           0.093     5.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_274__1_n_0
    SLICE_X26Y75         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.058     5.620 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_259__1/O
                         net (fo=1, routed)           0.146     5.766    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_259__1_n_0
    SLICE_X27Y75         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.824 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_222__2/O
                         net (fo=1, routed)           0.293     6.117    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_222__2_n_0
    SLICE_X34Y75         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.138     6.255 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_143__2/O
                         net (fo=2, routed)           0.368     6.622    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_143__2_n_0
    SLICE_X42Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     6.703 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_52__2/O
                         net (fo=1, routed)           0.051     6.754    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_52__2_n_0
    SLICE_X42Y75         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.138     6.892 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_12__4/O
                         net (fo=1, routed)           0.934     7.826    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ADDRARDADDR[0]
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.794     3.010    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ap_clk
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.800ns  (logic 3.672ns (47.074%)  route 4.128ns (52.926%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.801ns (routing 1.450ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.651     2.461    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_6
    SLICE_X29Y76         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     2.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_237_fu_5572_p2_i_13/O
                         net (fo=9, routed)           0.902     3.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/C[0]
    DSP48E2_X5Y30        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     3.697 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     3.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[8])
                                                      0.786     4.483 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     4.483    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     4.629 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           1.123     5.752    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_97
    SLICE_X29Y79         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.080     5.832 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_264__1/O
                         net (fo=1, routed)           0.092     5.924    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_264__1_n_0
    SLICE_X30Y79         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.056     5.980 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_239__2/O
                         net (fo=1, routed)           0.046     6.026    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_239__2_n_0
    SLICE_X30Y79         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     6.083 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_188__0/O
                         net (fo=1, routed)           0.294     6.377    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_188__0_n_0
    SLICE_X36Y80         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     6.562 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_133__2/O
                         net (fo=2, routed)           0.236     6.797    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_133__2_n_0
    SLICE_X40Y80         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     6.877 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_50__2/O
                         net (fo=1, routed)           0.048     6.925    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_50__2_n_0
    SLICE_X40Y80         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.138     7.063 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_5__2/O
                         net (fo=1, routed)           0.737     7.800    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRARDADDR[8]
    RAMB36_X1Y10         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.801     3.017    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X1Y10         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.732ns  (logic 3.435ns (44.426%)  route 4.297ns (55.574%))
  Logic Levels:           14  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.794ns (routing 1.450ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.651     2.461    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_6
    SLICE_X29Y76         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     2.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_237_fu_5572_p2_i_13/O
                         net (fo=9, routed)           0.902     3.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/C[0]
    DSP48E2_X5Y30        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     3.697 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     3.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[1])
                                                      0.786     4.483 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.483    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     4.629 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.959     5.588    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_104
    SLICE_X28Y76         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     5.672 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_217__1/O
                         net (fo=2, routed)           0.258     5.931    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_217__1_n_0
    SLICE_X31Y76         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.013 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_73__2/O
                         net (fo=1, routed)           0.108     6.121    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_73__2_n_0
    SLICE_X31Y76         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.056     6.177 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_72__1/O
                         net (fo=1, routed)           0.277     6.454    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_72__1_n_0
    SLICE_X37Y76         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     6.534 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_50__1/O
                         net (fo=1, routed)           0.263     6.797    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_50__1_n_0
    SLICE_X41Y78         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     6.854 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_11__2/O
                         net (fo=1, routed)           0.878     7.732    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ADDRARDADDR[1]
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.794     3.010    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ap_clk
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.704ns  (logic 3.695ns (47.961%)  route 4.009ns (52.039%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.794ns (routing 1.450ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.651     2.461    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_6
    SLICE_X29Y76         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     2.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_237_fu_5572_p2_i_13/O
                         net (fo=9, routed)           0.902     3.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/C[0]
    DSP48E2_X5Y30        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     3.697 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     3.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[5])
                                                      0.786     4.483 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     4.483    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<5>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     4.629 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.671     5.300    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_100
    SLICE_X26Y77         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.186     5.486 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_269__1/O
                         net (fo=1, routed)           0.223     5.709    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_269__1_n_0
    SLICE_X27Y77         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.056     5.765 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_246__2/O
                         net (fo=1, routed)           0.103     5.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_246__2_n_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     6.020 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_200__3/O
                         net (fo=1, routed)           0.313     6.333    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_200__3_n_0
    SLICE_X35Y77         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     6.417 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_136__1/O
                         net (fo=2, routed)           0.230     6.647    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_136__1_n_0
    SLICE_X39Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     6.705 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_41__1/O
                         net (fo=1, routed)           0.105     6.810    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_41__1_n_0
    SLICE_X40Y77         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     6.893 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_7__3/O
                         net (fo=1, routed)           0.812     7.704    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ADDRARDADDR[5]
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.794     3.010    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ap_clk
    RAMB36_X1Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.646ns  (logic 3.716ns (48.603%)  route 3.930ns (51.397%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.801ns (routing 1.450ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.651     2.461    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_6
    SLICE_X29Y76         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     2.660 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_237_fu_5572_p2_i_13/O
                         net (fo=9, routed)           0.902     3.562    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/C[0]
    DSP48E2_X5Y30        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     3.697 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     3.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[5])
                                                      0.786     4.483 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     4.483    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<5>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     4.629 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.671     5.300    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_100
    SLICE_X26Y77         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.186     5.486 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_269__1/O
                         net (fo=1, routed)           0.223     5.709    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_269__1_n_0
    SLICE_X27Y77         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.056     5.765 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_246__2/O
                         net (fo=1, routed)           0.103     5.868    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_246__2_n_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     6.020 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_200__3/O
                         net (fo=1, routed)           0.313     6.333    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_200__3_n_0
    SLICE_X35Y77         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     6.417 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_136__1/O
                         net (fo=2, routed)           0.317     6.734    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_136__1_n_0
    SLICE_X40Y77         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     6.814 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_56__3/O
                         net (fo=1, routed)           0.046     6.860    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_56__3_n_0
    SLICE_X40Y77         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     6.942 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ram_reg_bram_0_i_8__2/O
                         net (fo=1, routed)           0.704     7.646    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRARDADDR[5]
    RAMB36_X1Y10         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       2.801     3.017    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X1Y10         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA_INST/C_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.147ns (64.657%)  route 0.080ns (35.343%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.756ns (routing 0.971ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA_INST/C_DATA[9]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA.C_DATA<9>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[9])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_OUTPUT_INST/P[9]
                         net (fo=2, routed)           0.080     0.227    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2_n_96
    SLICE_X32Y76         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.756     1.943    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X32Y76         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA_INST/C_DATA[7]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.147ns (64.088%)  route 0.082ns (35.912%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.754ns (routing 0.971ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA.C_DATA<7>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[7])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.082     0.229    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2_n_98
    SLICE_X31Y75         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.754     1.941    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X31Y75         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA_INST/C_DATA[8]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.147ns (56.649%)  route 0.112ns (43.351%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.755ns (routing 0.971ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y33        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA.C_DATA<8>
    DSP48E2_X8Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.112     0.259    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2_n_97
    SLICE_X31Y83         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.755     1.942    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X31Y83         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA_INST/C_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.147ns (51.318%)  route 0.139ns (48.682%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.754ns (routing 0.971ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA.C_DATA<10>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[10])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.139     0.286    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2_n_95
    SLICE_X36Y74         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.754     1.941    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X36Y74         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA_INST/C_DATA[7]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.147ns (48.120%)  route 0.158ns (51.880%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.750ns (routing 0.971ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y33        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA.C_DATA<7>
    DSP48E2_X8Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[7])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X8Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.158     0.305    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2_n_98
    SLICE_X27Y81         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.750     1.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA_INST/C_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.147ns (47.267%)  route 0.164ns (52.733%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.748ns (routing 0.971ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y33        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA_INST/C_DATA[9]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA.C_DATA<9>
    DSP48E2_X8Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[9])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_OUTPUT_INST/P[9]
                         net (fo=2, routed)           0.164     0.311    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2_n_96
    SLICE_X33Y82         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.748     1.935    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X33Y82         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA_INST/C_DATA[8]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.147ns (46.939%)  route 0.166ns (53.061%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.750ns (routing 0.971ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y30        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_C_DATA.C_DATA<8>
    DSP48E2_X8Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.166     0.313    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_241_fu_5780_p2_n_97
    SLICE_X34Y77         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.750     1.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X34Y77         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_25_reg_15156_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA_INST/C_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.147ns (39.785%)  route 0.222ns (60.215%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.760ns (routing 0.971ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y33        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_C_DATA.C_DATA<10>
    DSP48E2_X8Y33        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[10])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y33        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.222     0.369    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_224_fu_4716_p2_n_95
    SLICE_X29Y83         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.760     1.947    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_6_reg_14387_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_4_reg_14371_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.280ns (58.774%)  route 0.196ns (41.226%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.757ns (routing 0.971ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y29        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.084     0.106 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.106    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.014     0.120 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.120    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.127     0.247 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.247    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.280 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=15, routed)          0.196     0.476    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/mul_8ns_10ns_17_1_1_U21_n_3
    SLICE_X33Y74         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_4_reg_14371_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.757     1.944    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_4_reg_14371_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[7]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_15_reg_14420_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.147ns (30.686%)  route 0.332ns (69.314%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.755ns (routing 0.971ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y30        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_C_DATA.C_DATA<7>
    DSP48E2_X5Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[7])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X5Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.332     0.479    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/add_ln54_232_fu_4736_p2_n_98
    SLICE_X25Y77         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_15_reg_14420_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=32692, routed)       1.755     1.942    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/ap_clk
    SLICE_X25Y77         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_829/zext_ln54_15_reg_14420_reg[7]/C





