{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1594492315952 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1594492315956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594492316001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594492316001 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1594492316271 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1594492316300 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1594492316651 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1594492321353 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492321443 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1594492324258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1594492324259 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1594492324260 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1594492324260 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1594492324261 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1594492324261 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1594492324261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1594492324272 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594492324273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594492324273 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1594492324274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1594492324274 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1594492324274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1594492324274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1594492324274 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1594492324274 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492324314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1594492329250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492329466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1594492329476 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1594492329579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492329579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1594492330399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1594492337653 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1594492337653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492339019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1594492339032 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1594492339032 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1594492339032 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1594492340410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594492340521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594492341258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594492341361 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594492341797 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594492344352 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "2A " "Total number of single-ended output or bi-directional pins in bank 2A have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "10 2.5 V termination Series 50 Ohm " "There are 10 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[9\] L1 2.5 V PAD_21 " "Location L1 (pad PAD_21): Pin LED\[9\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[9] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[9\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492344773 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[8\] L2 2.5 V PAD_23 " "Location L2 (pad PAD_23): Pin LED\[8\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[8] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[8\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492344773 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[5\] N1 2.5 V PAD_24 " "Location N1 (pad PAD_24): Pin LED\[5\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[5] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492344773 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[7\] U1 2.5 V PAD_25 " "Location U1 (pad PAD_25): Pin LED\[7\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[7] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492344773 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[4\] N2 2.5 V PAD_26 " "Location N2 (pad PAD_26): Pin LED\[4\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[4] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492344773 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[6\] U2 2.5 V PAD_27 " "Location U2 (pad PAD_27): Pin LED\[6\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[6] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492344773 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[2\] W2 2.5 V PAD_28 " "Location W2 (pad PAD_28): Pin LED\[2\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[2] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492344773 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[1\] AA1 2.5 V PAD_29 " "Location AA1 (pad PAD_29): Pin LED\[1\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[1] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492344773 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[3\] Y3 2.5 V PAD_30 " "Location Y3 (pad PAD_30): Pin LED\[3\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[3] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492344773 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "output LED\[0\] AA2 2.5 V PAD_31 " "Location AA2 (pad PAD_31): Pin LED\[0\] of type output uses 2.5 V I/O standard" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { LED[0] } } } { "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/perapisar/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "main.bdf" "" { Schematic "/home/perapisar/PORT/Zadatak 1/main.bdf" { { 136 896 1072 152 "LED" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/PORT/Zadatak 1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1594492344773 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1594492344773 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1594492344773 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/perapisar/PORT/Zadatak 1/output_files/main.fit.smsg " "Generated suppressed messages file /home/perapisar/PORT/Zadatak 1/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1594492344883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1395 " "Peak virtual memory: 1395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594492345200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 20:32:25 2020 " "Processing ended: Sat Jul 11 20:32:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594492345200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594492345200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594492345200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1594492345200 ""}
