{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542388231538 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trx EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"trx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542388231555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542388231639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542388231639 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "High greater than 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested High bandwidth type; current PLL requires a bandwidth value of greater than 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 901 10611 11489 0 0 ""}  }  } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "Design Software" 0 -1 1542388231695 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] 12 1 0 0 " "Implementing clock multiplication of 12, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 901 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542388231695 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 902 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542388231695 ""}  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 901 10611 11489 0 0 ""}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1542388231695 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ddsmem:inst\|altsyncram:altsyncram_component\|altsyncram_44u3:auto_generated\|ram_block1a12 " "Atom \"ddsmem:inst\|altsyncram:altsyncram_component\|altsyncram_44u3:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1542388231697 "|trx|ddsmem:inst|altsyncram:altsyncram_component|altsyncram_44u3:auto_generated|ram_block1a12"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1542388231697 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542388231788 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542388231792 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542388231865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542388231865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542388231865 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542388231865 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6262 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542388231871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6264 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542388231871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6266 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542388231871 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6268 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542388231871 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542388231871 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542388231874 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542388231941 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "DAC_CLKOUT pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 2.5 V 16mA 0 240 MHz 225 MHz " "Output pin \"DAC_CLKOUT\" (external output clock of PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 16mA, output load 0pF, and output clock frequency of 240 MHz, but target device can support only maximum output clock frequency of 225 MHz for this combination of I/O standard, current strength and load" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -536 848 1128 -376 "inst2" "" } } } } { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 901 10611 11489 0 0 ""} { 0 { 0 ""} 0 94 10611 11489 0 0 ""}  }  } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_CLKOUT" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -552 2048 2224 -536 "DAC_CLKOUT" "" } } } } { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DAC_CLKOUT } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1542388232426 ""}
{ "Info" "ISTA_SDC_FOUND" "trx.sdc " "Reading SDC File: 'trx.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1542388233023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 19 inst19\|clk_out net " "Ignored filter at trx.sdc(19): inst19\|clk_out could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1542388233034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\] " "create_clock -name tx_upsample_clk -period 10000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst19\|clk_out\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233034 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 21 SDA port " "Ignored filter at trx.sdc(21): SDA could not be matched with a port" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1542388233035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\] " "create_clock -name SDA_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SDA\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233035 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 22 SCL port " "Ignored filter at trx.sdc(22): SCL could not be matched with a port" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1542388233035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\] " "create_clock -name SCL_clk -period 1000.000 -waveform \{ 0.000 100.000 \} \[get_ports \{SCL\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233035 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 23 inst11\|Strobe net " "Ignored filter at trx.sdc(23): inst11\|Strobe could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1542388233035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\] " "create_clock -name I2C_Strobe_clk -period 100000.000 -waveform \{ 0.000 800.000 \} \[get_nets \{inst11\|Strobe\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233035 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 24 inst4\|ClkCounter\[10\] net " "Ignored filter at trx.sdc(24): inst4\|ClkCounter\[10\] could not be matched with a net" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1542388233035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trx.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at trx.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\] " "create_clock -name ADC_slow_clk -period 100000.000 -waveform \{ 0.000 50000.000 \} \[get_nets \{inst4\|ClkCounter\[10\]\}\]" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233035 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trx.sdc 42 PLL_C0 clock " "Ignored filter at trx.sdc(42): PLL_C0 could not be matched with a clock" {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1542388233036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 42 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(42): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233036 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 43 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(43): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233037 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 46 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(46): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233037 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 47 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(47): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{B_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233037 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 62 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(62): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233037 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 63 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(63): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233037 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 66 Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(66): Argument -rise_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -rise_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233038 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty trx.sdc 67 Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements " "Ignored set_clock_uncertainty at trx.sdc(67): Argument -fall_to with value \[get_clocks \{PLL_C0\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{A_clk_DAC\}\] -fall_to \[get_clocks \{PLL_C0\}\]  0.030  " {  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1542388233038 ""}  } { { "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/trx.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1542388233038 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst9\|bclk " "Node: i2s_master:inst9\|bclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_master:inst9\|lrclk i2s_master:inst9\|bclk " "Register i2s_master:inst9\|lrclk is being clocked by i2s_master:inst9\|bclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542388233046 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542388233046 "|trx|i2s_master:inst9|bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JP1 " "Node: JP1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register setup_interface:inst12\|tx JP1 " "Register setup_interface:inst12\|tx is being clocked by JP1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542388233047 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542388233047 "|trx|JP1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCL_RXD " "Node: SCL_RXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] SCL_RXD " "Register control_interface:inst11\|i2c_slave:inst\|indata\[44\] is being clocked by SCL_RXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542388233047 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542388233047 "|trx|SCL_RXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SDA_TXD " "Node: SDA_TXD was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_interface:inst11\|i2c_slave:inst\|start SDA_TXD " "Register control_interface:inst11\|i2c_slave:inst\|start is being clocked by SDA_TXD" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542388233047 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542388233047 "|trx|SDA_TXD"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ad7760_interface:inst0\|clk_counter\[10\] " "Node: ad7760_interface:inst0\|clk_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|start_write ad7760_interface:inst0\|clk_counter\[10\] " "Register ad7760_interface:inst0\|start_write is being clocked by ad7760_interface:inst0\|clk_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542388233047 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542388233047 "|trx|ad7760_interface:inst0|clk_counter[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_nDRDY " "Node: ADC_nDRDY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ad7760_interface:inst0\|sample ADC_nDRDY " "Register ad7760_interface:inst0\|sample is being clocked by ADC_nDRDY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542388233047 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542388233047 "|trx|ADC_nDRDY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2s_master:inst9\|lrclk " "Node: i2s_master:inst9\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tx_mod_blocks:inst10\|tx_synchbuff:inst2\|req i2s_master:inst9\|lrclk " "Register tx_mod_blocks:inst10\|tx_synchbuff:inst2\|req is being clocked by i2s_master:inst9\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542388233047 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542388233047 "|trx|i2s_master:inst9|lrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Node: TLV320AIC20K_interface:inst4\|clk_counter\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Register TLV320AIC20K_interface:inst4\|clk_I2C\[1\] is being clocked by TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542388233047 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542388233047 "|trx|TLV320AIC20K_interface:inst4|clk_counter[7]"}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "A_clk_DAC inst3\|A_clk\|q " "No paths exist between clock target \"inst3\|A_clk\|q\" of clock \"A_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1542388233049 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "B_clk_DAC inst3\|B_clk\|q " "No paths exist between clock target \"inst3\|B_clk\|q\" of clock \"B_clk_DAC\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1542388233049 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) clk20 (Rise) setup and hold " "From Slow_clk (Rise) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Fall) clk20 (Rise) setup and hold " "From Slow_clk (Fall) to clk20 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) ADC_clk (Rise) setup and hold " "From clk60 (Rise) to ADC_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) Slow_clk (Rise) setup and hold " "From Slow_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) Slow_clk (Rise) setup and hold " "From POR_clk (Rise) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) Slow_clk (Rise) setup and hold " "From POR_clk (Fall) to Slow_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk240 (Rise) clk240 (Rise) setup and hold " "From clk240 (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) clk240 (Rise) setup and hold " "From A_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "B_clk_DAC (Rise) clk240 (Rise) setup and hold " "From B_clk_DAC (Rise) to clk240 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ADC_clk (Rise) clk60 (Rise) setup and hold " "From ADC_clk (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk60 (Rise) clk60 (Rise) setup and hold " "From clk60 (Rise) to clk60 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Slow_clk (Rise) A_clk_DAC (Fall) setup and hold " "From Slow_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Rise) A_clk_DAC (Fall) setup and hold " "From POR_clk (Rise) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "POR_clk (Fall) A_clk_DAC (Fall) setup and hold " "From POR_clk (Fall) to A_clk_DAC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "A_clk_DAC (Rise) B_clk_DAC (Rise) setup and hold " "From A_clk_DAC (Rise) to B_clk_DAC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1542388233063 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1542388233063 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1542388233064 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333    A_clk_DAC " "   8.333    A_clk_DAC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 800.000      ADC_clk " " 800.000      ADC_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333    B_clk_DAC " "   8.333    B_clk_DAC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000        clk20 " "  50.000        clk20" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666        clk60 " "  16.666        clk60" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.166       clk240 " "   4.166       clk240" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 CODEC_Serial_clk " "1000.000 CODEC_Serial_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "40000.000       FS_clk " "40000.000       FS_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "100000.000      POR_clk " "100000.000      POR_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "25000.000 rx_sample_clk " "25000.000 rx_sample_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "100000.000     Slow_clk " "100000.000     Slow_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "25000.000 tx_rx_sample_clk " "25000.000 tx_rx_sample_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542388233064 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542388233064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_tcxo~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_tcxo~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542388233339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLV320AIC20K_interface:inst4\|clk_counter\[7\] " "Destination node TLV320AIC20K_interface:inst4\|clk_counter\[7\]" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1185 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad7760_interface:inst0\|clk_counter\[10\] " "Destination node ad7760_interface:inst0\|clk_counter\[10\]" {  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1545 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|Data_addr\[6\] " "Destination node control_interface:inst11\|uart:inst2\|Data_addr\[6\]" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1284 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|Data_addr\[7\] " "Destination node control_interface:inst11\|uart:inst2\|Data_addr\[7\]" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1283 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|TXD~reg0 " "Destination node control_interface:inst11\|uart:inst2\|TXD~reg0" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1330 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|TXD~en " "Destination node control_interface:inst11\|uart:inst2\|TXD~en" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1331 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_interface:inst11\|uart:inst2\|Strobe " "Destination node control_interface:inst11\|uart:inst2\|Strobe" {  } { { "uart.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/uart.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1325 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_MCLK~output " "Destination node ADC_MCLK~output" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 192 656 832 208 "ADC_MCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6195 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CODEC_MCLK~output " "Destination node CODEC_MCLK~output" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1312 2504 2680 1328 "CODEC_MCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542388233339 ""}  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -608 -192 -16 -592 "clk_tcxo" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6248 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542388233339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "dac5672_interface:inst3\|A_clk  " "Promoted node dac5672_interface:inst3\|A_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542388233340 ""}  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 16 0 0 } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dac5672_interface:inst3\|A_clk" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542388233340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "dac5672_interface:inst3\|B_clk  " "Promoted node dac5672_interface:inst3\|B_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542388233340 ""}  } { { "dac5672_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/dac5672_interface.vhd" 15 0 0 } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dac5672_interface:inst3\|B_clk" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542388233340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542388233340 ""}  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 901 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542388233340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542388233340 ""}  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 901 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542388233340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "tx_rx_clock_mux:inst8\|clk_out  " "Promoted node tx_rx_clock_mux:inst8\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542388233340 ""}  } { { "tx_rx_clock_mux.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tx_rx_clock_mux.vhd" 8 0 0 } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_rx_clock_mux:inst8\|clk_out" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542388233340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2s_master:inst9\|bclk  " "Automatically promoted node i2s_master:inst9\|bclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542388233340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2s_master:inst9\|lrclk " "Destination node i2s_master:inst9\|lrclk" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1104 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2s_master:inst9\|bclk~0 " "Destination node i2s_master:inst9\|bclk~0" {  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 2155 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO5~output " "Destination node GPIO5~output" {  } { { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 824 3160 3336 840 "GPIO5" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 6212 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542388233340 ""}  } { { "i2s.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/i2s.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1106 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542388233340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLV320AIC20K_interface:inst4\|clk_counter\[7\]  " "Automatically promoted node TLV320AIC20K_interface:inst4\|clk_counter\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542388233340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLV320AIC20K_interface:inst4\|clk_counter\[7\]~19 " "Destination node TLV320AIC20K_interface:inst4\|clk_counter\[7\]~19" {  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 2260 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542388233340 ""}  } { { "tlv320aic20k_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/tlv320aic20k_interface.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1185 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542388233340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_interface:inst11\|io_select:inst3\|strobe  " "Automatically promoted node control_interface:inst11\|io_select:inst3\|strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542388233340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setup_interface:inst12\|tx " "Destination node setup_interface:inst12\|tx" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1462 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "setup_interface:inst12\|audio_conf_strobe " "Destination node setup_interface:inst12\|audio_conf_strobe" {  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1461 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542388233340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542388233340 ""}  } { { "setup.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/setup.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1431 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542388233340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad7760_interface:inst0\|ADC_Clk  " "Automatically promoted node ad7760_interface:inst0\|ADC_Clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542388233340 ""}  } { { "ad7760_interface.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/ad7760_interface.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 1557 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542388233340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542388234004 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542388234009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542388234009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542388234015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542388234022 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542388234030 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542388234221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "76 Embedded multiplier block " "Packed 76 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1542388234226 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Created 24 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1542388234226 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542388234226 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1 clk\[0\] DAC_CLKOUT~output " "PLL \"pll_dac:inst2\|altpll:altpll_component\|pll_dac_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_CLKOUT~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_dac_altpll.v" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/db/pll_dac_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/d/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_dac.vhd" "" { Text "/home/d/devel/dspsdr/fpga-rbpi/pll_dac.vhd" 146 0 0 } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -536 848 1128 -376 "inst2" "" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -552 2048 2224 -536 "DAC_CLKOUT" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1542388234285 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2 " "Node \"JP2\" is assigned to location or region, but does not exist in design" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542388234359 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1542388234359 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542388234359 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542388234389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542388235379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542388236291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542388236361 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542388238368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542388238368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542388239069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542388241273 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542388241273 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "down_dec_7:inst6\|altsyncram:Qa_rtl_0\|altsyncram_8gc1:auto_generated\|ram_block1a3 " "Signal \"down_dec_7:inst6\|altsyncram:Qa_rtl_0\|altsyncram_8gc1:auto_generated\|ram_block1a3\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1542388242071 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1542388242071 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X28_Y9, I9) " "Routing resource LAB Input (X28_Y9, I9)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1542388242071 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1542388242071 ""}  } { { "/home/d/altera_lite/15.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/d/devel/dspsdr/fpga-rbpi/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1542388242071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542388242071 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1542388242071 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542388242071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542388242072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542388242351 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542388242532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542388242532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542388243215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542388245439 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542388245439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542388245704 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1542388245704 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542388245704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542388245704 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.51 " "Total time spent on timing analysis during the Fitter is 2.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542388245823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542388245905 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542388246870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542388246922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542388248066 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542388249482 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1542388249933 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_DOUT 3.3-V LVCMOS 31 " "Pin CODEC_DOUT uses I/O standard 3.3-V LVCMOS at 31" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_DOUT } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_DOUT" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1280 2008 2184 1296 "CODEC_DOUT" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 87 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEYn 3.3-V LVCMOS 100 " "Pin KEYn uses I/O standard 3.3-V LVCMOS at 100" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEYn } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEYn" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2232 1032 1208 2248 "KEYn" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 106 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_ext 3.3-V LVCMOS 25 " "Pin clk_ext uses I/O standard 3.3-V LVCMOS at 25" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { clk_ext } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_ext" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -624 -184 -16 -608 "clk_ext" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 107 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_TXD 3.3-V LVCMOS 98 " "Pin SDA_TXD uses I/O standard 3.3-V LVCMOS at 98" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SDA_TXD } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDA_TXD" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1912 488 664 1928 "SDA_TXD" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_SDA 3.3-V LVCMOS 33 " "Pin CODEC_SDA uses I/O standard 3.3-V LVCMOS at 33" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_SDA } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_SDA" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1248 2520 2696 1264 "CODEC_SDA" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 88 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_tcxo 3.3-V LVCMOS 23 " "Pin clk_tcxo uses I/O standard 3.3-V LVCMOS at 23" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { clk_tcxo } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_tcxo" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -608 -192 -16 -592 "clk_tcxo" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JP3 2.5 V 84 " "Pin JP3 uses I/O standard 2.5 V at 84" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { JP3 } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP3" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { -456 -248 -80 -440 "JP3" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 100 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PTTn 3.3-V LVCMOS 101 " "Pin PTTn uses I/O standard 3.3-V LVCMOS at 101" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { PTTn } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PTTn" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 2264 1040 1216 2280 "PTTn" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_SCLK 3.3-V LVCMOS 11 " "Pin CODEC_SCLK uses I/O standard 3.3-V LVCMOS at 11" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_SCLK } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_SCLK" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1248 2008 2184 1264 "CODEC_SCLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 85 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JP1 2.5 V 80 " "Pin JP1 uses I/O standard 2.5 V at 80" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { JP1 } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JP1" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1824 88 256 1840 "JP1" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CODEC_FS 3.3-V LVCMOS 28 " "Pin CODEC_FS uses I/O standard 3.3-V LVCMOS at 28" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CODEC_FS } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CODEC_FS" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1240 1616 1792 1256 "CODEC_FS" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 86 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_RXD 3.3-V LVCMOS 99 " "Pin SCL_RXD uses I/O standard 3.3-V LVCMOS at 99" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SCL_RXD } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCL_RXD" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 1808 88 256 1824 "SCL_RXD" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO3 3.3-V LVCMOS 104 " "Pin GPIO3 uses I/O standard 3.3-V LVCMOS at 104" {  } { { "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/d/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO3 } } } { "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/d/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO3" } } } } { "trx.bdf" "" { Schematic "/home/d/devel/dspsdr/fpga-rbpi/trx.bdf" { { 976 3080 3248 992 "GPIO3" "" } } } } { "temporary_test_loc" "" { Generic "/home/d/devel/dspsdr/fpga-rbpi/" { { 0 { 0 ""} 0 89 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542388249945 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1542388249945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/d/devel/dspsdr/fpga-rbpi/output_files/trx.fit.smsg " "Generated suppressed messages file /home/d/devel/dspsdr/fpga-rbpi/output_files/trx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542388250129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 56 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1336 " "Peak virtual memory: 1336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542388250865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 18:10:50 2018 " "Processing ended: Fri Nov 16 18:10:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542388250865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542388250865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542388250865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542388250865 ""}
