// Seed: 104402611
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_13 = 0;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_5 = 32'd44,
    parameter id_7 = 32'd90
) (
    input  tri0  id_0,
    input  wor   id_1
    , id_10,
    input  uwire _id_2,
    input  wand  id_3,
    output tri1  id_4,
    input  tri1  _id_5,
    input  wand  id_6,
    input  tri0  _id_7,
    input  tri0  id_8
);
  static logic [id_2  ==  id_7 : 1] id_11;
  ;
  localparam id_12 = -1;
  tri0 id_13 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_13,
      id_13
  );
  integer [1 : !  id_5] id_14, id_15, id_16;
endmodule
