% https://onlinelibrary.wiley.com/doi/book/10.1002/0470041951
% https://sci-hub.ru/10.1002/0470041951
@book{Staszewski:FREQUENCY_SYNTHESIZER_CMOS_2005,
    place={New Jersey},
    title={All-Digital Frequency Synthesizer in Deep-Submicron CMOS},
    publisher={John Wiley \& Sons, Inc., Hoboken, New Jersey},
    author={Staszewski, Robert Bogdan and Balsara, Poras T.},
    year={2005}
}

% https://www.cambridge.org/highereducation/books/design-of-cmos-phaselocked-loops/0F328C818F3735C72DC6DD5557E42D07#overview
% https://www.semanticscholar.org/paper/Design-of-CMOS-Phase-Locked-Loops%3A-From-Circuit-to-Razavi/2c79c98333661a933304b8fd0f46d500b4562722
@book{Razavi:PLL_CMOS_2020,
      place={Cambridge},
      title={Design of {CMOS} Phase-Locked Loops: From Circuit Level to Architecture Level},
      publisher={Cambridge University Press},
      author={Razavi, Behzad},
      year={2020}
}

% https://www.amazon.com/PID-Controllers-Theory-Design-Tuning/dp/1556175167
@book{Astrom:PID_1995,
    place={Research Triangle Park, North Carolina},
    title={PID Controllers: Theory, Design, and Tuning},
    publisher={Instrument Society of America},
    author={Astrom, Karl Johan and Hagglund, Tore},
    year={1995},
    edition={2}
}

% https://www.amazon.com/Instrument-Engineers-Handbook-Vol-Optimization/dp/0849310814
@book{Liptak:PROCESS_CONTROL_2006,
    place={Boca Raton, Florida},
    title={Instrument Engineers' Handbook: Process Control and Optimization},
    publisher={CRC Press, Taylor \& Francis Group},
    author={Liptak, Bela G.},
    year={2006},
    volume={2},
    edition={4}
}

% https://www.amazon.com/Digital-Design-Computer-Architecture-Harris/dp/0123944244
@book{Harris:DIGITAL_DESIGN_2012,
    place={Waltham, Massachusetts},
    title={Digital Design and Computer Architecture},
    publisher={Morgan Kaufmann},
    author={Harris, David Money and Harris, Sarah L.},
    year={2012},
    edition={2}
}

% https://www.amazon.com/Computability-Complexity-Languages-Fundamentals-Theoretical/dp/0122063821
@book{Davis:COMPUTABILITY_1994,
    place={San Diego, California},
    title={Computability, Complexity, and Languages: Fundamentals of Theoretical Computer Science (Computer Science and Scientific Computing)},
    publisher={Academic Press, Inc.},
    author={Davis, Martin and Sigal, Ron and Weyuker, Elaine J.},
    year={1994},
    edition={2},
    pages={117}
}

% https://books.google.rs/books?id=_7daAAAAYAAJ
@book{RABAEY:2003digital,
    place={Upper Saddle River, New Jersey, U.S.A.},
    title={Digital Integrated Circuits: A Design Perspective},
    author={Rabaey, Jan M. and Chandrakasan, Anantha P. and Nikoli\'c, Borivoje},
    isbn={9780131207646},
    series={Prentice Hall electronics and VLSI series},
    year={2003},
    publisher={Pearson Education},
    edition={2}
}

% https://neurophysics.ucsd.edu/courses/physics_120/Agarwal%20and%20Lang%20(2005)%20Foundations%20of%20Analog%20and%20Digital.pdf
@book{AGARWAL:2005foundations,
  title={Foundations of Analog and Digital Electronic Circuits},
  author={Agarwal, Anant and Lang, Jeffrey H.},
  isbn={9780080506814},
  series={ISSN},
  %url={https://books.google.rs/books?id=lGgP7FDEv3AC},
  year={2005},
  publisher={Elsevier Science}
}

% https://ieeexplore.ieee.org/document/9097205
% https://sci-hub.ru/https://ieeexplore.ieee.org/document/9097205
@ARTICLE{Ali:9097205,
  author={Ali, Imran and Abbasizadeh, Hamed and Rehman, Muhammad Riaz Ur and Asif, Muhammad and Oh, Seong Jin and Pu, Young Gun and Lee, Minjae and Hwang, Keum Cheol and Yang, Youngoo and Lee, Kang-Yoon},
  journal={IEEE Access},
  title={An Ultra-Low Power, Adaptive All-Digital Frequency-Locked Loop With Gain Estimation and Constant Current {DCO}},
  year={2020},
  volume={8},
  number={},
  pages={97215-97230},
  keywords={Frequency locked loops;Frequency shift keying;Clocks;Capacitors;Phase locked loops;Frequency measurement;Adaptive controller;all-digital frequency locked loop;digitally controlled oscillator;gain estimation;constant current;LDO;ultra-low power;synthesizable},
  doi={10.1109/ACCESS.2020.2995853}
}

% https://ieeexplore.ieee.org/document/6644316
% https://sci-hub.ru/https://ieeexplore.ieee.org/document/6644316
@ARTICLE{Musa:6644316,
  author={Musa, Ahmed and Deng, Wei and Siriburanon, Teerachot and Miyahara, Masaya and Okada, Kenichi and Matsuzawa, Akira},
  journal={IEEE Journal of Solid-State Circuits},
  title={A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked {PLL} Using All-Digital {PVT} Calibration},
  year={2014},
  volume={49},
  number={1},
  pages={50-60},
  keywords={Phase locked loops;Voltage-controlled oscillators;Jitter;Timing;Calibration;Time-frequency analysis;Power demand;ADPLL;all-digital;CMOS;dual-injection;FLL;injection locking;logic gates;logic synthesis;low jitter;low phase noise;low power;PLL;PVT calibration;small area;small spur;synthesized},
  doi={10.1109/JSSC.2013.2284651}
}

% https://ieeexplore.ieee.org/document/4443210
% https://sci-hub.ru/https://ieeexplore.ieee.org/document/4443210
@ARTICLE{Tierno:4443210,
  author={Tierno, JosÉ A. and Rylyakov, Alexander V. and Friedman, Daniel J.},
  journal={IEEE Journal of Solid-State Circuits},
  title={A Wide Power Supply Range, Wide Tuning Range, All Static {CMOS} All Digital {PLL} in 65 nm {SOI}},
  year={2008},
  volume={43},
  number={1},
  pages={42-51},
  keywords={Power supplies;Phase locked loops;CMOS technology;Frequency;Jitter;Tuning;Digital filters;Delta-sigma modulation;Inverters;Ring oscillators;Bang-bang phase and frequency detectors;digital phase locked loops;phase locked loops},
  doi={10.1109/JSSC.2007.910966}
}

% https://ieeexplore.ieee.org/document/6891375
% https://sci-hub.ru/https://ieeexplore.ieee.org/document/6891375
@ARTICLE{Deng:6891375,
  author={Deng, Wei and Yang, Dongsheng and Ueno, Tomohiro and Siriburanon, Teerachot and Kondo, Satoshi and Okada, Kenichi and Matsuzawa, Akira},
  journal={IEEE Journal of Solid-State Circuits},
  title={A Fully Synthesizable All-Digital {PLL} With Interpolative Phase Coupled Oscillator, Current-Output {DAC}, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique},
  year={2015},
  volume={50},
  number={1},
  pages={68-80},
  keywords={Phase locked loops;Phase noise;Varactors;Layout;Bandwidth;Tuning;AD-PLL;CMOS;DAC;digital varactor;dual loop;edge injection;gated injection;injection-locking;logic synthesis;low jitter;low power;PLL;PVT;small area;standard cell;synthesizable},
  doi={10.1109/JSSC.2014.2348311}
}

% https://ieeexplore.ieee.org/document/4523284
% https://sci-hub.ru/https://ieeexplore.ieee.org/document/4523284
@ARTICLE{Rylyakov:4523284,
  author={Rylyakov, A. V. and Tierno, J. A. and Turker, D. Z. and Plouchart, J.-O. and Ainspan, H. A. and Friedman, D.},
  journal={2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers},
  title={A Modular All-Digital {PLL} Architecture Enabling Both 1-to-2{GH}z and 24-to-32{GH}z Operation in 65nm {CMOS}},
  year={2008},
  volume={},
  number={},
  pages={516-632},
  keywords={Phase locked loops;CMOS process;Clocks;Application specific integrated circuits;Ring oscillators;Filters;Phase modulation;Delta modulation;Feedback loop;Frequency conversion},
  doi={10.1109/ISSCC.2008.4523284}
}

% https://www.researchgate.net/publication/283751064_CMOS_based_digital_controlled_oscillators_DCO_-_A_review
@ARTICLE{Madhusudhana:283751064,
    author={Madhusudhana, Reddy B. and Jose, P.P. and Babu, P.L. and Logeshwaran
, V.},
    title={{CMOS} Based Digital Controlled Oscillators ({DCO}) – A Review},
    journal={International Journal of Applied Engineering Research},
    year={2015},
    volume={10},
    number={20},
    pages={18626-18630},
    keywords={Digital Controlled Oscillator (DCO);Complementary Metal Oxide Semiconductor (CMOS)}
}

% https://www.researchgate.net/publication/340277809_A_comprehensive_in-depth_study_of_tri-state_inverter_based_DCO
% https://sci-hub.ru/10.1016/j.mejo.2020.104760
@ARTICLE{Terosiet:340277809,
    author={Terosiet, M. and Zianbetov, E. and Vallette, F. and Louerat, M. M. and Garda, P. and Galayko, D. and Feruglio, S.},
    title={A Comprehensive In-Depth Study of Tri-State Inverter Based {DCO}},
    journal={Microelectronics Journal},
    year={2020},
    keywords={CMOS;Digitally controlled ring oscillators;Jitter},
    doi={10.1016/j.mejo.2020.104760}
}

% https://ieeexplore.ieee.org/document/6198744/
% https://sci-hub.ru/https://ieeexplore.ieee.org/document/6198744/
@ARTICLE{Osaki:6198744,
    author={Osaki, Yuji and Hirose, Tetsuya and Kuroki, Nobutaka and Numa, Masahiro},
    title={A Low-Power level-shifter With Logic Error Correction for Extremely Low-Voltage Digital {CMOS} {LSI}s},
    journal={IEEE Journal of Solid-State Circuits},
    year={2012},
    volume={47},
    number={7},
    pages={1776-1783},
    keywords={level converter;level shifter;low power;low voltage; subthreshold},
    doi={10.1109/JSSC.2012.2191320}
}

% https://ieeexplore.ieee.org/document/10458102
@ARTICLE{SystemVerilog:1800-2023,
  author={},
  journal={IEEE Std 1800-2023 (Revision of IEEE Std 1800-2017)}, 
  title={IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language}, 
  year={2024},
  volume={},
  number={},
  pages={1-1354},
  doi={10.1109/IEEESTD.2024.10458102}
}

% https://ieeexplore.ieee.org/document/8190103
% https://sci-hub.ru/10.1109/MIEL.2017.8190103
@INPROCEEDINGS{Milovanovic:8190103,
  author={Milovanovi\'c, V. and Nikoli\'c, B.},
  booktitle={2017 IEEE 30th International Conference on Microelectronics (MIEL)},
  title={An {HDL} model of a digitally controlled oscillator for rapid digital {PLL} prototyping},
  year={2017},
  volume={},
  number={},
  pages={205-208},
  keywords={Phase locked loops;Hardware design languages;Integrated circuit modeling;Tuning;Thermal noise;Phase noise},
  doi={10.1109/MIEL.2017.8190103}
}

% https://www.sciencedirect.com/science/article/abs/pii/S0026269205003034
% https://sci-hub.ru/10.1016/j.mejo.2005.07.013
@ARTICLE{HASSAN2006275,
    author = {Hassan Hassan and Mohab Anis and Mohamed Elmasry},
    title={Impact of technology scaling and process variations on RF CMOS devices},
    journal = {Microelectronics Journal},
    volume = {37},
    number = {4},
    pages = {275-282},
    year = {2006},
    issn = {1879-2391},
    doi = {10.1016/j.mejo.2005.07.013},
    keywords = {RF CMOS, Technology scaling, Process variations, Radio frequency, CMOS device}
}

% https://ieeexplore.ieee.org/document/1503847
% https://sci-hub.ru/10.1109/ESSDERC.2002.194917
@INPROCEEDINGS{DNW:1503847,
  author={K. Wai Chew and Zhang, J. and Shao, K. and W. Boon Loh and Chu, S.-F.},
  booktitle={32nd European Solid-State Device Research Conference}, 
  title={Impact of Deep N-well Implantation on Substrate Noise Coupling and RF Transistor Performance for Systems-on-a-Chip Integration}, 
  year={2002},
  volume={},
  number={},
  pages={251-254},
  keywords={Radio frequency;Implants;Semiconductor device noise;Integrated circuit noise;Substrates;Coupling circuits;CMOS technology;Clocks;CMOS process;Digital circuits},
  doi={10.1109/ESSDERC.2002.194917}
}

% https://www.planetanalog.com/using-deep-n-wells-in-analog-design/
@online{DNW:aspencore,
    % author = {Sabine, Keith},
    title = {Using Deep N Wells in Analog Design},
    url = {https://www.planetanalog.com/using-deep-n-wells-in-analog-design/},
    urldate = {2024-09-10},
    organization = {AspenCore, Electronics Industry Media \& SaaS Group}
}

% https://ieeexplore.ieee.org/document/10645145
@inproceedings{PETKOVIC:etran_2024,
    %place = {Ni\v{s}, Serbia},
    author = {Petkovi\'c, Dejan D. and Ga\v{c}i\'c, {\DJ}or{\dj}e S. and Gavrilovi\'c Bo\v{z}ovi\'c, Marijana R. and Milovanovi\'c, Vladimir M.},
    booktitle = {\foreignlanguage{english}{2024 $\text{11}^\text{th}$ International Conference on Electrical, Electronics and Computer Engineering (IcETRAN), Ni\v{s}, Serbia}},
    title = {A Synthesizable Digital Frequency-Locked Loop Widely Tunable up to 640\,MHz in 130\,nm CMOS},
    year = {2024},
    month = {6},
    pages = {1-6},
    abstract = {Frequency-locked loops (FLLs) represent a viable way of generating a range of frequencies from a single reference frequency by using a negative feedback electronic control system that compares the frequency of a controlled oscillator to the reference one. A digital synthesizable FLL is designed in 130\,nm CMOS technology for a target frequency of up to 640\,MHz. It employs a wide-tuning range digitally controlled oscillator (DCO) assembled from tri-state inverters in the form of a matrix. The FLL can optionally use a bang-bang or a soft-programmable standard proportional-integral-derivative (PID) controller to regulate the feedback loop. Its design practically minimizes metastability occurrence. The proposed digital FLL occupies 100\,\textmu m $\times$ 330\,\textmu m and consumes 3.5\,mW in typical operating conditions. The reference clock is 16\,MHz, and the output oscillation frequency is set to 640\,MHz, while the achieved frequency resolution is 2.8\,MHz.},
    %isbn = {},
    url = {https://ieeexplore.ieee.org/document/10645145},
    urldate = {2024-09-10},
    %publisher = {Academic Mind, Belgrade},
    %address = {Kneza Milosa 9/IV, 11000 Belgrade},
    %organization = {ETRAN Society, Belgrade},
    %keywords = {Frequency-locked loop;Fabrication;Frequency synthesizers;Libraries;Inverters;PD control;Frequency control;digitally controlled oscillator;clock generator;synthesizable;CMOS technology;PID controller;metastability},
    keywords = {Frequency-locked loop, Fabrication, Frequency synthesizers, Libraries, Inverters, PD control, Frequency control, digitally controlled oscillator, clock generator, synthesizable, CMOS technology, PID controller, metastability},
    doi = {10.1109/IcETRAN62308.2024.10645145}
}
