

================================================================
== Vitis HLS Report for 'sha_transform'
================================================================
* Date:           Fri Feb 28 00:38:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.718 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      395|      395|  3.160 us|  3.160 us|  395|  395|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sha_transform_label1  |       32|       32|         2|          -|          -|    16|        no|
        |- sha_transform_label2  |      192|      192|         3|          -|          -|    64|        no|
        |- sha_transform_label3  |       40|       40|         2|          -|          -|    20|        no|
        |- sha_transform_label4  |       40|       40|         2|          -|          -|    20|        no|
        |- sha_transform_label5  |       40|       40|         2|          -|          -|    20|        no|
        |- sha_transform_label6  |       40|       40|         2|          -|          -|    20|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1400|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        0|     -|       32|      65|    0|
|Multiplexer          |        -|     -|        -|     467|    -|
|Register             |        -|     -|     1123|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1155|    1932|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |W_U    |sha_transform_W_RAM_AUTO_1R1W  |        0|  32|  65|    0|    80|   32|     1|         2560|
    +-------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                               |        0|  32|  65|    0|    80|   32|     1|         2560|
    +-------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |A_10_fu_803_p2          |         +|   0|  0|  32|          32|          32|
    |A_11_fu_973_p2          |         +|   0|  0|  32|          32|          32|
    |A_9_fu_655_p2           |         +|   0|  0|  32|          32|          32|
    |add_ln105_fu_428_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln107_1_fu_417_p2   |         +|   0|  0|  14|           7|           5|
    |add_ln107_2_fu_444_p2   |         +|   0|  0|  14|           7|           5|
    |add_ln107_3_fu_454_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln107_fu_406_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln118_fu_518_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln119_1_fu_553_p2   |         +|   0|  0|  32|          32|          31|
    |add_ln119_2_fu_559_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln119_fu_649_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln121_fu_729_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln122_1_fu_695_p2   |         +|   0|  0|  32|          32|          31|
    |add_ln122_2_fu_701_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln122_fu_797_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln124_fu_889_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln125_1_fu_855_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln125_2_fu_861_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln125_fu_967_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln127_fu_1047_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln128_1_fu_1013_p2  |         +|   0|  0|  32|          32|          31|
    |add_ln128_2_fu_1019_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln128_fu_1120_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln132_fu_1078_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln133_fu_1084_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln134_fu_1090_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln135_fu_1095_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln136_fu_1136_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln99_fu_376_p2      |         +|   0|  0|  12|           5|           1|
    |temp_fu_1126_p2         |         +|   0|  0|  32|          32|          32|
    |and_ln119_1_fu_541_p2   |       and|   0|  0|  32|          32|          32|
    |and_ln119_fu_535_p2     |       and|   0|  0|  32|          32|          32|
    |and_ln125_1_fu_843_p2   |       and|   0|  0|  32|          32|          32|
    |and_ln125_fu_837_p2     |       and|   0|  0|  32|          32|          32|
    |icmp_ln105_fu_400_p2    |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln118_fu_512_p2    |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln121_fu_672_p2    |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln124_fu_820_p2    |      icmp|   0|  0|  13|           6|           4|
    |icmp_ln127_fu_990_p2    |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln99_fu_370_p2     |      icmp|   0|  0|  13|           5|           6|
    |or_ln119_fu_547_p2      |        or|   0|  0|  32|          32|          32|
    |or_ln125_1_fu_849_p2    |        or|   0|  0|  32|          32|          32|
    |or_ln125_fu_831_p2      |        or|   0|  0|  32|          32|          32|
    |W_d1                    |       xor|   0|  0|  32|          32|          32|
    |xor_ln107_1_fu_472_p2   |       xor|   0|  0|  32|          32|          32|
    |xor_ln107_fu_468_p2     |       xor|   0|  0|  32|          32|          32|
    |xor_ln119_fu_529_p2     |       xor|   0|  0|  32|           2|          32|
    |xor_ln122_1_fu_689_p2   |       xor|   0|  0|  32|          32|          32|
    |xor_ln122_fu_683_p2     |       xor|   0|  0|  32|          32|          32|
    |xor_ln128_1_fu_1007_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln128_fu_1001_p2    |       xor|   0|  0|  32|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1400|        1222|        1209|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |B_10_reg_290              |   9|          2|   32|         64|
    |B_11_reg_311              |   9|          2|   32|         64|
    |B_12_reg_334              |   9|          2|   32|         64|
    |B_2_reg_300               |   9|          2|   32|         64|
    |B_4_reg_322               |   9|          2|   32|         64|
    |B_5_fu_162                |   9|          2|   32|         64|
    |B_6_reg_345               |   9|          2|   32|         64|
    |B_7_fu_178                |   9|          2|   32|         64|
    |C_1_fu_114                |   9|          2|   32|         64|
    |C_3_fu_130                |   9|          2|   32|         64|
    |C_7_fu_146                |   9|          2|   32|         64|
    |D_1_fu_118                |   9|          2|   32|         64|
    |D_2_fu_134                |   9|          2|   32|         64|
    |D_5_fu_150                |   9|          2|   32|         64|
    |D_8_fu_174                |   9|          2|   32|         64|
    |E_1_fu_122                |   9|          2|   32|         64|
    |E_2_fu_138                |   9|          2|   32|         64|
    |E_5_fu_154                |   9|          2|   32|         64|
    |E_7_fu_158                |   9|          2|   32|         64|
    |E_9_fu_170                |   9|          2|   32|         64|
    |W_address0                |  31|          6|    7|         42|
    |W_address1                |  31|          6|    7|         42|
    |ap_NS_fsm                 |  97|         20|    1|         20|
    |i_1_fu_106                |   9|          2|    7|         14|
    |i_2_fu_110                |   9|          2|    5|         10|
    |i_3_fu_126                |   9|          2|    6|         12|
    |i_4_fu_142                |   9|          2|    6|         12|
    |i_5_fu_166                |   9|          2|    7|         14|
    |i_fu_98                   |   9|          2|    5|         10|
    |sha_info_digest_address0  |  20|          4|    3|         12|
    |sha_info_digest_address1  |  20|          4|    3|         12|
    |sha_info_digest_d0        |  14|          3|   32|         96|
    |sha_info_digest_d1        |  20|          4|   32|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 467|         99|  761|       1704|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_reg_1237            |  32|   0|   32|          0|
    |B_10_reg_290          |  32|   0|   32|          0|
    |B_11_reg_311          |  32|   0|   32|          0|
    |B_12_reg_334          |  32|   0|   32|          0|
    |B_2_reg_300           |  32|   0|   32|          0|
    |B_4_reg_322           |  32|   0|   32|          0|
    |B_5_fu_162            |  32|   0|   32|          0|
    |B_6_reg_345           |  32|   0|   32|          0|
    |B_7_fu_178            |  32|   0|   32|          0|
    |B_reg_1243            |  32|   0|   32|          0|
    |C_1_fu_114            |  32|   0|   32|          0|
    |C_3_fu_130            |  32|   0|   32|          0|
    |C_7_fu_146            |  32|   0|   32|          0|
    |C_reg_1249            |  32|   0|   32|          0|
    |D_1_fu_118            |  32|   0|   32|          0|
    |D_2_fu_134            |  32|   0|   32|          0|
    |D_5_fu_150            |  32|   0|   32|          0|
    |D_8_fu_174            |  32|   0|   32|          0|
    |D_reg_1254            |  32|   0|   32|          0|
    |E_1_fu_122            |  32|   0|   32|          0|
    |E_2_fu_138            |  32|   0|   32|          0|
    |E_5_fu_154            |  32|   0|   32|          0|
    |E_7_fu_158            |  32|   0|   32|          0|
    |E_9_fu_170            |  32|   0|   32|          0|
    |E_reg_1259            |  32|   0|   32|          0|
    |W_load_1_reg_1222     |  32|   0|   32|          0|
    |W_load_reg_1217       |  32|   0|   32|          0|
    |add_ln119_2_reg_1272  |  32|   0|   32|          0|
    |add_ln122_2_reg_1318  |  32|   0|   32|          0|
    |add_ln125_2_reg_1364  |  32|   0|   32|          0|
    |add_ln128_2_reg_1427  |  32|   0|   32|          0|
    |add_ln134_reg_1432    |  32|   0|   32|          0|
    |add_ln135_reg_1437    |  32|   0|   32|          0|
    |ap_CS_fsm             |  19|   0|   19|          0|
    |i_1_fu_106            |   7|   0|    7|          0|
    |i_2_fu_110            |   5|   0|    5|          0|
    |i_3_fu_126            |   6|   0|    6|          0|
    |i_4_fu_142            |   6|   0|    6|          0|
    |i_5_fu_166            |   7|   0|    7|          0|
    |i_7_reg_1169          |   7|   0|    7|          0|
    |i_fu_98               |   5|   0|    5|          0|
    |zext_ln99_reg_1152    |   5|   0|   64|         59|
    +----------------------+----+----+-----+-----------+
    |Total                 |1123|   0| 1182|         59|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|    sha_transform|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|    sha_transform|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|    sha_transform|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|    sha_transform|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|    sha_transform|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|    sha_transform|  return value|
|sha_info_data_address0    |  out|    4|   ap_memory|    sha_info_data|         array|
|sha_info_data_ce0         |  out|    1|   ap_memory|    sha_info_data|         array|
|sha_info_data_q0          |   in|   32|   ap_memory|    sha_info_data|         array|
|sha_info_digest_address0  |  out|    3|   ap_memory|  sha_info_digest|         array|
|sha_info_digest_ce0       |  out|    1|   ap_memory|  sha_info_digest|         array|
|sha_info_digest_we0       |  out|    1|   ap_memory|  sha_info_digest|         array|
|sha_info_digest_d0        |  out|   32|   ap_memory|  sha_info_digest|         array|
|sha_info_digest_q0        |   in|   32|   ap_memory|  sha_info_digest|         array|
|sha_info_digest_address1  |  out|    3|   ap_memory|  sha_info_digest|         array|
|sha_info_digest_ce1       |  out|    1|   ap_memory|  sha_info_digest|         array|
|sha_info_digest_we1       |  out|    1|   ap_memory|  sha_info_digest|         array|
|sha_info_digest_d1        |  out|   32|   ap_memory|  sha_info_digest|         array|
|sha_info_digest_q1        |   in|   32|   ap_memory|  sha_info_digest|         array|
+--------------------------+-----+-----+------------+-----------------+--------------+

