ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_rcc_ex.cpp"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp"
  20              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_RCCEx_PeriphCLKConfig
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_RCCEx_PeriphCLKConfig:
  28              		.fnstart
  29              	.LVL0:
  30              	.LFB235:
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @file    stm32f4xx_hal_rcc_ex.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief   Extension RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   ******************************************************************************
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @attention
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * Copyright (c) 2017 STMicroelectronics.
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * All rights reserved.
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * This software is licensed under terms that can be found in the LICENSE file in
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * the root directory of this software component.
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   ******************************************************************************
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /* Includes ------------------------------------------------------------------*/
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #include "stm32f4xx_hal.h"
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /** @addtogroup STM32F4xx_HAL_Driver
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @{
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 2


  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /** @defgroup RCCEx RCCEx
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief RCCEx HAL module driver
  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @{
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #ifdef HAL_RCC_MODULE_ENABLED
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /* Private typedef -----------------------------------------------------------*/
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /* Private define ------------------------------------------------------------*/
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /** @addtogroup RCCEx_Private_Constants
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @{
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @}
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /* Private macro -------------------------------------------------------------*/
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /* Private variables ---------------------------------------------------------*/
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /* Private function prototypes -----------------------------------------------*/
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /* Private functions ---------------------------------------------------------*/
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *  @{
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****  *  @brief  Extended Peripheral Control functions
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****  *
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** @verbatim
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****  ===============================================================================
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                 ##### Extended Peripheral Control functions  #####
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****  ===============================================================================
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     [..]
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     This subsection provides a set of functions allowing to control the RCC Clocks
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     frequencies.
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     [..]
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         select the RTC clock source; in this case the Backup domain will be reset in
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         order to modify the RTC Clock source, as consequence RTC registers (including
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         the backup registers) and RCC_BDCR register are set to their reset values.
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** @endverbatim
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @{
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F446xx)
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         contains the configuration information for the Extended Peripherals
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         clocks(I2S, SAI, LTDC RTC and TIM).
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         the RTC clock source; in this case the Backup domain will be reset in
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         the backup registers) and RCC_BDCR register are set to their reset values.
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 3


  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
  31              		.loc 1 88 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 8
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		.loc 1 88 1 is_stmt 0 view .LVU1
  36 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  37              		.save {r4, r5, r6, r7, lr}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 20
  40              		.cfi_offset 4, -20
  41              		.cfi_offset 5, -16
  42              		.cfi_offset 6, -12
  43              		.cfi_offset 7, -8
  44              		.cfi_offset 14, -4
  45              		.pad #12
  46 0002 83B0     		sub	sp, sp, #12
  47              	.LCFI1:
  48              		.cfi_def_cfa_offset 32
  49 0004 0446     		mov	r4, r0
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart = 0U;
  50              		.loc 1 89 3 is_stmt 1 view .LVU2
  51              	.LVL1:
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tmpreg1 = 0U;
  52              		.loc 1 90 3 view .LVU3
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t plli2sp = 0U;
  53              		.loc 1 91 3 view .LVU4
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t plli2sq = 0U;
  54              		.loc 1 92 3 view .LVU5
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t plli2sr = 0U;
  55              		.loc 1 93 3 view .LVU6
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllsaip = 0U;
  56              		.loc 1 94 3 view .LVU7
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllsaiq = 0U;
  57              		.loc 1 95 3 view .LVU8
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t plli2sused = 0U;
  58              		.loc 1 96 3 view .LVU9
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllsaiused = 0U;
  59              		.loc 1 97 3 view .LVU10
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check the peripheral clock selection parameters */
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  60              		.loc 1 100 3 view .LVU11
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------ I2S APB1 configuration --------------------------*/
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
  61              		.loc 1 103 3 view .LVU12
  62              		.loc 1 103 23 is_stmt 0 view .LVU13
  63 0006 0668     		ldr	r6, [r0]
  64              		.loc 1 103 3 view .LVU14
  65 0008 16F00106 		ands	r6, r6, #1
  66 000c 0DD0     		beq	.L2
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 4


  67              		.loc 1 106 5 is_stmt 1 view .LVU15
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure I2S Clock source */
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
  68              		.loc 1 109 5 view .LVU16
  69 000e 964A     		ldr	r2, .L73
  70 0010 D2F88C30 		ldr	r3, [r2, #140]
  71 0014 23F0C063 		bic	r3, r3, #100663296
  72 0018 816B     		ldr	r1, [r0, #56]
  73 001a 0B43     		orrs	r3, r3, r1
  74 001c C2F88C30 		str	r3, [r2, #140]
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S when it's used as clock source for I2S */
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
  75              		.loc 1 111 5 view .LVU17
  76              		.loc 1 111 23 is_stmt 0 view .LVU18
  77 0020 836B     		ldr	r3, [r0, #56]
  78              		.loc 1 111 5 view .LVU19
  79 0022 002B     		cmp	r3, #0
  80 0024 00F09B80 		beq	.L45
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllsaiused = 0U;
  81              		.loc 1 96 12 view .LVU20
  82 0028 0026     		movs	r6, #0
  83              	.L2:
  84              	.LVL2:
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sused = 1U;
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- I2S APB2 configuration ----------------------*/
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
  85              		.loc 1 119 3 is_stmt 1 view .LVU21
  86              		.loc 1 119 23 is_stmt 0 view .LVU22
  87 002a 2368     		ldr	r3, [r4]
  88              		.loc 1 119 3 view .LVU23
  89 002c 13F0020F 		tst	r3, #2
  90 0030 0BD0     		beq	.L3
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));
  91              		.loc 1 122 5 is_stmt 1 view .LVU24
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure I2S Clock source */
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
  92              		.loc 1 125 5 view .LVU25
  93 0032 8D4A     		ldr	r2, .L73
  94 0034 D2F88C30 		ldr	r3, [r2, #140]
  95 0038 23F0C053 		bic	r3, r3, #402653184
  96 003c E16B     		ldr	r1, [r4, #60]
  97 003e 0B43     		orrs	r3, r3, r1
  98 0040 C2F88C30 		str	r3, [r2, #140]
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S when it's used as clock source for I2S */
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
  99              		.loc 1 127 5 view .LVU26
 100              		.loc 1 127 23 is_stmt 0 view .LVU27
 101 0044 E36B     		ldr	r3, [r4, #60]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 5


 102              		.loc 1 127 5 view .LVU28
 103 0046 03B9     		cbnz	r3, .L3
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sused = 1U;
 104              		.loc 1 129 18 view .LVU29
 105 0048 0126     		movs	r6, #1
 106              	.LVL3:
 107              	.L3:
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------- SAI1 configuration ---------------------------*/
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 108              		.loc 1 135 3 is_stmt 1 view .LVU30
 109              		.loc 1 135 23 is_stmt 0 view .LVU31
 110 004a 2568     		ldr	r5, [r4]
 111              		.loc 1 135 3 view .LVU32
 112 004c 15F00405 		ands	r5, r5, #4
 113 0050 0FD0     		beq	.L4
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 114              		.loc 1 138 5 is_stmt 1 view .LVU33
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure SAI1 Clock source */
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 115              		.loc 1 141 5 view .LVU34
 116 0052 854A     		ldr	r2, .L73
 117 0054 D2F88C30 		ldr	r3, [r2, #140]
 118 0058 23F44013 		bic	r3, r3, #3145728
 119 005c 216B     		ldr	r1, [r4, #48]
 120 005e 0B43     		orrs	r3, r3, r1
 121 0060 C2F88C30 		str	r3, [r2, #140]
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S when it's used as clock source for SAI */
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 122              		.loc 1 143 5 view .LVU35
 123              		.loc 1 143 23 is_stmt 0 view .LVU36
 124 0064 236B     		ldr	r3, [r4, #48]
 125              		.loc 1 143 5 view .LVU37
 126 0066 B3F5801F 		cmp	r3, #1048576
 127 006a 7AD0     		beq	.L60
 128              	.LVL4:
 129              	.L5:
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sused = 1U;
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLSAI when it's used as clock source for SAI */
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 130              		.loc 1 148 5 is_stmt 1 view .LVU38
 131 006c 002B     		cmp	r3, #0
 132 006e 7AD0     		beq	.L48
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 133              		.loc 1 97 12 is_stmt 0 view .LVU39
 134 0070 0025     		movs	r5, #0
 135              	.L4:
 136              	.LVL5:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 6


 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsaiused = 1U;
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*-------------------------- SAI2 configuration ----------------------------*/
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 137              		.loc 1 156 3 is_stmt 1 view .LVU40
 138              		.loc 1 156 23 is_stmt 0 view .LVU41
 139 0072 2368     		ldr	r3, [r4]
 140              		.loc 1 156 3 view .LVU42
 141 0074 13F0080F 		tst	r3, #8
 142 0078 0ED0     		beq	.L6
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 143              		.loc 1 159 5 is_stmt 1 view .LVU43
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure SAI2 Clock source */
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 144              		.loc 1 162 5 view .LVU44
 145 007a 7B4A     		ldr	r2, .L73
 146 007c D2F88C30 		ldr	r3, [r2, #140]
 147 0080 23F44003 		bic	r3, r3, #12582912
 148 0084 616B     		ldr	r1, [r4, #52]
 149 0086 0B43     		orrs	r3, r3, r1
 150 0088 C2F88C30 		str	r3, [r2, #140]
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S when it's used as clock source for SAI */
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 151              		.loc 1 165 5 view .LVU45
 152              		.loc 1 165 23 is_stmt 0 view .LVU46
 153 008c 636B     		ldr	r3, [r4, #52]
 154              		.loc 1 165 5 view .LVU47
 155 008e B3F5800F 		cmp	r3, #4194304
 156 0092 6AD0     		beq	.L61
 157              	.LVL6:
 158              	.L7:
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sused = 1U;
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLSAI when it's used as clock source for SAI */
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 159              		.loc 1 170 5 is_stmt 1 view .LVU48
 160 0094 03B9     		cbnz	r3, .L6
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsaiused = 1U;
 161              		.loc 1 172 18 is_stmt 0 view .LVU49
 162 0096 0125     		movs	r5, #1
 163              	.LVL7:
 164              	.L6:
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------------- RTC configuration --------------------------*/
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 7


 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 165              		.loc 1 178 3 is_stmt 1 view .LVU50
 166              	.LBB2:
 167              		.loc 1 178 23 is_stmt 0 view .LVU51
 168 0098 2368     		ldr	r3, [r4]
 169              		.loc 1 178 3 view .LVU52
 170 009a 13F0200F 		tst	r3, #32
 171 009e 66D1     		bne	.L62
 172              	.LVL8:
 173              	.L8:
 174              		.loc 1 178 3 view .LVU53
 175              	.LBE2:
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check for RTC Parameters used to output RTCCLK */
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable Power Clock*/
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PWR_CLK_ENABLE();
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable write access to Backup domain */
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PWR->CR |= PWR_CR_DBP;
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while((PWR->CR & PWR_CR_DBP) == RESET)
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Store the content of BDCR register before the reset of Backup Domain */
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_FORCE();
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_RELEASE();
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Restore the Content of BDCR register */
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       RCC->BDCR = tmpreg1;
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get tick */
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till LSE is ready */
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 8


 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- TIM configuration ---------------------------*/
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 176              		.loc 1 232 3 is_stmt 1 view .LVU54
 177              		.loc 1 232 23 is_stmt 0 view .LVU55
 178 00a0 2368     		ldr	r3, [r4]
 179              		.loc 1 232 3 view .LVU56
 180 00a2 13F0100F 		tst	r3, #16
 181 00a6 04D0     		beq	.L17
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure Timer Prescaler */
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 182              		.loc 1 235 5 is_stmt 1 view .LVU57
 183 00a8 94F85820 		ldrb	r2, [r4, #88]	@ zero_extendqisi2
 184 00ac 6F4B     		ldr	r3, .L73+4
 185 00ae C3F8E021 		str	r2, [r3, #480]
 186              	.L17:
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- FMPI2C1 Configuration -----------------------*/
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 187              		.loc 1 240 3 view .LVU58
 188              		.loc 1 240 23 is_stmt 0 view .LVU59
 189 00b2 2368     		ldr	r3, [r4]
 190              		.loc 1 240 3 view .LVU60
 191 00b4 13F0800F 		tst	r3, #128
 192 00b8 08D0     		beq	.L18
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));
 193              		.loc 1 243 5 is_stmt 1 view .LVU61
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the FMPI2C1 clock source */
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 194              		.loc 1 246 5 view .LVU62
 195 00ba 6B4A     		ldr	r2, .L73
 196 00bc D2F89430 		ldr	r3, [r2, #148]
 197 00c0 23F44003 		bic	r3, r3, #12582912
 198 00c4 E16C     		ldr	r1, [r4, #76]
 199 00c6 0B43     		orrs	r3, r3, r1
 200 00c8 C2F89430 		str	r3, [r2, #148]
 201              	.L18:
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------ CEC Configuration -------------------------*/
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 202              		.loc 1 251 3 view .LVU63
 203              		.loc 1 251 23 is_stmt 0 view .LVU64
 204 00cc 2368     		ldr	r3, [r4]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 9


 205              		.loc 1 251 3 view .LVU65
 206 00ce 13F0400F 		tst	r3, #64
 207 00d2 08D0     		beq	.L19
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 208              		.loc 1 254 5 is_stmt 1 view .LVU66
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the CEC clock source */
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 209              		.loc 1 257 5 view .LVU67
 210 00d4 644A     		ldr	r2, .L73
 211 00d6 D2F89430 		ldr	r3, [r2, #148]
 212 00da 23F08063 		bic	r3, r3, #67108864
 213 00de A16C     		ldr	r1, [r4, #72]
 214 00e0 0B43     		orrs	r3, r3, r1
 215 00e2 C2F89430 		str	r3, [r2, #148]
 216              	.L19:
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------------- CLK48 Configuration ------------------------*/
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 217              		.loc 1 262 3 view .LVU68
 218              		.loc 1 262 23 is_stmt 0 view .LVU69
 219 00e6 2368     		ldr	r3, [r4]
 220              		.loc 1 262 3 view .LVU70
 221 00e8 13F4807F 		tst	r3, #256
 222 00ec 0DD0     		beq	.L20
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));
 223              		.loc 1 265 5 is_stmt 1 view .LVU71
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the CLK48 clock source */
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 224              		.loc 1 268 5 view .LVU72
 225 00ee 5E4A     		ldr	r2, .L73
 226 00f0 D2F89430 		ldr	r3, [r2, #148]
 227 00f4 23F00063 		bic	r3, r3, #134217728
 228 00f8 616D     		ldr	r1, [r4, #84]
 229 00fa 0B43     		orrs	r3, r3, r1
 230 00fc C2F89430 		str	r3, [r2, #148]
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLSAI when it's used as clock source for CLK48 */
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 231              		.loc 1 271 5 view .LVU73
 232              		.loc 1 271 23 is_stmt 0 view .LVU74
 233 0100 636D     		ldr	r3, [r4, #84]
 234              		.loc 1 271 5 view .LVU75
 235 0102 B3F1006F 		cmp	r3, #134217728
 236 0106 00F09B80 		beq	.L63
 237              	.LVL9:
 238              	.L20:
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsaiused = 1U;
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 10


 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------------- SDIO Configuration -------------------------*/
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 239              		.loc 1 279 3 is_stmt 1 view .LVU76
 240              		.loc 1 279 23 is_stmt 0 view .LVU77
 241 010a 2368     		ldr	r3, [r4]
 242              		.loc 1 279 3 view .LVU78
 243 010c 13F4007F 		tst	r3, #512
 244 0110 08D0     		beq	.L21
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));
 245              		.loc 1 282 5 is_stmt 1 view .LVU79
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the SDIO clock source */
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 246              		.loc 1 285 5 view .LVU80
 247 0112 554A     		ldr	r2, .L73
 248 0114 D2F89430 		ldr	r3, [r2, #148]
 249 0118 23F08053 		bic	r3, r3, #268435456
 250 011c 616C     		ldr	r1, [r4, #68]
 251 011e 0B43     		orrs	r3, r3, r1
 252 0120 C2F89430 		str	r3, [r2, #148]
 253              	.L21:
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------ SPDIFRX Configuration ---------------------*/
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 254              		.loc 1 290 3 view .LVU81
 255              		.loc 1 290 23 is_stmt 0 view .LVU82
 256 0124 2368     		ldr	r3, [r4]
 257              		.loc 1 290 3 view .LVU83
 258 0126 13F4806F 		tst	r3, #1024
 259 012a 0CD0     		beq	.L22
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));
 260              		.loc 1 293 5 is_stmt 1 view .LVU84
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the SPDIFRX clock source */
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 261              		.loc 1 296 5 view .LVU85
 262 012c 4E4A     		ldr	r2, .L73
 263 012e D2F89430 		ldr	r3, [r2, #148]
 264 0132 23F00053 		bic	r3, r3, #536870912
 265 0136 216D     		ldr	r1, [r4, #80]
 266 0138 0B43     		orrs	r3, r3, r1
 267 013a C2F89430 		str	r3, [r2, #148]
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 268              		.loc 1 298 5 view .LVU86
 269              		.loc 1 298 23 is_stmt 0 view .LVU87
 270 013e 236D     		ldr	r3, [r4, #80]
 271              		.loc 1 298 5 view .LVU88
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 11


 272 0140 B3F1005F 		cmp	r3, #536870912
 273 0144 7ED0     		beq	.L23
 274              	.L22:
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sused = 1U;
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- PLLI2S Configuration ------------------------*/
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      I2S on APB2 or SPDIFRX */
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 275              		.loc 1 308 3 is_stmt 1 view .LVU89
 276 0146 002E     		cmp	r6, #0
 277 0148 7CD1     		bne	.L23
 278              		.loc 1 308 44 is_stmt 0 discriminator 1 view .LVU90
 279 014a 2368     		ldr	r3, [r4]
 280              		.loc 1 308 25 discriminator 1 view .LVU91
 281 014c B3F5006F 		cmp	r3, #2048
 282 0150 78D0     		beq	.L23
 283              	.LVL10:
 284              	.L24:
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Disable the PLLI2S */
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_DISABLE();
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is disabled */
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* check for common PLLI2S Parameters */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* check for Parameters */
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S conf
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) 
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2s
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 12


 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (Pe
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for PLLI2S Parameters */
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for PLLI2S/DIVQ parameters */
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI conf
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) 
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2s
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) &
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* check for Parameters */
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration)
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) 
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , Periph
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      /*----------------- In Case of PLLI2S is just selected  -----------------*/
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for Parameters */
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , Periph
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S */
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_ENABLE();
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is ready */
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 13


 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------------- PLLSAI Configuration -----------------------*/
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(pllsaiused == 1U)
 285              		.loc 1 411 3 is_stmt 1 view .LVU92
 286 0152 012D     		cmp	r5, #1
 287 0154 00F02581 		beq	.L64
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Disable PLLSAI Clock */
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLSAI_DISABLE();
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLSAI is disabled */
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the PLLSAI division factors */
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (Pe
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* check for PLLSAIQ Parameter */
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* check for PLLSAI/DIVQ Parameter */
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuratio
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) 
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsai
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* In Case of PLLI2S is selected as source clock for CLK48 */
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (P
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 14


 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* check for Parameters */
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration)
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLSAI division factors */
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , Periph
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable PLLSAI Clock */
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLSAI_ENABLE();
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLSAI is ready */
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return HAL_OK;
 288              		.loc 1 479 10 is_stmt 0 view .LVU93
 289 0158 0020     		movs	r0, #0
 290              	.LVL11:
 291              	.L10:
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 292              		.loc 1 480 1 view .LVU94
 293 015a 03B0     		add	sp, sp, #12
 294              	.LCFI2:
 295              		.cfi_remember_state
 296              		.cfi_def_cfa_offset 20
 297              		@ sp needed
 298 015c F0BD     		pop	{r4, r5, r6, r7, pc}
 299              	.LVL12:
 300              	.L45:
 301              	.LCFI3:
 302              		.cfi_restore_state
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 303              		.loc 1 113 18 view .LVU95
 304 015e 0126     		movs	r6, #1
 305 0160 63E7     		b	.L2
 306              	.LVL13:
 307              	.L60:
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 308              		.loc 1 145 18 view .LVU96
 309 0162 0126     		movs	r6, #1
 310              	.LVL14:
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 311              		.loc 1 145 18 view .LVU97
 312 0164 82E7     		b	.L5
 313              	.LVL15:
 314              	.L48:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 15


 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 315              		.loc 1 150 18 view .LVU98
 316 0166 0125     		movs	r5, #1
 317 0168 83E7     		b	.L4
 318              	.LVL16:
 319              	.L61:
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 320              		.loc 1 167 18 view .LVU99
 321 016a 0126     		movs	r6, #1
 322              	.LVL17:
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 323              		.loc 1 167 18 view .LVU100
 324 016c 92E7     		b	.L7
 325              	.LVL18:
 326              	.L62:
 327              	.LBB6:
 328              	.LBB3:
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 329              		.loc 1 181 5 is_stmt 1 view .LVU101
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 330              		.loc 1 184 5 view .LVU102
 331              	.LBB4:
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 332              		.loc 1 184 5 view .LVU103
 333 016e 0023     		movs	r3, #0
 334 0170 0193     		str	r3, [sp, #4]
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 335              		.loc 1 184 5 view .LVU104
 336 0172 3D4B     		ldr	r3, .L73
 337 0174 1A6C     		ldr	r2, [r3, #64]
 338 0176 42F08052 		orr	r2, r2, #268435456
 339 017a 1A64     		str	r2, [r3, #64]
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 340              		.loc 1 184 5 view .LVU105
 341 017c 1B6C     		ldr	r3, [r3, #64]
 342 017e 03F08053 		and	r3, r3, #268435456
 343 0182 0193     		str	r3, [sp, #4]
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 344              		.loc 1 184 5 view .LVU106
 345 0184 019B     		ldr	r3, [sp, #4]
 346              	.LBE4:
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 347              		.loc 1 184 5 view .LVU107
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 348              		.loc 1 187 5 view .LVU108
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 349              		.loc 1 187 10 is_stmt 0 view .LVU109
 350 0186 3A4A     		ldr	r2, .L73+8
 351 0188 1368     		ldr	r3, [r2]
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 352              		.loc 1 187 13 view .LVU110
 353 018a 43F48073 		orr	r3, r3, #256
 354 018e 1360     		str	r3, [r2]
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 355              		.loc 1 190 5 is_stmt 1 view .LVU111
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 356              		.loc 1 190 28 is_stmt 0 view .LVU112
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 16


 357 0190 FFF7FEFF 		bl	HAL_GetTick
 358              	.LVL19:
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 359              		.loc 1 190 28 view .LVU113
 360 0194 0746     		mov	r7, r0
 361              	.LVL20:
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 362              		.loc 1 192 5 is_stmt 1 view .LVU114
 363              	.L9:
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 364              		.loc 1 192 34 view .LVU115
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 365              		.loc 1 192 17 is_stmt 0 view .LVU116
 366 0196 364B     		ldr	r3, .L73+8
 367 0198 1B68     		ldr	r3, [r3]
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 368              		.loc 1 192 34 view .LVU117
 369 019a 13F4807F 		tst	r3, #256
 370 019e 06D1     		bne	.L65
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 371              		.loc 1 194 7 is_stmt 1 view .LVU118
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 372              		.loc 1 194 22 is_stmt 0 view .LVU119
 373 01a0 FFF7FEFF 		bl	HAL_GetTick
 374              	.LVL21:
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 375              		.loc 1 194 25 view .LVU120
 376 01a4 C01B     		subs	r0, r0, r7
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 377              		.loc 1 194 7 view .LVU121
 378 01a6 0228     		cmp	r0, #2
 379 01a8 F5D9     		bls	.L9
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 380              		.loc 1 196 16 view .LVU122
 381 01aa 0320     		movs	r0, #3
 382 01ac D5E7     		b	.L10
 383              	.L65:
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
 384              		.loc 1 200 5 is_stmt 1 view .LVU123
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
 385              		.loc 1 200 21 is_stmt 0 view .LVU124
 386 01ae 2E4B     		ldr	r3, .L73
 387 01b0 1B6F     		ldr	r3, [r3, #112]
 388              	.LVL22:
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 389              		.loc 1 201 5 is_stmt 1 view .LVU125
 390 01b2 13F44073 		ands	r3, r3, #768
 391              	.LVL23:
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 392              		.loc 1 201 5 is_stmt 0 view .LVU126
 393 01b6 14D0     		beq	.L12
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 394              		.loc 1 201 66 discriminator 1 view .LVU127
 395 01b8 226C     		ldr	r2, [r4, #64]
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 396              		.loc 1 201 84 discriminator 1 view .LVU128
 397 01ba 02F44072 		and	r2, r2, #768
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 17


 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 398              		.loc 1 201 33 discriminator 1 view .LVU129
 399 01be 9A42     		cmp	r2, r3
 400 01c0 0FD0     		beq	.L12
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 401              		.loc 1 204 7 is_stmt 1 view .LVU130
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 402              		.loc 1 204 23 is_stmt 0 view .LVU131
 403 01c2 294B     		ldr	r3, .L73
 404              	.LVL24:
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 405              		.loc 1 204 23 view .LVU132
 406 01c4 1A6F     		ldr	r2, [r3, #112]
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 407              		.loc 1 204 15 view .LVU133
 408 01c6 22F44072 		bic	r2, r2, #768
 409              	.LVL25:
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_RELEASE();
 410              		.loc 1 206 7 is_stmt 1 view .LVU134
 411 01ca 2A49     		ldr	r1, .L73+12
 412 01cc 0120     		movs	r0, #1
 413 01ce C1F8400E 		str	r0, [r1, #3648]
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Restore the Content of BDCR register */
 414              		.loc 1 207 7 view .LVU135
 415 01d2 0020     		movs	r0, #0
 416 01d4 C1F8400E 		str	r0, [r1, #3648]
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 417              		.loc 1 209 7 view .LVU136
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 418              		.loc 1 209 17 is_stmt 0 view .LVU137
 419 01d8 1A67     		str	r2, [r3, #112]
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 420              		.loc 1 212 7 is_stmt 1 view .LVU138
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 421              		.loc 1 212 10 is_stmt 0 view .LVU139
 422 01da 1B6F     		ldr	r3, [r3, #112]
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 423              		.loc 1 212 7 view .LVU140
 424 01dc 13F0010F 		tst	r3, #1
 425 01e0 12D1     		bne	.L66
 426              	.LVL26:
 427              	.L12:
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 428              		.loc 1 227 5 is_stmt 1 view .LVU141
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 429              		.loc 1 227 5 view .LVU142
 430 01e2 236C     		ldr	r3, [r4, #64]
 431 01e4 03F44072 		and	r2, r3, #768
 432 01e8 B2F5407F 		cmp	r2, #768
 433 01ec 1DD0     		beq	.L67
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 434              		.loc 1 227 5 is_stmt 0 discriminator 2 view .LVU143
 435 01ee 1E4A     		ldr	r2, .L73
 436 01f0 9368     		ldr	r3, [r2, #8]
 437 01f2 23F4F813 		bic	r3, r3, #2031616
 438 01f6 9360     		str	r3, [r2, #8]
 439              	.L16:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 18


 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 440              		.loc 1 227 5 is_stmt 1 discriminator 4 view .LVU144
 441 01f8 1B49     		ldr	r1, .L73
 442 01fa 0B6F     		ldr	r3, [r1, #112]
 443 01fc 226C     		ldr	r2, [r4, #64]
 444 01fe C2F30B02 		ubfx	r2, r2, #0, #12
 445 0202 1343     		orrs	r3, r3, r2
 446 0204 0B67     		str	r3, [r1, #112]
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 447              		.loc 1 227 5 discriminator 4 view .LVU145
 448              	.LBE3:
 449 0206 4BE7     		b	.L8
 450              	.LVL27:
 451              	.L66:
 452              	.LBB5:
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 453              		.loc 1 215 9 view .LVU146
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 454              		.loc 1 215 32 is_stmt 0 view .LVU147
 455 0208 FFF7FEFF 		bl	HAL_GetTick
 456              	.LVL28:
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 457              		.loc 1 215 32 view .LVU148
 458 020c 0746     		mov	r7, r0
 459              	.LVL29:
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 460              		.loc 1 218 9 is_stmt 1 view .LVU149
 461              	.L13:
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 462              		.loc 1 218 51 view .LVU150
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 463              		.loc 1 218 15 is_stmt 0 view .LVU151
 464 020e 164B     		ldr	r3, .L73
 465 0210 1B6F     		ldr	r3, [r3, #112]
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 466              		.loc 1 218 51 view .LVU152
 467 0212 13F0020F 		tst	r3, #2
 468 0216 E4D1     		bne	.L12
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 469              		.loc 1 220 11 is_stmt 1 view .LVU153
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 470              		.loc 1 220 26 is_stmt 0 view .LVU154
 471 0218 FFF7FEFF 		bl	HAL_GetTick
 472              	.LVL30:
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 473              		.loc 1 220 29 view .LVU155
 474 021c C01B     		subs	r0, r0, r7
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 475              		.loc 1 220 11 view .LVU156
 476 021e 41F28833 		movw	r3, #5000
 477 0222 9842     		cmp	r0, r3
 478 0224 F3D9     		bls	.L13
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 479              		.loc 1 222 20 view .LVU157
 480 0226 0320     		movs	r0, #3
 481 0228 97E7     		b	.L10
 482              	.LVL31:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 19


 483              	.L67:
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 484              		.loc 1 227 5 discriminator 1 view .LVU158
 485 022a 0F49     		ldr	r1, .L73
 486 022c 8A68     		ldr	r2, [r1, #8]
 487 022e 22F4F812 		bic	r2, r2, #2031616
 488 0232 23F07043 		bic	r3, r3, #-268435456
 489 0236 23F44073 		bic	r3, r3, #768
 490 023a 1343     		orrs	r3, r3, r2
 491 023c 8B60     		str	r3, [r1, #8]
 492 023e DBE7     		b	.L16
 493              	.LVL32:
 494              	.L63:
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 495              		.loc 1 227 5 discriminator 1 view .LVU159
 496              	.LBE5:
 497              	.LBE6:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 498              		.loc 1 273 18 view .LVU160
 499 0240 0125     		movs	r5, #1
 500              	.LVL33:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 501              		.loc 1 273 18 view .LVU161
 502 0242 62E7     		b	.L20
 503              	.LVL34:
 504              	.L23:
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 505              		.loc 1 311 5 is_stmt 1 view .LVU162
 506 0244 0B4B     		ldr	r3, .L73+12
 507 0246 0022     		movs	r2, #0
 508 0248 9A66     		str	r2, [r3, #104]
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is disabled */
 509              		.loc 1 313 5 view .LVU163
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is disabled */
 510              		.loc 1 313 28 is_stmt 0 view .LVU164
 511 024a FFF7FEFF 		bl	HAL_GetTick
 512              	.LVL35:
 513 024e 0646     		mov	r6, r0
 514              	.LVL36:
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 515              		.loc 1 315 5 is_stmt 1 view .LVU165
 516              	.L25:
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 517              		.loc 1 315 51 view .LVU166
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 518              		.loc 1 315 11 is_stmt 0 view .LVU167
 519 0250 054B     		ldr	r3, .L73
 520 0252 1B68     		ldr	r3, [r3]
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 521              		.loc 1 315 51 view .LVU168
 522 0254 13F0006F 		tst	r3, #134217728
 523 0258 0ED0     		beq	.L68
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 524              		.loc 1 317 7 is_stmt 1 view .LVU169
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 525              		.loc 1 317 22 is_stmt 0 view .LVU170
 526 025a FFF7FEFF 		bl	HAL_GetTick
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 20


 527              	.LVL37:
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 528              		.loc 1 317 25 view .LVU171
 529 025e 801B     		subs	r0, r0, r6
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 530              		.loc 1 317 7 view .LVU172
 531 0260 0228     		cmp	r0, #2
 532 0262 F5D9     		bls	.L25
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 533              		.loc 1 320 16 view .LVU173
 534 0264 0320     		movs	r0, #3
 535 0266 78E7     		b	.L10
 536              	.L74:
 537              		.align	2
 538              	.L73:
 539 0268 00380240 		.word	1073887232
 540 026c 00104742 		.word	1111953408
 541 0270 00700040 		.word	1073770496
 542 0274 00004742 		.word	1111949312
 543              	.L68:
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 544              		.loc 1 325 5 is_stmt 1 view .LVU174
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 545              		.loc 1 326 5 view .LVU175
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2
 546              		.loc 1 329 5 view .LVU176
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2
 547              		.loc 1 329 27 is_stmt 0 view .LVU177
 548 0278 2368     		ldr	r3, [r4]
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2
 549              		.loc 1 329 5 view .LVU178
 550 027a 13F0010F 		tst	r3, #1
 551 027e 01D0     		beq	.L27
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2
 552              		.loc 1 329 121 discriminator 1 view .LVU179
 553 0280 A26B     		ldr	r2, [r4, #56]
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2
 554              		.loc 1 329 102 discriminator 1 view .LVU180
 555 0282 22B1     		cbz	r2, .L28
 556              	.L27:
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2
 557              		.loc 1 329 176 discriminator 3 view .LVU181
 558 0284 13F0020F 		tst	r3, #2
 559 0288 15D0     		beq	.L29
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 560              		.loc 1 330 121 view .LVU182
 561 028a E36B     		ldr	r3, [r4, #60]
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 562              		.loc 1 330 102 view .LVU183
 563 028c 9BB9     		cbnz	r3, .L29
 564              	.L28:
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 565              		.loc 1 333 7 is_stmt 1 view .LVU184
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 566              		.loc 1 336 7 view .LVU185
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 567              		.loc 1 336 26 is_stmt 0 view .LVU186
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 21


 568 028e 774A     		ldr	r2, .L75
 569 0290 D2F88400 		ldr	r0, [r2, #132]
 570              	.LVL38:
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 571              		.loc 1 337 7 is_stmt 1 view .LVU187
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 572              		.loc 1 337 24 is_stmt 0 view .LVU188
 573 0294 D2F88410 		ldr	r1, [r2, #132]
 574              	.LVL39:
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 575              		.loc 1 341 7 is_stmt 1 view .LVU189
 576 0298 6368     		ldr	r3, [r4, #4]
 577 029a A668     		ldr	r6, [r4, #8]
 578              	.LVL40:
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 579              		.loc 1 341 7 is_stmt 0 view .LVU190
 580 029c 43EA8613 		orr	r3, r3, r6, lsl #6
 581 02a0 00F44030 		and	r0, r0, #196608
 582              	.LVL41:
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 583              		.loc 1 341 7 view .LVU191
 584 02a4 0343     		orrs	r3, r3, r0
 585 02a6 01F07061 		and	r1, r1, #251658240
 586              	.LVL42:
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 587              		.loc 1 341 7 view .LVU192
 588 02aa 0B43     		orrs	r3, r3, r1
 589 02ac 6169     		ldr	r1, [r4, #20]
 590 02ae 43EA0173 		orr	r3, r3, r1, lsl #28
 591 02b2 C2F88430 		str	r3, [r2, #132]
 592              	.LVL43:
 593              	.L29:
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 594              		.loc 1 345 5 is_stmt 1 view .LVU193
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 595              		.loc 1 345 27 is_stmt 0 view .LVU194
 596 02b6 2368     		ldr	r3, [r4]
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 597              		.loc 1 345 5 view .LVU195
 598 02b8 13F0040F 		tst	r3, #4
 599 02bc 03D0     		beq	.L30
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 600              		.loc 1 345 113 discriminator 1 view .LVU196
 601 02be 226B     		ldr	r2, [r4, #48]
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 602              		.loc 1 345 94 discriminator 1 view .LVU197
 603 02c0 B2F5801F 		cmp	r2, #1048576
 604 02c4 06D0     		beq	.L31
 605              	.L30:
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 606              		.loc 1 345 162 discriminator 3 view .LVU198
 607 02c6 13F0080F 		tst	r3, #8
 608 02ca 20D0     		beq	.L32
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 609              		.loc 1 346 113 view .LVU199
 610 02cc 636B     		ldr	r3, [r4, #52]
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 22


 611              		.loc 1 346 94 view .LVU200
 612 02ce B3F5800F 		cmp	r3, #4194304
 613 02d2 1CD1     		bne	.L32
 614              	.L31:
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for PLLI2S/DIVQ parameters */
 615              		.loc 1 349 7 is_stmt 1 view .LVU201
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 616              		.loc 1 351 7 view .LVU202
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 617              		.loc 1 354 7 view .LVU203
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 618              		.loc 1 354 26 is_stmt 0 view .LVU204
 619 02d4 654A     		ldr	r2, .L75
 620 02d6 D2F88400 		ldr	r0, [r2, #132]
 621              	.LVL44:
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 622              		.loc 1 355 7 is_stmt 1 view .LVU205
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 623              		.loc 1 355 24 is_stmt 0 view .LVU206
 624 02da D2F88410 		ldr	r1, [r2, #132]
 625              	.LVL45:
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 626              		.loc 1 360 7 is_stmt 1 view .LVU207
 627 02de 6368     		ldr	r3, [r4, #4]
 628 02e0 A668     		ldr	r6, [r4, #8]
 629 02e2 43EA8613 		orr	r3, r3, r6, lsl #6
 630 02e6 00F44030 		and	r0, r0, #196608
 631              	.LVL46:
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 632              		.loc 1 360 7 is_stmt 0 view .LVU208
 633 02ea 0343     		orrs	r3, r3, r0
 634 02ec 2069     		ldr	r0, [r4, #16]
 635 02ee 43EA0063 		orr	r3, r3, r0, lsl #24
 636 02f2 01F0E041 		and	r1, r1, #1879048192
 637              	.LVL47:
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 638              		.loc 1 360 7 view .LVU209
 639 02f6 0B43     		orrs	r3, r3, r1
 640 02f8 C2F88430 		str	r3, [r2, #132]
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 641              		.loc 1 363 7 is_stmt 1 view .LVU210
 642 02fc D2F88C30 		ldr	r3, [r2, #140]
 643 0300 23F01F03 		bic	r3, r3, #31
 644 0304 A16A     		ldr	r1, [r4, #40]
 645 0306 0139     		subs	r1, r1, #1
 646 0308 0B43     		orrs	r3, r3, r1
 647 030a C2F88C30 		str	r3, [r2, #140]
 648              	.LVL48:
 649              	.L32:
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 650              		.loc 1 367 5 view .LVU211
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 651              		.loc 1 367 26 is_stmt 0 view .LVU212
 652 030e 2368     		ldr	r3, [r4]
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 653              		.loc 1 367 5 view .LVU213
 654 0310 13F4806F 		tst	r3, #1024
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 23


 655 0314 03D0     		beq	.L33
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 656              		.loc 1 367 118 discriminator 1 view .LVU214
 657 0316 236D     		ldr	r3, [r4, #80]
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 658              		.loc 1 367 99 discriminator 1 view .LVU215
 659 0318 B3F1005F 		cmp	r3, #536870912
 660 031c 28D0     		beq	.L69
 661              	.L33:
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 662              		.loc 1 381 5 is_stmt 1 view .LVU216
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 663              		.loc 1 381 24 is_stmt 0 view .LVU217
 664 031e 2368     		ldr	r3, [r4]
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 665              		.loc 1 381 5 view .LVU218
 666 0320 13F4006F 		tst	r3, #2048
 667 0324 11D0     		beq	.L34
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 668              		.loc 1 384 7 is_stmt 1 view .LVU219
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 669              		.loc 1 385 7 view .LVU220
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 670              		.loc 1 386 7 view .LVU221
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 671              		.loc 1 390 7 view .LVU222
 672 0326 6368     		ldr	r3, [r4, #4]
 673 0328 A268     		ldr	r2, [r4, #8]
 674 032a 43EA8213 		orr	r3, r3, r2, lsl #6
 675 032e E268     		ldr	r2, [r4, #12]
 676 0330 5208     		lsrs	r2, r2, #1
 677 0332 013A     		subs	r2, r2, #1
 678 0334 43EA0243 		orr	r3, r3, r2, lsl #16
 679 0338 2269     		ldr	r2, [r4, #16]
 680 033a 43EA0263 		orr	r3, r3, r2, lsl #24
 681 033e 6269     		ldr	r2, [r4, #20]
 682 0340 43EA0273 		orr	r3, r3, r2, lsl #28
 683 0344 494A     		ldr	r2, .L75
 684 0346 C2F88430 		str	r3, [r2, #132]
 685              	.L34:
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 686              		.loc 1 394 5 view .LVU223
 687 034a 494B     		ldr	r3, .L75+4
 688 034c 0122     		movs	r2, #1
 689 034e 9A66     		str	r2, [r3, #104]
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is ready */
 690              		.loc 1 396 5 view .LVU224
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is ready */
 691              		.loc 1 396 28 is_stmt 0 view .LVU225
 692 0350 FFF7FEFF 		bl	HAL_GetTick
 693              	.LVL49:
 694 0354 0646     		mov	r6, r0
 695              	.LVL50:
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 696              		.loc 1 398 5 is_stmt 1 view .LVU226
 697              	.L35:
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 24


 698              		.loc 1 398 51 view .LVU227
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 699              		.loc 1 398 11 is_stmt 0 view .LVU228
 700 0356 454B     		ldr	r3, .L75
 701 0358 1B68     		ldr	r3, [r3]
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 702              		.loc 1 398 51 view .LVU229
 703 035a 13F0006F 		tst	r3, #134217728
 704 035e 7FF4F8AE 		bne	.L24
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 705              		.loc 1 400 7 is_stmt 1 view .LVU230
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 706              		.loc 1 400 22 is_stmt 0 view .LVU231
 707 0362 FFF7FEFF 		bl	HAL_GetTick
 708              	.LVL51:
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 709              		.loc 1 400 25 view .LVU232
 710 0366 801B     		subs	r0, r0, r6
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 711              		.loc 1 400 7 view .LVU233
 712 0368 0228     		cmp	r0, #2
 713 036a F4D9     		bls	.L35
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 714              		.loc 1 403 16 view .LVU234
 715 036c 0320     		movs	r0, #3
 716 036e F4E6     		b	.L10
 717              	.LVL52:
 718              	.L69:
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration)
 719              		.loc 1 370 7 is_stmt 1 view .LVU235
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 720              		.loc 1 372 7 view .LVU236
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 721              		.loc 1 372 26 is_stmt 0 view .LVU237
 722 0370 3E48     		ldr	r0, .L75
 723 0372 D0F88420 		ldr	r2, [r0, #132]
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 724              		.loc 1 372 63 view .LVU238
 725 0376 C2F30142 		ubfx	r2, r2, #16, #2
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 726              		.loc 1 372 94 view .LVU239
 727 037a 0132     		adds	r2, r2, #1
 728              	.LVL53:
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 729              		.loc 1 373 7 is_stmt 1 view .LVU240
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 730              		.loc 1 373 24 is_stmt 0 view .LVU241
 731 037c D0F88460 		ldr	r6, [r0, #132]
 732              	.LVL54:
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 733              		.loc 1 377 7 is_stmt 1 view .LVU242
 734 0380 6368     		ldr	r3, [r4, #4]
 735 0382 A168     		ldr	r1, [r4, #8]
 736 0384 43EA8113 		orr	r3, r3, r1, lsl #6
 737 0388 E168     		ldr	r1, [r4, #12]
 738 038a 4908     		lsrs	r1, r1, #1
 739 038c 0139     		subs	r1, r1, #1
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 25


 740 038e 43EA0143 		orr	r3, r3, r1, lsl #16
 741 0392 43EA4263 		orr	r3, r3, r2, lsl #25
 742 0396 06F0E042 		and	r2, r6, #1879048192
 743              	.LVL55:
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 744              		.loc 1 377 7 is_stmt 0 view .LVU243
 745 039a 1343     		orrs	r3, r3, r2
 746 039c C0F88430 		str	r3, [r0, #132]
 747 03a0 BDE7     		b	.L33
 748              	.LVL56:
 749              	.L64:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 750              		.loc 1 414 5 is_stmt 1 view .LVU244
 751 03a2 334B     		ldr	r3, .L75+4
 752 03a4 0022     		movs	r2, #0
 753 03a6 1A67     		str	r2, [r3, #112]
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLSAI is disabled */
 754              		.loc 1 416 5 view .LVU245
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLSAI is disabled */
 755              		.loc 1 416 28 is_stmt 0 view .LVU246
 756 03a8 FFF7FEFF 		bl	HAL_GetTick
 757              	.LVL57:
 758 03ac 0546     		mov	r5, r0
 759              	.LVL58:
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 760              		.loc 1 418 5 is_stmt 1 view .LVU247
 761              	.L37:
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 762              		.loc 1 418 39 view .LVU248
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 763              		.loc 1 418 11 is_stmt 0 view .LVU249
 764 03ae 2F4B     		ldr	r3, .L75
 765 03b0 1B68     		ldr	r3, [r3]
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 766              		.loc 1 418 39 view .LVU250
 767 03b2 13F0005F 		tst	r3, #536870912
 768 03b6 06D0     		beq	.L70
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 769              		.loc 1 420 7 is_stmt 1 view .LVU251
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 770              		.loc 1 420 22 is_stmt 0 view .LVU252
 771 03b8 FFF7FEFF 		bl	HAL_GetTick
 772              	.LVL59:
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 773              		.loc 1 420 25 view .LVU253
 774 03bc 401B     		subs	r0, r0, r5
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 775              		.loc 1 420 7 view .LVU254
 776 03be 0228     		cmp	r0, #2
 777 03c0 F5D9     		bls	.L37
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 778              		.loc 1 423 16 view .LVU255
 779 03c2 0320     		movs	r0, #3
 780 03c4 C9E6     		b	.L10
 781              	.L70:
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 782              		.loc 1 428 5 is_stmt 1 view .LVU256
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 26


 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 783              		.loc 1 429 5 view .LVU257
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 784              		.loc 1 432 5 view .LVU258
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 785              		.loc 1 432 27 is_stmt 0 view .LVU259
 786 03c6 2368     		ldr	r3, [r4]
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 787              		.loc 1 432 5 view .LVU260
 788 03c8 13F0040F 		tst	r3, #4
 789 03cc 01D0     		beq	.L39
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 790              		.loc 1 432 113 discriminator 1 view .LVU261
 791 03ce 226B     		ldr	r2, [r4, #48]
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 792              		.loc 1 432 94 discriminator 1 view .LVU262
 793 03d0 22B1     		cbz	r2, .L40
 794              	.L39:
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (Pe
 795              		.loc 1 432 162 discriminator 3 view .LVU263
 796 03d2 13F0080F 		tst	r3, #8
 797 03d6 1AD0     		beq	.L41
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 798              		.loc 1 433 113 view .LVU264
 799 03d8 636B     		ldr	r3, [r4, #52]
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 800              		.loc 1 433 94 view .LVU265
 801 03da C3B9     		cbnz	r3, .L41
 802              	.L40:
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* check for PLLSAI/DIVQ Parameter */
 803              		.loc 1 436 7 is_stmt 1 view .LVU266
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 804              		.loc 1 438 7 view .LVU267
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
 805              		.loc 1 441 7 view .LVU268
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
 806              		.loc 1 441 26 is_stmt 0 view .LVU269
 807 03dc 234A     		ldr	r2, .L75
 808 03de D2F88810 		ldr	r1, [r2, #136]
 809              	.LVL60:
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 810              		.loc 1 445 7 is_stmt 1 view .LVU270
 811 03e2 A369     		ldr	r3, [r4, #24]
 812 03e4 E069     		ldr	r0, [r4, #28]
 813 03e6 43EA8013 		orr	r3, r3, r0, lsl #6
 814 03ea 01F44031 		and	r1, r1, #196608
 815              	.LVL61:
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 816              		.loc 1 445 7 is_stmt 0 view .LVU271
 817 03ee 0B43     		orrs	r3, r3, r1
 818 03f0 616A     		ldr	r1, [r4, #36]
 819 03f2 43EA0163 		orr	r3, r3, r1, lsl #24
 820 03f6 C2F88830 		str	r3, [r2, #136]
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 821              		.loc 1 448 7 is_stmt 1 view .LVU272
 822 03fa D2F88C30 		ldr	r3, [r2, #140]
 823 03fe 23F4F853 		bic	r3, r3, #7936
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 27


 824 0402 E16A     		ldr	r1, [r4, #44]
 825 0404 0139     		subs	r1, r1, #1
 826 0406 43EA0123 		orr	r3, r3, r1, lsl #8
 827 040a C2F88C30 		str	r3, [r2, #140]
 828              	.LVL62:
 829              	.L41:
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 830              		.loc 1 453 5 view .LVU273
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 831              		.loc 1 453 26 is_stmt 0 view .LVU274
 832 040e 2368     		ldr	r3, [r4]
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 833              		.loc 1 453 5 view .LVU275
 834 0410 13F4807F 		tst	r3, #256
 835 0414 03D0     		beq	.L42
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 836              		.loc 1 453 114 discriminator 1 view .LVU276
 837 0416 636D     		ldr	r3, [r4, #84]
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 838              		.loc 1 453 95 discriminator 1 view .LVU277
 839 0418 B3F1006F 		cmp	r3, #134217728
 840 041c 11D0     		beq	.L71
 841              	.LVL63:
 842              	.L42:
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 843              		.loc 1 466 5 is_stmt 1 view .LVU278
 844 041e 144B     		ldr	r3, .L75+4
 845 0420 0122     		movs	r2, #1
 846 0422 1A67     		str	r2, [r3, #112]
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLSAI is ready */
 847              		.loc 1 468 5 view .LVU279
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLSAI is ready */
 848              		.loc 1 468 28 is_stmt 0 view .LVU280
 849 0424 FFF7FEFF 		bl	HAL_GetTick
 850              	.LVL64:
 851 0428 0446     		mov	r4, r0
 852              	.LVL65:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 853              		.loc 1 470 5 is_stmt 1 view .LVU281
 854              	.L43:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 855              		.loc 1 470 39 view .LVU282
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 856              		.loc 1 470 11 is_stmt 0 view .LVU283
 857 042a 104B     		ldr	r3, .L75
 858 042c 1B68     		ldr	r3, [r3]
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 859              		.loc 1 470 39 view .LVU284
 860 042e 13F0005F 		tst	r3, #536870912
 861 0432 18D1     		bne	.L72
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 862              		.loc 1 472 7 is_stmt 1 view .LVU285
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 863              		.loc 1 472 22 is_stmt 0 view .LVU286
 864 0434 FFF7FEFF 		bl	HAL_GetTick
 865              	.LVL66:
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 28


 866              		.loc 1 472 25 view .LVU287
 867 0438 001B     		subs	r0, r0, r4
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 868              		.loc 1 472 7 view .LVU288
 869 043a 0228     		cmp	r0, #2
 870 043c F5D9     		bls	.L43
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 871              		.loc 1 475 16 view .LVU289
 872 043e 0320     		movs	r0, #3
 873 0440 8BE6     		b	.L10
 874              	.LVL67:
 875              	.L71:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration)
 876              		.loc 1 456 7 is_stmt 1 view .LVU290
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLSAI division factors */
 877              		.loc 1 458 7 view .LVU291
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLSAI division factors */
 878              		.loc 1 458 24 is_stmt 0 view .LVU292
 879 0442 0A48     		ldr	r0, .L75
 880 0444 D0F88810 		ldr	r1, [r0, #136]
 881              	.LVL68:
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 882              		.loc 1 462 7 is_stmt 1 view .LVU293
 883 0448 A369     		ldr	r3, [r4, #24]
 884 044a E269     		ldr	r2, [r4, #28]
 885 044c 43EA8213 		orr	r3, r3, r2, lsl #6
 886 0450 226A     		ldr	r2, [r4, #32]
 887 0452 5208     		lsrs	r2, r2, #1
 888 0454 013A     		subs	r2, r2, #1
 889 0456 43EA0243 		orr	r3, r3, r2, lsl #16
 890 045a 01F07062 		and	r2, r1, #251658240
 891 045e 1343     		orrs	r3, r3, r2
 892 0460 C0F88830 		str	r3, [r0, #136]
 893 0464 DBE7     		b	.L42
 894              	.LVL69:
 895              	.L72:
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 896              		.loc 1 479 10 is_stmt 0 view .LVU294
 897 0466 0020     		movs	r0, #0
 898 0468 77E6     		b	.L10
 899              	.L76:
 900 046a 00BF     		.align	2
 901              	.L75:
 902 046c 00380240 		.word	1073887232
 903 0470 00004742 		.word	1111949312
 904              		.cfi_endproc
 905              	.LFE235:
 906              		.fnend
 908              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 909              		.align	1
 910              		.global	HAL_RCCEx_GetPeriphCLKConfig
 911              		.syntax unified
 912              		.thumb
 913              		.thumb_func
 915              	HAL_RCCEx_GetPeriphCLKConfig:
 916              		.fnstart
 917              	.LVL70:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 29


 918              	.LFB236:
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Get the RCC_PeriphCLKInitTypeDef according to the internal
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         RCC configuration registers.
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         will be configured.
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval None
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 919              		.loc 1 490 1 is_stmt 1 view -0
 920              		.cfi_startproc
 921              		@ args = 0, pretend = 0, frame = 0
 922              		@ frame_needed = 0, uses_anonymous_args = 0
 923              		@ link register save eliminated.
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tempreg;
 924              		.loc 1 491 3 view .LVU296
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Set all possible values for the extended clock type parameter------------*/
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_I2S_APB2 |\
 925              		.loc 1 494 3 view .LVU297
 926              		.loc 1 494 39 is_stmt 0 view .LVU298
 927 0000 40F2FF73 		movw	r3, #2047
 928 0004 0360     		str	r3, [r0]
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_SAI1     | RCC_PERIPHCLK_SAI2     |\
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_TIM      | RCC_PERIPHCLK_RTC      |\
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_CEC      | RCC_PERIPHCLK_FMPI2C1  |\
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_CLK48     | RCC_PERIPHCLK_SDIO     |\
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_SPDIFRX;
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLI2S Clock configuration --------------------------------------*/
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI
 929              		.loc 1 502 3 is_stmt 1 view .LVU299
 930              		.loc 1 502 52 is_stmt 0 view .LVU300
 931 0006 3F4B     		ldr	r3, .L80
 932 0008 D3F88420 		ldr	r2, [r3, #132]
 933              		.loc 1 502 35 view .LVU301
 934 000c 02F03F02 		and	r2, r2, #63
 935              		.loc 1 502 33 view .LVU302
 936 0010 4260     		str	r2, [r0, #4]
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI
 937              		.loc 1 503 3 is_stmt 1 view .LVU303
 938              		.loc 1 503 52 is_stmt 0 view .LVU304
 939 0012 D3F88420 		ldr	r2, [r3, #132]
 940              		.loc 1 503 35 view .LVU305
 941 0016 C2F38812 		ubfx	r2, r2, #6, #9
 942              		.loc 1 503 33 view .LVU306
 943 001a 8260     		str	r2, [r0, #8]
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PL
 944              		.loc 1 504 3 is_stmt 1 view .LVU307
 945              		.loc 1 504 54 is_stmt 0 view .LVU308
 946 001c D3F88420 		ldr	r2, [r3, #132]
 947              		.loc 1 504 91 view .LVU309
 948 0020 C2F30142 		ubfx	r2, r2, #16, #2
 949              		.loc 1 504 122 view .LVU310
 950 0024 0132     		adds	r2, r2, #1
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 30


 951              		.loc 1 504 128 view .LVU311
 952 0026 5200     		lsls	r2, r2, #1
 953              		.loc 1 504 33 view .LVU312
 954 0028 C260     		str	r2, [r0, #12]
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI
 955              		.loc 1 505 3 is_stmt 1 view .LVU313
 956              		.loc 1 505 52 is_stmt 0 view .LVU314
 957 002a D3F88420 		ldr	r2, [r3, #132]
 958              		.loc 1 505 35 view .LVU315
 959 002e C2F30362 		ubfx	r2, r2, #24, #4
 960              		.loc 1 505 33 view .LVU316
 961 0032 0261     		str	r2, [r0, #16]
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI
 962              		.loc 1 506 3 is_stmt 1 view .LVU317
 963              		.loc 1 506 52 is_stmt 0 view .LVU318
 964 0034 D3F88420 		ldr	r2, [r3, #132]
 965              		.loc 1 506 35 view .LVU319
 966 0038 C2F30272 		ubfx	r2, r2, #28, #3
 967              		.loc 1 506 33 view .LVU320
 968 003c 4261     		str	r2, [r0, #20]
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLSAI Clock configuration --------------------------------------*/
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAI.PLLSAIM = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM) >> RCC_PLLS
 969              		.loc 1 508 3 is_stmt 1 view .LVU321
 970              		.loc 1 508 52 is_stmt 0 view .LVU322
 971 003e D3F88820 		ldr	r2, [r3, #136]
 972              		.loc 1 508 35 view .LVU323
 973 0042 02F03F02 		and	r2, r2, #63
 974              		.loc 1 508 33 view .LVU324
 975 0046 8261     		str	r2, [r0, #24]
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLS
 976              		.loc 1 509 3 is_stmt 1 view .LVU325
 977              		.loc 1 509 52 is_stmt 0 view .LVU326
 978 0048 D3F88820 		ldr	r2, [r3, #136]
 979              		.loc 1 509 35 view .LVU327
 980 004c C2F38812 		ubfx	r2, r2, #6, #9
 981              		.loc 1 509 33 view .LVU328
 982 0050 C261     		str	r2, [r0, #28]
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PL
 983              		.loc 1 510 3 is_stmt 1 view .LVU329
 984              		.loc 1 510 54 is_stmt 0 view .LVU330
 985 0052 D3F88820 		ldr	r2, [r3, #136]
 986              		.loc 1 510 91 view .LVU331
 987 0056 C2F30142 		ubfx	r2, r2, #16, #2
 988              		.loc 1 510 122 view .LVU332
 989 005a 0132     		adds	r2, r2, #1
 990              		.loc 1 510 128 view .LVU333
 991 005c 5200     		lsls	r2, r2, #1
 992              		.loc 1 510 33 view .LVU334
 993 005e 0262     		str	r2, [r0, #32]
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLS
 994              		.loc 1 511 3 is_stmt 1 view .LVU335
 995              		.loc 1 511 52 is_stmt 0 view .LVU336
 996 0060 D3F88820 		ldr	r2, [r3, #136]
 997              		.loc 1 511 35 view .LVU337
 998 0064 C2F30362 		ubfx	r2, r2, #24, #4
 999              		.loc 1 511 33 view .LVU338
 1000 0068 4262     		str	r2, [r0, #36]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 31


 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLSAI/PLLI2S division factors ----------------------------------*/
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLL
 1001              		.loc 1 513 3 is_stmt 1 view .LVU339
 1002              		.loc 1 513 48 is_stmt 0 view .LVU340
 1003 006a D3F88C20 		ldr	r2, [r3, #140]
 1004              		.loc 1 513 31 view .LVU341
 1005 006e 02F01F02 		and	r2, r2, #31
 1006              		.loc 1 513 29 view .LVU342
 1007 0072 8262     		str	r2, [r0, #40]
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLL
 1008              		.loc 1 514 3 is_stmt 1 view .LVU343
 1009              		.loc 1 514 48 is_stmt 0 view .LVU344
 1010 0074 D3F88C20 		ldr	r2, [r3, #140]
 1011              		.loc 1 514 31 view .LVU345
 1012 0078 C2F30422 		ubfx	r2, r2, #8, #5
 1013              		.loc 1 514 29 view .LVU346
 1014 007c C262     		str	r2, [r0, #44]
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the SAI1 clock configuration ----------------------------------------*/
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 1015              		.loc 1 517 3 is_stmt 1 view .LVU347
 1016              		.loc 1 517 39 is_stmt 0 view .LVU348
 1017 007e D3F88C20 		ldr	r2, [r3, #140]
 1018 0082 02F44012 		and	r2, r2, #3145728
 1019              		.loc 1 517 37 view .LVU349
 1020 0086 0263     		str	r2, [r0, #48]
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the SAI2 clock configuration ----------------------------------------*/
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 1021              		.loc 1 520 3 is_stmt 1 view .LVU350
 1022              		.loc 1 520 39 is_stmt 0 view .LVU351
 1023 0088 D3F88C20 		ldr	r2, [r3, #140]
 1024 008c 02F44002 		and	r2, r2, #12582912
 1025              		.loc 1 520 37 view .LVU352
 1026 0090 4263     		str	r2, [r0, #52]
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the I2S APB1 clock configuration ------------------------------------*/
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();
 1027              		.loc 1 523 3 is_stmt 1 view .LVU353
 1028              		.loc 1 523 42 is_stmt 0 view .LVU354
 1029 0092 D3F88C20 		ldr	r2, [r3, #140]
 1030 0096 02F0C062 		and	r2, r2, #100663296
 1031              		.loc 1 523 40 view .LVU355
 1032 009a 8263     		str	r2, [r0, #56]
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the I2S APB2 clock configuration ------------------------------------*/
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();
 1033              		.loc 1 526 3 is_stmt 1 view .LVU356
 1034              		.loc 1 526 42 is_stmt 0 view .LVU357
 1035 009c D3F88C20 		ldr	r2, [r3, #140]
 1036 00a0 02F0C052 		and	r2, r2, #402653184
 1037              		.loc 1 526 40 view .LVU358
 1038 00a4 C263     		str	r2, [r0, #60]
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the RTC Clock configuration -----------------------------------------*/
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 1039              		.loc 1 529 3 is_stmt 1 view .LVU359
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 32


 1040              		.loc 1 529 19 is_stmt 0 view .LVU360
 1041 00a6 9968     		ldr	r1, [r3, #8]
 1042              		.loc 1 529 11 view .LVU361
 1043 00a8 01F4F811 		and	r1, r1, #2031616
 1044              	.LVL71:
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 1045              		.loc 1 530 3 is_stmt 1 view .LVU362
 1046              		.loc 1 530 67 is_stmt 0 view .LVU363
 1047 00ac 1A6F     		ldr	r2, [r3, #112]
 1048              		.loc 1 530 72 view .LVU364
 1049 00ae 02F44072 		and	r2, r2, #768
 1050              		.loc 1 530 59 view .LVU365
 1051 00b2 0A43     		orrs	r2, r2, r1
 1052              		.loc 1 530 36 view .LVU366
 1053 00b4 0264     		str	r2, [r0, #64]
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the CEC clock configuration -----------------------------------------*/
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 1054              		.loc 1 533 3 is_stmt 1 view .LVU367
 1055              		.loc 1 533 38 is_stmt 0 view .LVU368
 1056 00b6 D3F89420 		ldr	r2, [r3, #148]
 1057 00ba 02F08062 		and	r2, r2, #67108864
 1058              		.loc 1 533 36 view .LVU369
 1059 00be 8264     		str	r2, [r0, #72]
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the FMPI2C1 clock configuration -------------------------------------*/
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
 1060              		.loc 1 536 3 is_stmt 1 view .LVU370
 1061              		.loc 1 536 42 is_stmt 0 view .LVU371
 1062 00c0 D3F89420 		ldr	r2, [r3, #148]
 1063 00c4 02F44002 		and	r2, r2, #12582912
 1064              		.loc 1 536 40 view .LVU372
 1065 00c8 C264     		str	r2, [r0, #76]
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the CLK48 clock configuration ----------------------------------------*/
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 1066              		.loc 1 539 3 is_stmt 1 view .LVU373
 1067              		.loc 1 539 40 is_stmt 0 view .LVU374
 1068 00ca D3F89420 		ldr	r2, [r3, #148]
 1069 00ce 02F00062 		and	r2, r2, #134217728
 1070              		.loc 1 539 38 view .LVU375
 1071 00d2 4265     		str	r2, [r0, #84]
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the SDIO clock configuration ----------------------------------------*/
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
 1072              		.loc 1 542 3 is_stmt 1 view .LVU376
 1073              		.loc 1 542 39 is_stmt 0 view .LVU377
 1074 00d4 D3F89420 		ldr	r2, [r3, #148]
 1075 00d8 02F08052 		and	r2, r2, #268435456
 1076              		.loc 1 542 37 view .LVU378
 1077 00dc 4264     		str	r2, [r0, #68]
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the SPDIFRX clock configuration -------------------------------------*/
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->SpdifClockSelection = __HAL_RCC_GET_SPDIFRX_SOURCE();
 1078              		.loc 1 545 3 is_stmt 1 view .LVU379
 1079              		.loc 1 545 40 is_stmt 0 view .LVU380
 1080 00de D3F89420 		ldr	r2, [r3, #148]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 33


 1081 00e2 02F00052 		and	r2, r2, #536870912
 1082              		.loc 1 545 38 view .LVU381
 1083 00e6 0265     		str	r2, [r0, #80]
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the TIM Prescaler configuration -------------------------------------*/
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 1084              		.loc 1 548 3 is_stmt 1 view .LVU382
 1085              		.loc 1 548 13 is_stmt 0 view .LVU383
 1086 00e8 D3F88C30 		ldr	r3, [r3, #140]
 1087              		.loc 1 548 3 view .LVU384
 1088 00ec 13F0807F 		tst	r3, #16777216
 1089 00f0 03D1     		bne	.L78
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 1090              		.loc 1 550 5 is_stmt 1 view .LVU385
 1091              		.loc 1 550 37 is_stmt 0 view .LVU386
 1092 00f2 0023     		movs	r3, #0
 1093 00f4 80F85830 		strb	r3, [r0, #88]
 1094 00f8 7047     		bx	lr
 1095              	.L78:
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 1096              		.loc 1 554 5 is_stmt 1 view .LVU387
 1097              		.loc 1 554 37 is_stmt 0 view .LVU388
 1098 00fa 0123     		movs	r3, #1
 1099 00fc 80F85830 		strb	r3, [r0, #88]
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 1100              		.loc 1 556 1 view .LVU389
 1101 0100 7047     		bx	lr
 1102              	.L81:
 1103 0102 00BF     		.align	2
 1104              	.L80:
 1105 0104 00380240 		.word	1073887232
 1106              		.cfi_endproc
 1107              	.LFE236:
 1108              		.cantunwind
 1109              		.fnend
 1111              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 1112              		.align	1
 1113              		.global	HAL_RCCEx_GetPeriphCLKFreq
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1118              	HAL_RCCEx_GetPeriphCLKFreq:
 1119              		.fnstart
 1120              	.LVL72:
 1121              	.LFB237:
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Return 0 if peripheral clock identifier not managed by this API
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClk Peripheral clock identifier
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         This parameter can be one of the following values:
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 34


 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval Frequency in KHz
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 1122              		.loc 1 570 1 is_stmt 1 view -0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 0
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tmpreg1 = 0U;
 1127              		.loc 1 571 3 view .LVU391
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the SAI clock frequency (value in Hz) */
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t frequency = 0U;
 1128              		.loc 1 573 3 view .LVU392
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Input (value in Hz) */
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcoinput = 0U;
 1129              		.loc 1 575 3 view .LVU393
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the SAI clock source */
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t saiclocksource = 0U;
 1130              		.loc 1 577 3 view .LVU394
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t srcclk = 0U;
 1131              		.loc 1 578 3 view .LVU395
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Output (value in Hz) */
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcooutput = 0U;
 1132              		.loc 1 580 3 view .LVU396
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   switch (PeriphClk)
 1133              		.loc 1 581 3 view .LVU397
 1134 0000 0138     		subs	r0, r0, #1
 1135              	.LVL73:
 1136              		.loc 1 581 3 is_stmt 0 view .LVU398
 1137 0002 0728     		cmp	r0, #7
 1138 0004 00F26681 		bhi	.L115
 1139 0008 DFE810F0 		tbh	[pc, r0, lsl #1]
 1140              	.L85:
 1141 000c A400     		.2byte	(.L87-.L85)/2
 1142 000e 0501     		.2byte	(.L86-.L85)/2
 1143 0010 6401     		.2byte	(.L115-.L85)/2
 1144 0012 0800     		.2byte	(.L84-.L85)/2
 1145 0014 6401     		.2byte	(.L115-.L85)/2
 1146 0016 6401     		.2byte	(.L115-.L85)/2
 1147 0018 6401     		.2byte	(.L115-.L85)/2
 1148 001a 0800     		.2byte	(.L84-.L85)/2
 1149              		.p2align 1
 1150              	.L84:
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   case RCC_PERIPHCLK_SAI1:
 1151              		.loc 1 583 3 is_stmt 1 view .LVU399
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   case RCC_PERIPHCLK_SAI2:
 1152              		.loc 1 584 3 view .LVU400
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 1153              		.loc 1 585 5 view .LVU401
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       saiclocksource = RCC->DCKCFGR;
 1154              		.loc 1 586 7 view .LVU402
 1155              		.loc 1 586 22 is_stmt 0 view .LVU403
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 35


 1156 001c AF4B     		ldr	r3, .L127
 1157 001e D3F88C30 		ldr	r3, [r3, #140]
 1158              	.LVL74:
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 1159              		.loc 1 587 7 is_stmt 1 view .LVU404
 1160              		.loc 1 587 22 is_stmt 0 view .LVU405
 1161 0022 03F47003 		and	r3, r3, #15728640
 1162              	.LVL75:
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       switch (saiclocksource)
 1163              		.loc 1 588 7 is_stmt 1 view .LVU406
 1164 0026 B3F5401F 		cmp	r3, #3145728
 1165 002a 00F05581 		beq	.L116
 1166 002e 0DD9     		bls	.L122
 1167 0030 B3F5000F 		cmp	r3, #8388608
 1168 0034 6ED0     		beq	.L90
 1169 0036 B3F5400F 		cmp	r3, #12582912
 1170 003a 32D1     		bne	.L123
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case 0U: /* PLLSAI is the clock source for SAI*/
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLSAI division factor */
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLSAI_VCO Input  = PLL_SOURCE/PLLSAIM */
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* In Case the PLL Source is HSI (Internal Clock) */
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* In Case the PLL Source is HSE (External Clock) */
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = frequency/(tmpreg1);
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_DCKCFGR_SAI1SRC_0: /* PLLI2S is the clock source for SAI*/
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_DCKCFGR_SAI2SRC_0: /* PLLI2S is the clock source for SAI*/
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* In Case the PLL Source is HSI (Internal Clock) */
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* In Case the PLL Source is HSE (External Clock) */
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 36


 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = frequency/(tmpreg1);
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_DCKCFGR_SAI1SRC_1: /* PLLR is the clock source for SAI*/
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_DCKCFGR_SAI2SRC_1: /* PLLR is the clock source for SAI*/
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Input  = PLL_SOURCE/PLLM */
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* In Case the PLL Source is HSI (Internal Clock) */
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* In Case the PLL Source is HSE (External Clock) */
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Output = PLL_VCO Input * PLLN */
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* SAI_CLK_x = PLL_VCO Output/PLLR */
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_DCKCFGR_SAI1SRC: /* External clock is the clock source for SAI*/
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = EXTERNAL_CLOCK_VALUE;
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_DCKCFGR_SAI2SRC: /* PLLSRC(HSE or HSI) is the clock source for SAI*/
 1171              		.loc 1 667 7 view .LVU407
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 1172              		.loc 1 668 9 view .LVU408
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 1173              		.loc 1 669 11 view .LVU409
 1174              		.loc 1 669 20 is_stmt 0 view .LVU410
 1175 003c A74B     		ldr	r3, .L127
 1176              	.LVL76:
 1177              		.loc 1 669 20 view .LVU411
 1178 003e 5B68     		ldr	r3, [r3, #4]
 1179              		.loc 1 669 11 view .LVU412
 1180 0040 13F4800F 		tst	r3, #4194304
 1181 0044 40F05281 		bne	.L117
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* In Case the PLL Source is HSI (Internal Clock) */
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = (uint32_t)(HSI_VALUE);
 1182              		.loc 1 672 23 view .LVU413
 1183 0048 A548     		ldr	r0, .L127+4
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 37


 1184              	.LVL77:
 1185              		.loc 1 672 23 view .LVU414
 1186 004a 7047     		bx	lr
 1187              	.LVL78:
 1188              	.L122:
 1189              		.loc 1 672 23 view .LVU415
 1190 004c B3F5801F 		cmp	r3, #1048576
 1191 0050 35D0     		beq	.L89
 1192 0052 B3F5001F 		cmp	r3, #2097152
 1193 0056 5DD0     		beq	.L90
 1194 0058 0BBB     		cbnz	r3, .L124
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 1195              		.loc 1 590 7 is_stmt 1 view .LVU416
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLSAI division factor */
 1196              		.loc 1 591 9 view .LVU417
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1197              		.loc 1 594 11 view .LVU418
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1198              		.loc 1 594 20 is_stmt 0 view .LVU419
 1199 005a A04B     		ldr	r3, .L127
 1200              	.LVL79:
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1201              		.loc 1 594 20 view .LVU420
 1202 005c 5B68     		ldr	r3, [r3, #4]
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1203              		.loc 1 594 11 view .LVU421
 1204 005e 13F4800F 		tst	r3, #4194304
 1205 0062 23D1     		bne	.L93
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1206              		.loc 1 597 13 is_stmt 1 view .LVU422
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1207              		.loc 1 597 53 is_stmt 0 view .LVU423
 1208 0064 9D4B     		ldr	r3, .L127
 1209 0066 D3F88830 		ldr	r3, [r3, #136]
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1210              		.loc 1 597 37 view .LVU424
 1211 006a 03F03F03 		and	r3, r3, #63
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1212              		.loc 1 597 22 view .LVU425
 1213 006e 9C49     		ldr	r1, .L127+4
 1214 0070 B1FBF3F1 		udiv	r1, r1, r3
 1215              	.LVL80:
 1216              	.L94:
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 1217              		.loc 1 606 11 is_stmt 1 view .LVU426
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 1218              		.loc 1 606 27 is_stmt 0 view .LVU427
 1219 0074 994B     		ldr	r3, .L127
 1220 0076 D3F88820 		ldr	r2, [r3, #136]
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 1221              		.loc 1 606 19 view .LVU428
 1222 007a C2F30362 		ubfx	r2, r2, #24, #4
 1223              	.LVL81:
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1224              		.loc 1 607 11 is_stmt 1 view .LVU429
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1225              		.loc 1 607 42 is_stmt 0 view .LVU430
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 38


 1226 007e D3F88800 		ldr	r0, [r3, #136]
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1227              		.loc 1 607 79 view .LVU431
 1228 0082 C0F38810 		ubfx	r0, r0, #6, #9
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1229              		.loc 1 607 33 view .LVU432
 1230 0086 01FB00F0 		mul	r0, r1, r0
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1231              		.loc 1 607 21 view .LVU433
 1232 008a B0FBF2F0 		udiv	r0, r0, r2
 1233              	.LVL82:
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = frequency/(tmpreg1);
 1234              		.loc 1 610 11 is_stmt 1 view .LVU434
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = frequency/(tmpreg1);
 1235              		.loc 1 610 29 is_stmt 0 view .LVU435
 1236 008e D3F88C30 		ldr	r3, [r3, #140]
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = frequency/(tmpreg1);
 1237              		.loc 1 610 63 view .LVU436
 1238 0092 C3F30423 		ubfx	r3, r3, #8, #5
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = frequency/(tmpreg1);
 1239              		.loc 1 610 19 view .LVU437
 1240 0096 0133     		adds	r3, r3, #1
 1241              	.LVL83:
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1242              		.loc 1 611 11 is_stmt 1 view .LVU438
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1243              		.loc 1 611 21 is_stmt 0 view .LVU439
 1244 0098 B0FBF3F0 		udiv	r0, r0, r3
 1245              	.LVL84:
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 1246              		.loc 1 612 11 is_stmt 1 view .LVU440
 1247 009c 7047     		bx	lr
 1248              	.LVL85:
 1249              	.L124:
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 1250              		.loc 1 612 11 is_stmt 0 view .LVU441
 1251 009e 0020     		movs	r0, #0
 1252 00a0 7047     		bx	lr
 1253              	.L123:
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 1254              		.loc 1 612 11 view .LVU442
 1255 00a2 B3F5800F 		cmp	r3, #4194304
 1256 00a6 0AD0     		beq	.L89
 1257 00a8 0020     		movs	r0, #0
 1258 00aa 7047     		bx	lr
 1259              	.LVL86:
 1260              	.L93:
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1261              		.loc 1 602 13 is_stmt 1 view .LVU443
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1262              		.loc 1 602 54 is_stmt 0 view .LVU444
 1263 00ac 8B4B     		ldr	r3, .L127
 1264 00ae D3F88830 		ldr	r3, [r3, #136]
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1265              		.loc 1 602 38 view .LVU445
 1266 00b2 03F03F03 		and	r3, r3, #63
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 39


 1267              		.loc 1 602 22 view .LVU446
 1268 00b6 8B49     		ldr	r1, .L127+8
 1269 00b8 B1FBF3F1 		udiv	r1, r1, r3
 1270              	.LVL87:
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1271              		.loc 1 602 22 view .LVU447
 1272 00bc DAE7     		b	.L94
 1273              	.LVL88:
 1274              	.L89:
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_DCKCFGR_SAI2SRC_0: /* PLLI2S is the clock source for SAI*/
 1275              		.loc 1 614 7 is_stmt 1 view .LVU448
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 1276              		.loc 1 615 7 view .LVU449
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
 1277              		.loc 1 616 9 view .LVU450
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1278              		.loc 1 619 11 view .LVU451
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1279              		.loc 1 619 20 is_stmt 0 view .LVU452
 1280 00be 874B     		ldr	r3, .L127
 1281              	.LVL89:
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1282              		.loc 1 619 20 view .LVU453
 1283 00c0 5B68     		ldr	r3, [r3, #4]
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1284              		.loc 1 619 11 view .LVU454
 1285 00c2 13F4800F 		tst	r3, #4194304
 1286 00c6 1CD1     		bne	.L95
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1287              		.loc 1 622 13 is_stmt 1 view .LVU455
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1288              		.loc 1 622 53 is_stmt 0 view .LVU456
 1289 00c8 844B     		ldr	r3, .L127
 1290 00ca D3F88430 		ldr	r3, [r3, #132]
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1291              		.loc 1 622 37 view .LVU457
 1292 00ce 03F03F03 		and	r3, r3, #63
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1293              		.loc 1 622 22 view .LVU458
 1294 00d2 8349     		ldr	r1, .L127+4
 1295 00d4 B1FBF3F1 		udiv	r1, r1, r3
 1296              	.LVL90:
 1297              	.L96:
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 1298              		.loc 1 632 11 is_stmt 1 view .LVU459
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 1299              		.loc 1 632 27 is_stmt 0 view .LVU460
 1300 00d8 804B     		ldr	r3, .L127
 1301 00da D3F88420 		ldr	r2, [r3, #132]
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 1302              		.loc 1 632 19 view .LVU461
 1303 00de C2F30362 		ubfx	r2, r2, #24, #4
 1304              	.LVL91:
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1305              		.loc 1 633 11 is_stmt 1 view .LVU462
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1306              		.loc 1 633 42 is_stmt 0 view .LVU463
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 40


 1307 00e2 D3F88400 		ldr	r0, [r3, #132]
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1308              		.loc 1 633 79 view .LVU464
 1309 00e6 C0F38810 		ubfx	r0, r0, #6, #9
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1310              		.loc 1 633 33 view .LVU465
 1311 00ea 01FB00F0 		mul	r0, r1, r0
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1312              		.loc 1 633 21 view .LVU466
 1313 00ee B0FBF2F0 		udiv	r0, r0, r2
 1314              	.LVL92:
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = frequency/(tmpreg1);
 1315              		.loc 1 636 11 is_stmt 1 view .LVU467
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = frequency/(tmpreg1);
 1316              		.loc 1 636 28 is_stmt 0 view .LVU468
 1317 00f2 D3F88C30 		ldr	r3, [r3, #140]
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = frequency/(tmpreg1);
 1318              		.loc 1 636 36 view .LVU469
 1319 00f6 03F01F03 		and	r3, r3, #31
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = frequency/(tmpreg1);
 1320              		.loc 1 636 19 view .LVU470
 1321 00fa 0133     		adds	r3, r3, #1
 1322              	.LVL93:
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1323              		.loc 1 637 11 is_stmt 1 view .LVU471
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1324              		.loc 1 637 21 is_stmt 0 view .LVU472
 1325 00fc B0FBF3F0 		udiv	r0, r0, r3
 1326              	.LVL94:
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 1327              		.loc 1 638 11 is_stmt 1 view .LVU473
 1328 0100 7047     		bx	lr
 1329              	.LVL95:
 1330              	.L95:
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1331              		.loc 1 627 13 view .LVU474
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1332              		.loc 1 627 54 is_stmt 0 view .LVU475
 1333 0102 764B     		ldr	r3, .L127
 1334 0104 D3F88430 		ldr	r3, [r3, #132]
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1335              		.loc 1 627 38 view .LVU476
 1336 0108 03F03F03 		and	r3, r3, #63
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1337              		.loc 1 627 22 view .LVU477
 1338 010c 7549     		ldr	r1, .L127+8
 1339 010e B1FBF3F1 		udiv	r1, r1, r3
 1340              	.LVL96:
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1341              		.loc 1 627 22 view .LVU478
 1342 0112 E1E7     		b	.L96
 1343              	.LVL97:
 1344              	.L90:
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_DCKCFGR_SAI2SRC_1: /* PLLR is the clock source for SAI*/
 1345              		.loc 1 640 7 is_stmt 1 view .LVU479
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 1346              		.loc 1 641 7 view .LVU480
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 41


 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
 1347              		.loc 1 642 9 view .LVU481
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1348              		.loc 1 645 11 view .LVU482
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1349              		.loc 1 645 20 is_stmt 0 view .LVU483
 1350 0114 714B     		ldr	r3, .L127
 1351              	.LVL98:
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1352              		.loc 1 645 20 view .LVU484
 1353 0116 5B68     		ldr	r3, [r3, #4]
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1354              		.loc 1 645 11 view .LVU485
 1355 0118 13F4800F 		tst	r3, #4194304
 1356 011c 12D1     		bne	.L97
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1357              		.loc 1 648 13 is_stmt 1 view .LVU486
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1358              		.loc 1 648 53 is_stmt 0 view .LVU487
 1359 011e 6F4B     		ldr	r3, .L127
 1360 0120 5B68     		ldr	r3, [r3, #4]
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1361              		.loc 1 648 37 view .LVU488
 1362 0122 03F03F03 		and	r3, r3, #63
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1363              		.loc 1 648 22 view .LVU489
 1364 0126 6E4A     		ldr	r2, .L127+4
 1365 0128 B2FBF3F2 		udiv	r2, r2, r3
 1366              	.LVL99:
 1367              	.L98:
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 1368              		.loc 1 658 11 is_stmt 1 view .LVU490
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 1369              		.loc 1 658 27 is_stmt 0 view .LVU491
 1370 012c 6B49     		ldr	r1, .L127
 1371 012e 4B68     		ldr	r3, [r1, #4]
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 1372              		.loc 1 658 19 view .LVU492
 1373 0130 C3F30273 		ubfx	r3, r3, #28, #3
 1374              	.LVL100:
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1375              		.loc 1 659 11 is_stmt 1 view .LVU493
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1376              		.loc 1 659 42 is_stmt 0 view .LVU494
 1377 0134 4868     		ldr	r0, [r1, #4]
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1378              		.loc 1 659 70 view .LVU495
 1379 0136 C0F38810 		ubfx	r0, r0, #6, #9
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1380              		.loc 1 659 33 view .LVU496
 1381 013a 02FB00F0 		mul	r0, r2, r0
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1382              		.loc 1 659 21 view .LVU497
 1383 013e B0FBF3F0 		udiv	r0, r0, r3
 1384              	.LVL101:
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 1385              		.loc 1 660 11 is_stmt 1 view .LVU498
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 42


 1386 0142 7047     		bx	lr
 1387              	.LVL102:
 1388              	.L97:
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1389              		.loc 1 653 13 view .LVU499
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1390              		.loc 1 653 54 is_stmt 0 view .LVU500
 1391 0144 654B     		ldr	r3, .L127
 1392 0146 5B68     		ldr	r3, [r3, #4]
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1393              		.loc 1 653 38 view .LVU501
 1394 0148 03F03F03 		and	r3, r3, #63
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1395              		.loc 1 653 22 view .LVU502
 1396 014c 654A     		ldr	r2, .L127+8
 1397 014e B2FBF3F2 		udiv	r2, r2, r3
 1398              	.LVL103:
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1399              		.loc 1 653 22 view .LVU503
 1400 0152 EBE7     		b	.L98
 1401              	.LVL104:
 1402              	.L87:
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* In Case the PLL Source is HSE (External Clock) */
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = (uint32_t)(HSE_VALUE);
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       default :
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   case RCC_PERIPHCLK_I2S_APB1:
 1403              		.loc 1 688 3 is_stmt 1 view .LVU504
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 1404              		.loc 1 689 5 view .LVU505
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get the current I2S source */
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 1405              		.loc 1 691 7 view .LVU506
 1406              		.loc 1 691 16 is_stmt 0 view .LVU507
 1407 0154 614B     		ldr	r3, .L127
 1408 0156 D3F88C30 		ldr	r3, [r3, #140]
 1409              		.loc 1 691 14 view .LVU508
 1410 015a 03F0C063 		and	r3, r3, #100663296
 1411              	.LVL105:
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       switch (srcclk)
 1412              		.loc 1 692 7 is_stmt 1 view .LVU509
 1413 015e B3F1806F 		cmp	r3, #67108864
 1414 0162 38D0     		beq	.L99
 1415 0164 06D8     		bhi	.L100
 1416 0166 93B1     		cbz	r3, .L101
 1417 0168 B3F1007F 		cmp	r3, #33554432
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 43


 1418 016c 40F0C080 		bne	.L118
 1419 0170 5D48     		ldr	r0, .L127+12
 1420 0172 7047     		bx	lr
 1421              	.L100:
 1422 0174 B3F1C06F 		cmp	r3, #100663296
 1423 0178 07D1     		bne	.L125
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S cloc
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB1CLKSOURCE_EXT:
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Set the I2S clock to the external clock  value */
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = EXTERNAL_CLOCK_VALUE;
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clo
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB1CLKSOURCE_PLLI2S:
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM))
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM))
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & 
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB1CLKSOURCE_PLLR:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLL division factor R */
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Input  = PLL_SOURCE/PLLM */
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Output = PLL_VCO Input * PLLN */
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCF
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLC
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 44


 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB1CLKSOURCE_PLLSRC:
 1424              		.loc 1 746 7 view .LVU510
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 1425              		.loc 1 747 9 view .LVU511
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 1426              		.loc 1 748 11 view .LVU512
 1427              		.loc 1 748 20 is_stmt 0 view .LVU513
 1428 017a 584B     		ldr	r3, .L127
 1429              	.LVL106:
 1430              		.loc 1 748 20 view .LVU514
 1431 017c 5B68     		ldr	r3, [r3, #4]
 1432              		.loc 1 748 11 view .LVU515
 1433 017e 13F4800F 		tst	r3, #4194304
 1434 0182 00F0B780 		beq	.L119
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = HSE_VALUE;
 1435              		.loc 1 750 23 view .LVU516
 1436 0186 5748     		ldr	r0, .L127+8
 1437 0188 7047     		bx	lr
 1438              	.LVL107:
 1439              	.L125:
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = HSI_VALUE;
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Clock not enabled for I2S*/
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       default:
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = 0U;
 1440              		.loc 1 761 21 view .LVU517
 1441 018a 0020     		movs	r0, #0
 1442 018c 7047     		bx	lr
 1443              	.L101:
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 1444              		.loc 1 702 7 is_stmt 1 view .LVU518
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
 1445              		.loc 1 703 9 view .LVU519
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1446              		.loc 1 706 11 view .LVU520
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1447              		.loc 1 706 20 is_stmt 0 view .LVU521
 1448 018e 534B     		ldr	r3, .L127
 1449              	.LVL108:
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1450              		.loc 1 706 20 view .LVU522
 1451 0190 5B68     		ldr	r3, [r3, #4]
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1452              		.loc 1 706 11 view .LVU523
 1453 0192 13F4800F 		tst	r3, #4194304
 1454 0196 15D0     		beq	.L103
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1455              		.loc 1 709 13 is_stmt 1 view .LVU524
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 45


 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1456              		.loc 1 709 63 is_stmt 0 view .LVU525
 1457 0198 504B     		ldr	r3, .L127
 1458 019a D3F88420 		ldr	r2, [r3, #132]
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1459              		.loc 1 709 47 view .LVU526
 1460 019e 02F03F02 		and	r2, r2, #63
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1461              		.loc 1 709 22 view .LVU527
 1462 01a2 504B     		ldr	r3, .L127+8
 1463 01a4 B3FBF2F3 		udiv	r3, r3, r2
 1464              	.LVL109:
 1465              	.L104:
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
 1466              		.loc 1 718 11 is_stmt 1 view .LVU528
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
 1467              		.loc 1 718 53 is_stmt 0 view .LVU529
 1468 01a8 4C4A     		ldr	r2, .L127
 1469 01aa D2F88400 		ldr	r0, [r2, #132]
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
 1470              		.loc 1 718 97 view .LVU530
 1471 01ae C0F38810 		ubfx	r0, r0, #6, #9
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
 1472              		.loc 1 718 21 view .LVU531
 1473 01b2 03FB00F0 		mul	r0, r3, r0
 1474              	.LVL110:
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1475              		.loc 1 720 11 is_stmt 1 view .LVU532
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1476              		.loc 1 720 53 is_stmt 0 view .LVU533
 1477 01b6 D2F88430 		ldr	r3, [r2, #132]
 1478              	.LVL111:
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1479              		.loc 1 720 98 view .LVU534
 1480 01ba C3F30273 		ubfx	r3, r3, #28, #3
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1481              		.loc 1 720 21 view .LVU535
 1482 01be B0FBF3F0 		udiv	r0, r0, r3
 1483              	.LVL112:
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 1484              		.loc 1 721 11 is_stmt 1 view .LVU536
 1485 01c2 7047     		bx	lr
 1486              	.LVL113:
 1487              	.L103:
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1488              		.loc 1 714 13 view .LVU537
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1489              		.loc 1 714 63 is_stmt 0 view .LVU538
 1490 01c4 454B     		ldr	r3, .L127
 1491 01c6 D3F88420 		ldr	r2, [r3, #132]
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1492              		.loc 1 714 47 view .LVU539
 1493 01ca 02F03F02 		and	r2, r2, #63
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1494              		.loc 1 714 22 view .LVU540
 1495 01ce 444B     		ldr	r3, .L127+4
 1496 01d0 B3FBF2F3 		udiv	r3, r3, r2
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 46


 1497              	.LVL114:
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1498              		.loc 1 714 22 view .LVU541
 1499 01d4 E8E7     		b	.L104
 1500              	.LVL115:
 1501              	.L99:
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 1502              		.loc 1 724 7 is_stmt 1 view .LVU542
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLL division factor R */
 1503              		.loc 1 725 9 view .LVU543
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1504              		.loc 1 728 11 view .LVU544
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1505              		.loc 1 728 20 is_stmt 0 view .LVU545
 1506 01d6 414B     		ldr	r3, .L127
 1507              	.LVL116:
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1508              		.loc 1 728 20 view .LVU546
 1509 01d8 5B68     		ldr	r3, [r3, #4]
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1510              		.loc 1 728 11 view .LVU547
 1511 01da 13F4800F 		tst	r3, #4194304
 1512 01de 12D0     		beq	.L105
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1513              		.loc 1 731 13 is_stmt 1 view .LVU548
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1514              		.loc 1 731 63 is_stmt 0 view .LVU549
 1515 01e0 3E4B     		ldr	r3, .L127
 1516 01e2 5A68     		ldr	r2, [r3, #4]
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1517              		.loc 1 731 47 view .LVU550
 1518 01e4 02F03F02 		and	r2, r2, #63
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1519              		.loc 1 731 22 view .LVU551
 1520 01e8 3E4B     		ldr	r3, .L127+8
 1521 01ea B3FBF2F3 		udiv	r3, r3, r2
 1522              	.LVL117:
 1523              	.L106:
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
 1524              		.loc 1 740 11 is_stmt 1 view .LVU552
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
 1525              		.loc 1 740 53 is_stmt 0 view .LVU553
 1526 01ee 3B4A     		ldr	r2, .L127
 1527 01f0 5068     		ldr	r0, [r2, #4]
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
 1528              		.loc 1 740 88 view .LVU554
 1529 01f2 C0F38810 		ubfx	r0, r0, #6, #9
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
 1530              		.loc 1 740 21 view .LVU555
 1531 01f6 03FB00F0 		mul	r0, r3, r0
 1532              	.LVL118:
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1533              		.loc 1 742 11 is_stmt 1 view .LVU556
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1534              		.loc 1 742 53 is_stmt 0 view .LVU557
 1535 01fa 5368     		ldr	r3, [r2, #4]
 1536              	.LVL119:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 47


 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1537              		.loc 1 742 89 view .LVU558
 1538 01fc C3F30273 		ubfx	r3, r3, #28, #3
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1539              		.loc 1 742 21 view .LVU559
 1540 0200 B0FBF3F0 		udiv	r0, r0, r3
 1541              	.LVL120:
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 1542              		.loc 1 743 11 is_stmt 1 view .LVU560
 1543 0204 7047     		bx	lr
 1544              	.LVL121:
 1545              	.L105:
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1546              		.loc 1 736 13 view .LVU561
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1547              		.loc 1 736 63 is_stmt 0 view .LVU562
 1548 0206 354B     		ldr	r3, .L127
 1549 0208 5A68     		ldr	r2, [r3, #4]
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1550              		.loc 1 736 47 view .LVU563
 1551 020a 02F03F02 		and	r2, r2, #63
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1552              		.loc 1 736 22 view .LVU564
 1553 020e 344B     		ldr	r3, .L127+4
 1554 0210 B3FBF2F3 		udiv	r3, r3, r2
 1555              	.LVL122:
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1556              		.loc 1 736 22 view .LVU565
 1557 0214 EBE7     		b	.L106
 1558              	.LVL123:
 1559              	.L86:
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   case RCC_PERIPHCLK_I2S_APB2:
 1560              		.loc 1 767 3 is_stmt 1 view .LVU566
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 1561              		.loc 1 768 5 view .LVU567
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get the current I2S source */
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 1562              		.loc 1 770 7 view .LVU568
 1563              		.loc 1 770 16 is_stmt 0 view .LVU569
 1564 0216 314B     		ldr	r3, .L127
 1565 0218 D3F88C30 		ldr	r3, [r3, #140]
 1566              		.loc 1 770 14 view .LVU570
 1567 021c 03F0C053 		and	r3, r3, #402653184
 1568              	.LVL124:
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       switch (srcclk)
 1569              		.loc 1 771 7 is_stmt 1 view .LVU571
 1570 0220 B3F1805F 		cmp	r3, #268435456
 1571 0224 36D0     		beq	.L107
 1572 0226 05D8     		bhi	.L108
 1573 0228 83B1     		cbz	r3, .L109
 1574 022a B3F1006F 		cmp	r3, #134217728
 1575 022e 63D1     		bne	.L120
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 48


 1576 0230 2D48     		ldr	r0, .L127+12
 1577 0232 7047     		bx	lr
 1578              	.L108:
 1579 0234 B3F1C05F 		cmp	r3, #402653184
 1580 0238 06D1     		bne	.L126
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S cl
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB2CLKSOURCE_EXT:
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Set the I2S clock to the external clock  value */
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = EXTERNAL_CLOCK_VALUE;
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S c
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB2CLKSOURCE_PLLI2S:
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM))
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM))
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & 
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB2CLKSOURCE_PLLR:
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLL division factor R */
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Input  = PLL_SOURCE/PLLM */
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Output = PLL_VCO Input * PLLN */
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCF
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLC
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 49


 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB2CLKSOURCE_PLLSRC:
 1581              		.loc 1 825 7 view .LVU572
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 1582              		.loc 1 826 9 view .LVU573
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 1583              		.loc 1 827 11 view .LVU574
 1584              		.loc 1 827 20 is_stmt 0 view .LVU575
 1585 023a 284B     		ldr	r3, .L127
 1586              	.LVL125:
 1587              		.loc 1 827 20 view .LVU576
 1588 023c 5B68     		ldr	r3, [r3, #4]
 1589              		.loc 1 827 11 view .LVU577
 1590 023e 13F4800F 		tst	r3, #4194304
 1591 0242 5BD0     		beq	.L121
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = HSE_VALUE;
 1592              		.loc 1 829 23 view .LVU578
 1593 0244 2748     		ldr	r0, .L127+8
 1594 0246 7047     		bx	lr
 1595              	.LVL126:
 1596              	.L126:
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = HSI_VALUE;
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Clock not enabled for I2S*/
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       default:
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = 0U;
 1597              		.loc 1 840 21 view .LVU579
 1598 0248 0020     		movs	r0, #0
 1599 024a 7047     		bx	lr
 1600              	.L109:
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 1601              		.loc 1 781 7 is_stmt 1 view .LVU580
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
 1602              		.loc 1 782 9 view .LVU581
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1603              		.loc 1 785 11 view .LVU582
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1604              		.loc 1 785 20 is_stmt 0 view .LVU583
 1605 024c 234B     		ldr	r3, .L127
 1606              	.LVL127:
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1607              		.loc 1 785 20 view .LVU584
 1608 024e 5B68     		ldr	r3, [r3, #4]
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1609              		.loc 1 785 11 view .LVU585
 1610 0250 13F4800F 		tst	r3, #4194304
 1611 0254 15D0     		beq	.L111
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1612              		.loc 1 788 13 is_stmt 1 view .LVU586
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 50


 1613              		.loc 1 788 63 is_stmt 0 view .LVU587
 1614 0256 214B     		ldr	r3, .L127
 1615 0258 D3F88420 		ldr	r2, [r3, #132]
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1616              		.loc 1 788 47 view .LVU588
 1617 025c 02F03F02 		and	r2, r2, #63
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1618              		.loc 1 788 22 view .LVU589
 1619 0260 204B     		ldr	r3, .L127+8
 1620 0262 B3FBF2F3 		udiv	r3, r3, r2
 1621              	.LVL128:
 1622              	.L112:
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
 1623              		.loc 1 797 11 is_stmt 1 view .LVU590
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
 1624              		.loc 1 797 53 is_stmt 0 view .LVU591
 1625 0266 1D4A     		ldr	r2, .L127
 1626 0268 D2F88400 		ldr	r0, [r2, #132]
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
 1627              		.loc 1 797 97 view .LVU592
 1628 026c C0F38810 		ubfx	r0, r0, #6, #9
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
 1629              		.loc 1 797 21 view .LVU593
 1630 0270 03FB00F0 		mul	r0, r3, r0
 1631              	.LVL129:
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1632              		.loc 1 799 11 is_stmt 1 view .LVU594
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1633              		.loc 1 799 53 is_stmt 0 view .LVU595
 1634 0274 D2F88430 		ldr	r3, [r2, #132]
 1635              	.LVL130:
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1636              		.loc 1 799 98 view .LVU596
 1637 0278 C3F30273 		ubfx	r3, r3, #28, #3
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1638              		.loc 1 799 21 view .LVU597
 1639 027c B0FBF3F0 		udiv	r0, r0, r3
 1640              	.LVL131:
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 1641              		.loc 1 800 11 is_stmt 1 view .LVU598
 1642 0280 7047     		bx	lr
 1643              	.LVL132:
 1644              	.L111:
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1645              		.loc 1 793 13 view .LVU599
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1646              		.loc 1 793 63 is_stmt 0 view .LVU600
 1647 0282 164B     		ldr	r3, .L127
 1648 0284 D3F88420 		ldr	r2, [r3, #132]
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1649              		.loc 1 793 47 view .LVU601
 1650 0288 02F03F02 		and	r2, r2, #63
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1651              		.loc 1 793 22 view .LVU602
 1652 028c 144B     		ldr	r3, .L127+4
 1653 028e B3FBF2F3 		udiv	r3, r3, r2
 1654              	.LVL133:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 51


 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1655              		.loc 1 793 22 view .LVU603
 1656 0292 E8E7     		b	.L112
 1657              	.LVL134:
 1658              	.L107:
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 1659              		.loc 1 803 7 is_stmt 1 view .LVU604
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLL division factor R */
 1660              		.loc 1 804 9 view .LVU605
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1661              		.loc 1 807 11 view .LVU606
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1662              		.loc 1 807 20 is_stmt 0 view .LVU607
 1663 0294 114B     		ldr	r3, .L127
 1664              	.LVL135:
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1665              		.loc 1 807 20 view .LVU608
 1666 0296 5B68     		ldr	r3, [r3, #4]
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 1667              		.loc 1 807 11 view .LVU609
 1668 0298 13F4800F 		tst	r3, #4194304
 1669 029c 12D0     		beq	.L113
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1670              		.loc 1 810 13 is_stmt 1 view .LVU610
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1671              		.loc 1 810 63 is_stmt 0 view .LVU611
 1672 029e 0F4B     		ldr	r3, .L127
 1673 02a0 5A68     		ldr	r2, [r3, #4]
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1674              		.loc 1 810 47 view .LVU612
 1675 02a2 02F03F02 		and	r2, r2, #63
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1676              		.loc 1 810 22 view .LVU613
 1677 02a6 0F4B     		ldr	r3, .L127+8
 1678 02a8 B3FBF2F3 		udiv	r3, r3, r2
 1679              	.LVL136:
 1680              	.L114:
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
 1681              		.loc 1 819 11 is_stmt 1 view .LVU614
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
 1682              		.loc 1 819 53 is_stmt 0 view .LVU615
 1683 02ac 0B4A     		ldr	r2, .L127
 1684 02ae 5068     		ldr	r0, [r2, #4]
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
 1685              		.loc 1 819 88 view .LVU616
 1686 02b0 C0F38810 		ubfx	r0, r0, #6, #9
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
 1687              		.loc 1 819 21 view .LVU617
 1688 02b4 03FB00F0 		mul	r0, r3, r0
 1689              	.LVL137:
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1690              		.loc 1 821 11 is_stmt 1 view .LVU618
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1691              		.loc 1 821 53 is_stmt 0 view .LVU619
 1692 02b8 5368     		ldr	r3, [r2, #4]
 1693              	.LVL138:
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 52


 1694              		.loc 1 821 89 view .LVU620
 1695 02ba C3F30273 		ubfx	r3, r3, #28, #3
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1696              		.loc 1 821 21 view .LVU621
 1697 02be B0FBF3F0 		udiv	r0, r0, r3
 1698              	.LVL139:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 1699              		.loc 1 822 11 is_stmt 1 view .LVU622
 1700 02c2 7047     		bx	lr
 1701              	.LVL140:
 1702              	.L113:
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1703              		.loc 1 815 13 view .LVU623
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1704              		.loc 1 815 63 is_stmt 0 view .LVU624
 1705 02c4 054B     		ldr	r3, .L127
 1706 02c6 5A68     		ldr	r2, [r3, #4]
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1707              		.loc 1 815 47 view .LVU625
 1708 02c8 02F03F02 		and	r2, r2, #63
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1709              		.loc 1 815 22 view .LVU626
 1710 02cc 044B     		ldr	r3, .L127+4
 1711 02ce B3FBF2F3 		udiv	r3, r3, r2
 1712              	.LVL141:
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1713              		.loc 1 815 22 view .LVU627
 1714 02d2 EBE7     		b	.L114
 1715              	.LVL142:
 1716              	.L115:
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 1717              		.loc 1 581 3 view .LVU628
 1718 02d4 0020     		movs	r0, #0
 1719 02d6 7047     		bx	lr
 1720              	.LVL143:
 1721              	.L116:
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1722              		.loc 1 664 21 view .LVU629
 1723 02d8 0348     		ldr	r0, .L127+12
 1724 02da 7047     		bx	lr
 1725              	.L128:
 1726              		.align	2
 1727              	.L127:
 1728 02dc 00380240 		.word	1073887232
 1729 02e0 0024F400 		.word	16000000
 1730 02e4 0048E801 		.word	32000000
 1731 02e8 0080BB00 		.word	12288000
 1732              	.LVL144:
 1733              	.L117:
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1734              		.loc 1 677 23 view .LVU630
 1735 02ec 0448     		ldr	r0, .L129
 1736 02ee 7047     		bx	lr
 1737              	.LVL145:
 1738              	.L118:
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 1739              		.loc 1 761 21 view .LVU631
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 53


 1740 02f0 0020     		movs	r0, #0
 1741 02f2 7047     		bx	lr
 1742              	.LVL146:
 1743              	.L119:
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1744              		.loc 1 754 23 view .LVU632
 1745 02f4 0348     		ldr	r0, .L129+4
 1746 02f6 7047     		bx	lr
 1747              	.LVL147:
 1748              	.L120:
 1749              		.loc 1 840 21 view .LVU633
 1750 02f8 0020     		movs	r0, #0
 1751 02fa 7047     		bx	lr
 1752              	.LVL148:
 1753              	.L121:
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 1754              		.loc 1 833 23 view .LVU634
 1755 02fc 0148     		ldr	r0, .L129+4
 1756              	.LVL149:
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return frequency;
 1757              		.loc 1 847 3 is_stmt 1 view .LVU635
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 1758              		.loc 1 848 1 is_stmt 0 view .LVU636
 1759 02fe 7047     		bx	lr
 1760              	.L130:
 1761              		.align	2
 1762              	.L129:
 1763 0300 0048E801 		.word	32000000
 1764 0304 0024F400 		.word	16000000
 1765              		.cfi_endproc
 1766              	.LFE237:
 1767              		.cantunwind
 1768              		.fnend
 1770              		.section	.text.HAL_RCCEx_SelectLSEMode,"ax",%progbits
 1771              		.align	1
 1772              		.global	HAL_RCCEx_SelectLSEMode
 1773              		.syntax unified
 1774              		.thumb
 1775              		.thumb_func
 1777              	HAL_RCCEx_SelectLSEMode:
 1778              		.fnstart
 1779              	.LVL150:
 1780              	.LFB238:
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F446xx */
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F469xx) || defined(STM32F479xx)
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         contains the configuration information for the Extended Peripherals
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 54


 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         clocks(I2S, SAI, LTDC, RTC and TIM).
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         the RTC clock source; in this case the Backup domain will be reset in
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         the backup registers) and RCC_BDCR register are set to their reset values.
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart = 0U;
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tmpreg1 = 0U;
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllsaip = 0U;
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllsaiq = 0U;
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllsair = 0U;
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check the parameters */
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------- CLK48 Configuration --------------------------*/
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the CLK48 clock source */
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------ SDIO Configuration ------------------------*/
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the SDIO clock source */
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------- Common configuration SAI/I2S -------------------------*/
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      factor is common parameters for both peripherals */
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* check for Parameters */
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Disable the PLLI2S */
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_DISABLE();
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 55


 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is disabled */
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*---------------------- I2S configuration -------------------------------*/
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       only for I2S configuration */
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* check for Parameters */
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*---------------------------- SAI configuration -------------------------*/
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        be added only for SAI configuration */
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLL
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check the PLLI2S division factors */
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration)
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ 
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*----------------- In Case of PLLI2S is just selected  -----------------*/
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for Parameters */
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S multiplication and division factors */
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, 
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S */
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_ENABLE();
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 56


 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is ready */
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------- Common configuration SAI/LTDC --------------------*/
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      factor is common parameters for these peripherals */
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSA
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)          
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)       
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the PLLSAI division factors */
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Disable PLLSAI Clock */
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLSAI_DISABLE();
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLSAI is disabled */
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*---------------------------- SAI configuration -------------------------*/
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        be added only for SAI configuration */
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLL
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuratio
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) 
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration)
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 57


1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*---------------------------- LTDC configuration ------------------------*/
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuratio
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) 
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration)
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSA
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*---------------------------- CLK48 configuration ------------------------*/
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the PLLSAI when it is used as clock source for CLK48 */
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration)
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration)
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable PLLSAI Clock */
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLSAI_ENABLE();
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLSAI is ready */
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- RTC configuration ---------------------------*/
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 58


1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check for RTC Parameters used to output RTCCLK */
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable Power Clock*/
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PWR_CLK_ENABLE();
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable write access to Backup domain */
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PWR->CR |= PWR_CR_DBP;
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while((PWR->CR & PWR_CR_DBP) == RESET)
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
1107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Store the content of BDCR register before the reset of Backup Domain */
1109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
1110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_FORCE();
1112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_RELEASE();
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Restore the Content of BDCR register */
1114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       RCC->BDCR = tmpreg1;
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
1117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get tick */
1120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
1121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till LSE is ready */
1123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
1124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
1128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
1133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- TIM configuration ---------------------------*/
1137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
1138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
1140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return HAL_OK;
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 59


1142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
1143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
1145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Configures the RCC_PeriphCLKInitTypeDef according to the internal
1146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * RCC configuration registers.
1147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
1148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         will be configured.
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval None
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
1151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tempreg;
1154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Set all possible values for the extended clock type parameter------------*/
1156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S        | RCC_PERIPHCLK_SAI_PLLSAI |\
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_SAI_PLLI2S | RCC_PERIPHCLK_LTDC       |\
1158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_TIM        | RCC_PERIPHCLK_RTC        |\
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_CLK48       | RCC_PERIPHCLK_SDIO;
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLI2S Clock configuration --------------------------------------*/
1162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI
1164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI
1165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLSAI Clock configuration --------------------------------------*/
1166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLS
1167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLS
1168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLS
1169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLSAI/PLLI2S division factors ----------------------------------*/
1170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLL
1171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLL
1172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAIDivR = (uint32_t)(RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVR);
1173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the RTC Clock configuration -----------------------------------------*/
1174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
1176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get the CLK48 clock configuration -------------------------------------*/
1178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
1179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the SDIO clock configuration ----------------------------------------*/
1181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
1182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
1184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
1186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
1188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
1190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
1192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
1194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
1195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClk Peripheral clock identifier
1197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         This parameter can be one of the following values:
1198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 60


1199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval Frequency in KHz
1200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
1201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
1203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the I2S clock frequency (value in Hz) */
1204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t frequency = 0U;
1205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Input (value in Hz) */
1206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcoinput = 0U;
1207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t srcclk = 0U;
1208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Output (value in Hz) */
1209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcooutput = 0U;
1210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   switch (PeriphClk)
1211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   case RCC_PERIPHCLK_I2S:
1213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get the current I2S source */
1215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       srcclk = __HAL_RCC_GET_I2S_SOURCE();
1216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       switch (srcclk)
1217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S cloc
1219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SCLKSOURCE_EXT:
1220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Set the I2S clock to the external clock  value */
1222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = EXTERNAL_CLOCK_VALUE;
1223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clo
1226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SCLKSOURCE_PLLI2S:
1227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
1229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
1230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
1231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
1233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
1234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
1236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
1238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
1239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
1242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (
1243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
1244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & 
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Clock not enabled for I2S*/
1248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       default:
1249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = 0U;
1251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
1255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 61


1256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return frequency;
1258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
1259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F469xx || STM32F479xx */
1260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||
1262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
1263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
1265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
1266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         contains the configuration information for the Extended Peripherals
1267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         clocks(I2S, LTDC RTC and TIM).
1268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
1269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
1270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         the RTC clock source; in this case the Backup domain will be reset in
1271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
1272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         the backup registers) and RCC_BDCR register are set to their reset values.
1273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
1274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
1275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
1276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
1278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart = 0U;
1279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tmpreg1 = 0U;
1280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F413xx) || defined(STM32F423xx)
1281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t plli2sq = 0U;
1282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F413xx || STM32F423xx */
1283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t plli2sused = 0U;
1284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check the peripheral clock selection parameters */
1286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
1287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------------------- I2S APB1 configuration ---------------*/
1289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
1290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));
1293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure I2S Clock source */
1295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
1296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S when it's used as clock source for I2S */
1297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
1298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sused = 1U;
1300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------------------- I2S APB2 configuration ---------------*/
1305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
1306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));
1309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure I2S Clock source */
1311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
1312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S when it's used as clock source for I2S */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 62


1313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
1314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sused = 1U;
1316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F413xx) || defined(STM32F423xx)
1321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------- SAI1 Block A configuration -----------------------*/
1322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
1323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));
1326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure SAI1 Clock source */
1328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
1329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S when it's used as clock source for SAI */
1330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
1331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sused = 1U;
1333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLSAI when it's used as clock source for SAI */
1335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
1336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for PLL/DIVR parameters */
1338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));
1339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
1341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
1342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------- SAI1 Block B configuration ------------------------*/
1347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
1348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));
1351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure SAI1 Clock source */
1353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
1354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S when it's used as clock source for SAI */
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sused = 1U;
1358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLSAI when it's used as clock source for SAI */
1360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
1361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for PLL/DIVR parameters */
1363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));
1364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
1366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
1367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 63


1370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F413xx || STM32F423xx */
1371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------------ RTC configuration -------------------*/
1373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
1374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check for RTC Parameters used to output RTCCLK */
1376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
1377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable Power Clock*/
1379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PWR_CLK_ENABLE();
1380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable write access to Backup domain */
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PWR->CR |= PWR_CR_DBP;
1383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
1385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
1386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while((PWR->CR & PWR_CR_DBP) == RESET)
1388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
1390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
1392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
1395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
1396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
1397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Store the content of BDCR register before the reset of Backup Domain */
1399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
1400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
1401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_FORCE();
1402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_RELEASE();
1403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Restore the Content of BDCR register */
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       RCC->BDCR = tmpreg1;
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
1407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
1408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get tick */
1410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
1411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till LSE is ready */
1413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
1414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
1416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
1418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
1423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------------ TIM configuration -------------------*/
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 64


1427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
1428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure Timer Prescaler */
1430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
1431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------------- FMPI2C1 Configuration --------------*/
1435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
1436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));
1439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the FMPI2C1 clock source */
1441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
1442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------------- CLK48 Configuration ----------------*/
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));
1450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the SDIO clock source */
1452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
1453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S when it's used as clock source for CLK48 */
1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
1456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sused = 1U;
1458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------------- SDIO Configuration -----------------*/
1463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
1464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));
1467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the SDIO clock source */
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*-------------------------------------- PLLI2S Configuration --------------*/
1474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
1475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      I2S on APB2*/
1476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
1477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Disable the PLLI2S */
1479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_DISABLE();
1480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
1481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
1482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is disabled */
1483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 65


1484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
1486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
1488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
1489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* check for common PLLI2S Parameters */
1493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
1494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
1495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
1496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*-------------------- Set the PLL I2S clock -----------------------------*/
1497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
1498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
1500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1
1501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (
1503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (Pe
1504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* check for Parameters */
1506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
1507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
1508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
1510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
1511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
1512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , Periph
1513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F413xx) || defined(STM32F423xx)
1516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
1517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (Pe
1518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (Pe
1519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for PLLI2S Parameters */
1521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
1522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for PLLI2S/DIVR parameters */
1523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));
1524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuratio
1526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
1527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
1528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
1529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
1530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
1531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq
1532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
1534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
1535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F413xx || STM32F423xx */
1537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*----------------- In Case of PLLI2S is just selected  ------------------*/
1539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
1540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 66


1541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for Parameters */
1542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
1543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
1544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
1546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
1547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
1548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , Periph
1549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S */
1552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_ENABLE();
1553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
1554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
1555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is ready */
1556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
1557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
1559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
1561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
1562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*-------------------- DFSDM1 clock source configuration -------------------*/
1568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
1569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
1572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the DFSDM1 interface clock source */
1574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
1575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*-------------------- DFSDM1 Audio clock source configuration -------------*/
1579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_A
1580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
1583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the DFSDM1 Audio interface clock source */
1585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
1586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F413xx) || defined(STM32F423xx)
1590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*-------------------- DFSDM2 clock source configuration -------------------*/
1591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
1592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));
1595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the DFSDM1 interface clock source */
1597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 67


1598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*-------------------- DFSDM2 Audio clock source configuration -------------*/
1602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_A
1603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));
1606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the DFSDM1 Audio interface clock source */
1608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
1609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- LPTIM1 Configuration ------------------------*/
1613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
1614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
1616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
1617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the LPTIM1 clock source */
1619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
1620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F413xx || STM32F423xx */
1623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return HAL_OK;
1625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
1626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
1628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Get the RCC_PeriphCLKInitTypeDef according to the internal
1629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         RCC configuration registers.
1630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
1631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         will be configured.
1632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval None
1633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
1634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
1636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tempreg;
1637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Set all possible values for the extended clock type parameter------------*/
1639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F413xx) || defined(STM32F423xx)
1640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1     | RCC_PERIPHCLK_I2S_APB2 |\
1641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_TIM          | RCC_PERIPHCLK_RTC      |\
1642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_FMPI2C1      | RCC_PERIPHCLK_CLK48    |\
1643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_SDIO         | RCC_PERIPHCLK_DFSDM1   |\
1644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_DFSDM1_AUDIO | RCC_PERIPHCLK_DFSDM2   |\
1645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_DFSDM2_AUDIO | RCC_PERIPHCLK_LPTIM1   |\
1646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_SAIA         | RCC_PERIPHCLK_SAIB;
1647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
1648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_I2S_APB2 |\
1649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_TIM      | RCC_PERIPHCLK_RTC      |\
1650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_FMPI2C1  | RCC_PERIPHCLK_CLK48    |\
1651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_SDIO     | RCC_PERIPHCLK_DFSDM1   |\
1652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                         RCC_PERIPHCLK_DFSDM1_AUDIO;
1653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F413xx || STM32F423xx */
1654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 68


1655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLI2S Clock configuration --------------------------------------*/
1658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI
1659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI
1660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI
1661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI
1662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F413xx) || defined(STM32F423xx)
1663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLL/PLLI2S division factors -------------------------------------*/
1664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2SDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVR) >> RCC_DCKCFGR_PLL
1665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLDIVR) >> RCC_DCKCFGR_PLLDIVR_P
1666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F413xx || STM32F423xx */
1667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the I2S APB1 clock configuration ------------------------------------*/
1669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();
1670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the I2S APB2 clock configuration ------------------------------------*/
1672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();
1673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the RTC Clock configuration -----------------------------------------*/
1675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
1676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
1677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the FMPI2C1 clock configuration -------------------------------------*/
1679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
1680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the CLK48 clock configuration ---------------------------------------*/
1682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
1683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the SDIO clock configuration ----------------------------------------*/
1685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
1686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the DFSDM1 clock configuration --------------------------------------*/
1688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE();
1689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the DFSDM1 Audio clock configuration --------------------------------*/
1691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
1692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F413xx) || defined(STM32F423xx)
1694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the DFSDM2 clock configuration --------------------------------------*/
1695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Dfsdm2ClockSelection = __HAL_RCC_GET_DFSDM2_SOURCE();
1696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the DFSDM2 Audio clock configuration --------------------------------*/
1698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Dfsdm2AudioClockSelection = __HAL_RCC_GET_DFSDM2AUDIO_SOURCE();
1699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the LPTIM1 clock configuration --------------------------------------*/
1701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
1702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the SAI1 Block Aclock configuration ---------------------------------*/
1704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->SaiAClockSelection = __HAL_RCC_GET_SAI_BLOCKA_SOURCE();
1705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the SAI1 Block B clock configuration --------------------------------*/
1707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->SaiBClockSelection = __HAL_RCC_GET_SAI_BLOCKB_SOURCE();
1708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F413xx || STM32F423xx */
1709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the TIM Prescaler configuration -------------------------------------*/
1711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 69


1712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
1714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
1716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
1718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
1720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
1722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Return the peripheral clock frequency for a given peripheral(I2S..)
1723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClk Peripheral clock identifier
1725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         This parameter can be one of the following values:
1726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
1727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
1728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval Frequency in KHz
1729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
1730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
1732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the I2S clock frequency (value in Hz) */
1733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t frequency = 0U;
1734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Input (value in Hz) */
1735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcoinput = 0U;
1736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t srcclk = 0U;
1737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Output (value in Hz) */
1738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcooutput = 0U;
1739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   switch (PeriphClk)
1740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   case RCC_PERIPHCLK_I2S_APB1:
1742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get the current I2S source */
1744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
1745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       switch (srcclk)
1746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S cloc
1748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB1CLKSOURCE_EXT:
1749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Set the I2S clock to the external clock  value */
1751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = EXTERNAL_CLOCK_VALUE;
1752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clo
1755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB1CLKSOURCE_PLLI2S:
1756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
1758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
1760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFG
1761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
1763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Configure the PLLI2S division factor */
1765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
1766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
1767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             {
1768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****               /* Get the I2S source clock value */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 70


1769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****               vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM
1770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             }
1771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             else
1772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             {
1773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****               /* Get the I2S source clock value */
1774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****               vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM
1775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             }
1776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
1778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (
1779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
1780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & 
1781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
1784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB1CLKSOURCE_PLLR:
1785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLL division factor R */
1787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Input  = PLL_SOURCE/PLLM */
1788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
1789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
1791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
1792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
1794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
1796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
1797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Output = PLL_VCO Input * PLLN */
1800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCF
1801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
1802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLC
1803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
1806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB1CLKSOURCE_PLLSRC:
1807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
1809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = HSE_VALUE;
1811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
1813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = HSI_VALUE;
1815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Clock not enabled for I2S*/
1819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       default:
1820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = 0U;
1822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 71


1826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   case RCC_PERIPHCLK_I2S_APB2:
1828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get the current I2S source */
1830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
1831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       switch (srcclk)
1832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S cl
1834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB2CLKSOURCE_EXT:
1835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Set the I2S clock to the external clock  value */
1837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = EXTERNAL_CLOCK_VALUE;
1838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S c
1841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB2CLKSOURCE_PLLI2S:
1842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
1844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
1846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFG
1847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
1849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Configure the PLLI2S division factor */
1851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
1852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
1853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             {
1854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****               /* Get the I2S source clock value */
1855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****               vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM
1856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             }
1857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             else
1858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             {
1859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****               /* Get the I2S source clock value */
1860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****               vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM
1861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             }
1862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
1864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (
1865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
1866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & 
1867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
1870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB2CLKSOURCE_PLLR:
1871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLL division factor R */
1873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Input  = PLL_SOURCE/PLLM */
1874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
1875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
1877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
1878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
1880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
1882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 72


1883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Output = PLL_VCO Input * PLLN */
1886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCF
1887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
1888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLC
1889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
1892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPB2CLKSOURCE_PLLSRC:
1893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
1895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = HSE_VALUE;
1897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
1899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = HSI_VALUE;
1901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Clock not enabled for I2S*/
1905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       default:
1906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = 0U;
1908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
1912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return frequency;
1915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
1916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
1917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
1919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
1920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified parameters i
1921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         RCC_PeriphCLKInitTypeDef.
1922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
1923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         contains the configuration information for the Extended Peripherals clocks(I2S and RTC 
1924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
1925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   A caution to be taken when HAL_RCCEx_PeriphCLKConfig() is used to select RTC clock sele
1926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         the Reset of Backup domain will be applied in order to modify the RTC Clock source as c
1927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
1928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
1929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
1930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
1931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
1933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart = 0U;
1934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tmpreg1 = 0U;
1935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check the parameters */
1937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
1938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- RTC configuration ---------------------------*/
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 73


1940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
1941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check for RTC Parameters used to output RTCCLK */
1943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
1944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable Power Clock*/
1946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PWR_CLK_ENABLE();
1947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable write access to Backup domain */
1949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PWR->CR |= PWR_CR_DBP;
1950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
1952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
1953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while((PWR->CR & PWR_CR_DBP) == RESET)
1955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
1957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
1959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
1962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
1963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
1964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
1965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Store the content of BDCR register before the reset of Backup Domain */
1966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
1967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
1968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_FORCE();
1969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_RELEASE();
1970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Restore the Content of BDCR register */
1971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       RCC->BDCR = tmpreg1;
1972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
1974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
1975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
1976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get tick */
1977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
1978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till LSE is ready */
1980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
1981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
1982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
1983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
1984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
1985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
1986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
1987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
1988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
1989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
1990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
1993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- TIM configuration ---------------------------*/
1994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
1995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
1996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 74


1997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
1998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
1999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- FMPI2C1 Configuration -----------------------*/
2001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
2002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
2004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));
2005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the FMPI2C1 clock source */
2007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
2008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
2010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- LPTIM1 Configuration ------------------------*/
2012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
2013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
2015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
2016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the LPTIM1 clock source */
2018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
2019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- I2S Configuration ---------------------------*/
2022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
2023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
2025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_I2SAPBCLKSOURCE(PeriphClkInit->I2SClockSelection));
2026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the I2S clock source */
2028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2SClockSelection);
2029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return HAL_OK;
2032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
2033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Configures the RCC_OscInitStruct according to the internal
2036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * RCC configuration registers.
2037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
2038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * will be configured.
2039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval None
2040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
2042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
2043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tempreg;
2044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Set all possible values for the extended clock type parameter------------*/
2046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_FMPI2C1 | RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCL
2047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
2049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
2050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
2052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 75


2054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
2056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
2058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the FMPI2C1 clock configuration -------------------------------------*/
2060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
2061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the I2S clock configuration -----------------------------------------*/
2063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->I2SClockSelection = __HAL_RCC_GET_I2S_SOURCE();
2064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
2067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
2069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Return 0 if peripheral clock identifier not managed by this API
2070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClk Peripheral clock identifier
2071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         This parameter can be one of the following values:
2072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
2073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval Frequency in KHz
2074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
2076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
2077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the I2S clock frequency (value in Hz) */
2078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t frequency = 0U;
2079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Input (value in Hz) */
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcoinput = 0U;
2081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t srcclk = 0U;
2082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Output (value in Hz) */
2083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcooutput = 0U;
2084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   switch (PeriphClk)
2085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   case RCC_PERIPHCLK_I2S:
2087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get the current I2S source */
2089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       srcclk = __HAL_RCC_GET_I2S_SOURCE();
2090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       switch (srcclk)
2091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S cloc
2093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPBCLKSOURCE_EXT:
2094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Set the I2S clock to the external clock  value */
2096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = EXTERNAL_CLOCK_VALUE;
2097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
2098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
2100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPBCLKSOURCE_PLLR:
2101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLL division factor R */
2103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Input  = PLL_SOURCE/PLLM */
2104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
2105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
2107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
2108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
2110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 76


2111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
2112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
2113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLL_VCO Output = PLL_VCO Input * PLLN */
2116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCF
2117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLL_VCO Output/PLLR */
2118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLC
2119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
2120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
2122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SAPBCLKSOURCE_PLLSRC:
2123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
2125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = HSE_VALUE;
2127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
2129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             frequency = HSI_VALUE;
2131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
2133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Clock not enabled for I2S*/
2135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       default:
2136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = 0U;
2138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
2139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
2142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return frequency;
2145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
2146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
2147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
2149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
2151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
2152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
2153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         contains the configuration information for the Extended Peripherals
2154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         clocks(I2S, SAI, LTDC RTC and TIM).
2155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
2156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
2157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         the RTC clock source; in this case the Backup domain will be reset in
2158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
2159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         the backup registers) and RCC_BDCR register are set to their reset values.
2160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
2161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
2162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
2164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
2165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart = 0U;
2166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tmpreg1 = 0U;
2167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 77


2168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check the parameters */
2169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
2170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
2172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------- Common configuration SAI/I2S ---------------------*/
2173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
2174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      factor is common parameters for both peripherals */
2175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
2176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2
2177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
2178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* check for Parameters */
2180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
2181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Disable the PLLI2S */
2183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_DISABLE();
2184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
2185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
2186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is disabled */
2187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
2188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
2190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
2192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
2193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*---------------------------- I2S configuration -------------------------*/
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
2198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       only for I2S configuration */
2199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* check for Parameters */
2202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*---------------------------- SAI configuration -------------------------*/
2210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        be added only for SAI configuration */
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLL
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check the PLLI2S division factors */
2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
2216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
2217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration)
2219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
2220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S division factors */
2221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
2222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
2223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
2224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ 
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 78


2225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
2226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
2227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*----------------- In Case of PLLI2S is just selected  -----------------*/
2230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
2231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check for Parameters */
2233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
2234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
2235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Configure the PLLI2S multiplication and division factors */
2237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, 
2238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S */
2241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_ENABLE();
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
2244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is ready */
2245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
2246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
2257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------- Common configuration SAI/LTDC --------------------*/
2258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
2259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      factor is common parameters for both peripherals */
2260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSA
2261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
2262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the PLLSAI division factors */
2264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
2265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Disable PLLSAI Clock */
2267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLSAI_DISABLE();
2268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
2269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
2270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLSAI is disabled */
2271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
2272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
2274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
2276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
2277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*---------------------------- SAI configuration -------------------------*/
2281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 79


2282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        be added only for SAI configuration */
2283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLL
2284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
2286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
2287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration)
2289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
2290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
2291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
2292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
2293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg
2294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
2295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
2296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /*---------------------------- LTDC configuration ------------------------*/
2299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
2300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
2302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
2303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration)
2305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
2306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
2307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
2308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
2309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAI
2310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
2311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
2312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable PLLSAI Clock */
2314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLSAI_ENABLE();
2315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
2316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
2317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLSAI is ready */
2318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
2319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
2321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
2323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
2324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
2328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- RTC configuration ---------------------------*/
2330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
2331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check for RTC Parameters used to output RTCCLK */
2333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
2334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable Power Clock*/
2336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PWR_CLK_ENABLE();
2337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable write access to Backup domain */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 80


2339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PWR->CR |= PWR_CR_DBP;
2340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
2342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
2343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while((PWR->CR & PWR_CR_DBP) == RESET)
2345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
2347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
2349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
2352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
2353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
2354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Store the content of BDCR register before the reset of Backup Domain */
2356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
2357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
2358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_FORCE();
2359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_RELEASE();
2360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Restore the Content of BDCR register */
2361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       RCC->BDCR = tmpreg1;
2362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
2364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
2365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get tick */
2367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
2368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till LSE is ready */
2370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
2371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
2373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
2375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
2380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*--------------------------------------------------------------------------*/
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- TIM configuration ---------------------------*/
2384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
2385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return HAL_OK;
2389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
2390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Configures the PeriphClkInit according to the internal
2393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * RCC configuration registers.
2394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
2395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         will be configured.
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 81


2396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval None
2397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
2399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
2400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tempreg;
2401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Set all possible values for the extended clock type parameter------------*/
2403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_SAI_PLLSAI | RCC_PERIPHCL
2404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLI2S Clock configuration -----------------------------------------------*/
2406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI
2407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI
2408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI
2409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLSAI Clock configuration -----------------------------------------------*/
2410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLS
2411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLS
2412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLS
2413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLSAI/PLLI2S division factors -----------------------------------------------*/
2414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLL
2415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLL
2416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLSAIDivR = (uint32_t)(RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVR);
2417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the RTC Clock configuration -----------------------------------------------*/
2418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
2419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
2424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
2428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Return 0 if peripheral clock identifier not managed by this API
2434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClk Peripheral clock identifier
2435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         This parameter can be one of the following values:
2436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
2437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval Frequency in KHz
2438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
2440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
2441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the I2S clock frequency (value in Hz) */
2442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t frequency = 0U;
2443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Input (value in Hz) */
2444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcoinput = 0U;
2445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t srcclk = 0U;
2446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Output (value in Hz) */
2447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcooutput = 0U;
2448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   switch (PeriphClk)
2449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   case RCC_PERIPHCLK_I2S:
2451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get the current I2S source */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 82


2453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       srcclk = __HAL_RCC_GET_I2S_SOURCE();
2454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       switch (srcclk)
2455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S cloc
2457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SCLKSOURCE_EXT:
2458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Set the I2S clock to the external clock  value */
2460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = EXTERNAL_CLOCK_VALUE;
2461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
2462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clo
2464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SCLKSOURCE_PLLI2S:
2465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
2467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
2468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
2471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
2472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
2474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
2476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
2477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
2480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (
2481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
2482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & 
2483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
2484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Clock not enabled for I2S*/
2486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       default:
2487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = 0U;
2489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
2490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
2493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return frequency;
2496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
2497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
2498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) ||\
2500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
2501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified parameters i
2503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         RCC_PeriphCLKInitTypeDef.
2504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
2505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         contains the configuration information for the Extended Peripherals clocks(I2S and RTC 
2506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
2507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   A caution to be taken when HAL_RCCEx_PeriphCLKConfig() is used to select RTC clock sele
2508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         the Reset of Backup domain will be applied in order to modify the RTC Clock source as c
2509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 83


2510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
2511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
2512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
2514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
2515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart = 0U;
2516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tmpreg1 = 0U;
2517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check the parameters */
2519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
2520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- I2S configuration ---------------------------*/
2522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
2523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
2524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* check for Parameters */
2526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
2527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
2528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F411xE)
2529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
2530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F411xE */
2531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Disable the PLLI2S */
2532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_DISABLE();
2533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
2534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
2535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is disabled */
2536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
2537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
2539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
2541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
2542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F411xE)
2546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the PLLI2S division factors */
2547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
2548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
2549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, Pe
2550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
2551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Configure the PLLI2S division factors */
2552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
2553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
2554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
2555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F411xE */
2556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable the PLLI2S */
2558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PLLI2S_ENABLE();
2559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
2560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
2561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Wait till PLLI2S is ready */
2562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
2563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
2565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* return in case of Timeout detected */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 84


2567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
2568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- RTC configuration ---------------------------*/
2573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
2574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check for RTC Parameters used to output RTCCLK */
2576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
2577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable Power Clock*/
2579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_PWR_CLK_ENABLE();
2580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Enable write access to Backup domain */
2582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PWR->CR |= PWR_CR_DBP;
2583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Get tick */
2585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tickstart = HAL_GetTick();
2586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     while((PWR->CR & PWR_CR_DBP) == RESET)
2588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
2590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_TIMEOUT;
2592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
2595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
2596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
2597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Store the content of BDCR register before the reset of Backup Domain */
2599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
2600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
2601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_FORCE();
2602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_BACKUPRESET_RELEASE();
2603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Restore the Content of BDCR register */
2604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       RCC->BDCR = tmpreg1;
2605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
2607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
2608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get tick */
2610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
2611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till LSE is ready */
2613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
2614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
2616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
2618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
2623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 85


2624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
2625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*---------------------------- TIM configuration ---------------------------*/
2626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
2627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
2629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F401xC || STM32F401xE || STM32F411xE */
2631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return HAL_OK;
2632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
2633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Configures the RCC_OscInitStruct according to the internal
2636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * RCC configuration registers.
2637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
2638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * will be configured.
2639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval None
2640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
2642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
2643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tempreg;
2644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Set all possible values for the extended clock type parameter------------*/
2646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
2647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLLI2S Clock configuration --------------------------------------*/
2649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI
2650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI
2651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F411xE)
2652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
2653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F411xE */
2654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the RTC Clock configuration -----------------------------------------*/
2655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
2656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
2657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
2659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the TIM Prescaler configuration -------------------------------------*/
2660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
2661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
2663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
2665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
2667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F401xC || STM32F401xE || STM32F411xE */
2669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
2670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
2673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Return 0 if peripheral clock identifier not managed by this API
2674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PeriphClk Peripheral clock identifier
2675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         This parameter can be one of the following values:
2676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
2677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval Frequency in KHz
2678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
2680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 86


2681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the I2S clock frequency (value in Hz) */
2682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t frequency = 0U;
2683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Input (value in Hz) */
2684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcoinput = 0U;
2685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t srcclk = 0U;
2686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* This variable used to store the VCO Output (value in Hz) */
2687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t vcooutput = 0U;
2688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   switch (PeriphClk)
2689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   case RCC_PERIPHCLK_I2S:
2691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get the current I2S source */
2693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       srcclk = __HAL_RCC_GET_I2S_SOURCE();
2694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       switch (srcclk)
2695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
2696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S cloc
2697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SCLKSOURCE_EXT:
2698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Set the I2S clock to the external clock  value */
2700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = EXTERNAL_CLOCK_VALUE;
2701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
2702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clo
2704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       case RCC_I2SCLKSOURCE_PLLI2S:
2705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F411xE)
2707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
2708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
2709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
2710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
2712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM))
2713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
2715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
2717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM))
2718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
2720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* Configure the PLLI2S division factor */
2721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
2722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
2723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
2725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
2726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           else
2728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
2729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             /* Get the I2S source clock value */
2730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
2731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
2732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F411xE */
2733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
2734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (
2735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
2736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & 
2737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 87


2738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Clock not enabled for I2S*/
2740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       default:
2741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
2742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           frequency = 0U;
2743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           break;
2744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
2746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
2747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return frequency;
2750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
2751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE  |
2752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||
2754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
2755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Select LSE mode
2757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
2758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   This mode is only available for STM32F410xx/STM32F411xx/STM32F446xx/STM32F469xx/STM32F4
2759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
2760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  Mode specifies the LSE mode.
2761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *          This parameter can be one of the following values:
2762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode selection
2763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode selection
2764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval None
2765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** void HAL_RCCEx_SelectLSEMode(uint8_t Mode)
2767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 1781              		.loc 1 2767 1 is_stmt 1 view -0
 1782              		.cfi_startproc
 1783              		@ args = 0, pretend = 0, frame = 0
 1784              		@ frame_needed = 0, uses_anonymous_args = 0
 1785              		@ link register save eliminated.
2768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check the parameters */
2769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_LSE_MODE(Mode));
 1786              		.loc 1 2769 3 view .LVU638
2770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(Mode == RCC_LSE_HIGHDRIVE_MODE)
 1787              		.loc 1 2770 3 view .LVU639
 1788 0000 0128     		cmp	r0, #1
 1789 0002 05D0     		beq	.L134
2771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
2773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 1790              		.loc 1 2776 5 view .LVU640
 1791 0004 054A     		ldr	r2, .L135
 1792 0006 136F     		ldr	r3, [r2, #112]
 1793 0008 23F00803 		bic	r3, r3, #8
 1794 000c 1367     		str	r3, [r2, #112]
2777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 1795              		.loc 1 2778 1 is_stmt 0 view .LVU641
 1796 000e 7047     		bx	lr
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 88


 1797              	.L134:
2772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 1798              		.loc 1 2772 5 is_stmt 1 view .LVU642
 1799 0010 024A     		ldr	r2, .L135
 1800 0012 136F     		ldr	r3, [r2, #112]
 1801 0014 43F00803 		orr	r3, r3, #8
 1802 0018 1367     		str	r3, [r2, #112]
 1803 001a 7047     		bx	lr
 1804              	.L136:
 1805              		.align	2
 1806              	.L135:
 1807 001c 00380240 		.word	1073887232
 1808              		.cfi_endproc
 1809              	.LFE238:
 1810              		.cantunwind
 1811              		.fnend
 1813              		.section	.text.HAL_RCCEx_EnablePLLI2S,"ax",%progbits
 1814              		.align	1
 1815              		.global	HAL_RCCEx_EnablePLLI2S
 1816              		.syntax unified
 1817              		.thumb
 1818              		.thumb_func
 1820              	HAL_RCCEx_EnablePLLI2S:
 1821              		.fnstart
 1822              	.LVL151:
 1823              	.LFB239:
2779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||
2781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
2783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****  *  @brief  Extended Clock management functions
2784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****  *
2785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** @verbatim   
2786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****  ===============================================================================
2787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                 ##### Extended clock management functions  #####
2788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****  ===============================================================================
2789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     [..]
2790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     This subsection provides a set of functions allowing to control the 
2791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     activation or deactivation of PLLI2S, PLLSAI.
2792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** @endverbatim
2793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @{
2794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_PLLI2S_SUPPORT)
2797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Enable PLLI2S.
2799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PLLI2SInit  pointer to an RCC_PLLI2SInitTypeDef structure that
2800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         contains the configuration information for the PLLI2S
2801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
2804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 1824              		.loc 1 2804 1 view -0
 1825              		.cfi_startproc
 1826              		@ args = 0, pretend = 0, frame = 0
 1827              		@ frame_needed = 0, uses_anonymous_args = 0
 1828              		.loc 1 2804 1 is_stmt 0 view .LVU644
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 89


 1829 0000 38B5     		push	{r3, r4, r5, lr}
 1830              		.save {r3, r4, r5, lr}
 1831              	.LCFI4:
 1832              		.cfi_def_cfa_offset 16
 1833              		.cfi_offset 3, -16
 1834              		.cfi_offset 4, -12
 1835              		.cfi_offset 5, -8
 1836              		.cfi_offset 14, -4
 1837 0002 0546     		mov	r5, r0
2805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart;
 1838              		.loc 1 2805 3 is_stmt 1 view .LVU645
2806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check for parameters */
2808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SInit->PLLI2SN));
 1839              		.loc 1 2808 3 view .LVU646
2809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SInit->PLLI2SR));
 1840              		.loc 1 2809 3 view .LVU647
2810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_PLLI2SCFGR_PLLI2SM)
2811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLLI2SM_VALUE(PLLI2SInit->PLLI2SM));
 1841              		.loc 1 2811 3 view .LVU648
2812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_PLLI2SCFGR_PLLI2SM */
2813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_PLLI2SCFGR_PLLI2SP)
2814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLLI2SP_VALUE(PLLI2SInit->PLLI2SP));
 1842              		.loc 1 2814 3 view .LVU649
2815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_PLLI2SCFGR_PLLI2SP */
2816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ)
2817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SInit->PLLI2SQ));
 1843              		.loc 1 2817 3 view .LVU650
2818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ */
2819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Disable the PLLI2S */
2821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLI2S_DISABLE();
 1844              		.loc 1 2821 3 view .LVU651
 1845 0004 1B4B     		ldr	r3, .L148
 1846 0006 0022     		movs	r2, #0
 1847 0008 9A66     		str	r2, [r3, #104]
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till PLLI2S is disabled */
2824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
 1848              		.loc 1 2824 3 view .LVU652
 1849              		.loc 1 2824 26 is_stmt 0 view .LVU653
 1850 000a FFF7FEFF 		bl	HAL_GetTick
 1851              	.LVL152:
 1852              		.loc 1 2824 26 view .LVU654
 1853 000e 0446     		mov	r4, r0
 1854              	.LVL153:
2825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 1855              		.loc 1 2825 3 is_stmt 1 view .LVU655
 1856              	.L138:
 1857              		.loc 1 2825 48 view .LVU656
 1858              		.loc 1 2825 9 is_stmt 0 view .LVU657
 1859 0010 194B     		ldr	r3, .L148+4
 1860 0012 1B68     		ldr	r3, [r3]
 1861              		.loc 1 2825 48 view .LVU658
 1862 0014 13F0006F 		tst	r3, #134217728
 1863 0018 06D0     		beq	.L146
2826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 90


2827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 1864              		.loc 1 2827 5 is_stmt 1 view .LVU659
 1865              		.loc 1 2827 20 is_stmt 0 view .LVU660
 1866 001a FFF7FEFF 		bl	HAL_GetTick
 1867              	.LVL154:
 1868              		.loc 1 2827 23 view .LVU661
 1869 001e 001B     		subs	r0, r0, r4
 1870              		.loc 1 2827 5 view .LVU662
 1871 0020 0228     		cmp	r0, #2
 1872 0022 F5D9     		bls	.L138
2828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* return in case of Timeout detected */
2830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
 1873              		.loc 1 2830 14 view .LVU663
 1874 0024 0320     		movs	r0, #3
 1875              	.L139:
2831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Configure the PLLI2S division factors */
2835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F446xx)
2836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
2837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* I2SPCLK = PLLI2S_VCO / PLLI2SP */
2838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
2839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
2840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, \
2841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                           PLLI2SInit->PLLI2SP, PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR);
2842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) 
2843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       defined(STM32F413xx) || defined(STM32F423xx)
2844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
2845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
2846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
2847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, \
2848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                           PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR);
2849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) 
2850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       defined(STM32F469xx) || defined(STM32F479xx)
2851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * PLLI2SN */
2852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
2853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
2854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLI2S_SAICLK_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR);
2855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F411xE)
2856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
2857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
2858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
2859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
2860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x PLLI2SN */
2861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
2862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
2863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F446xx */
2864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Enable the PLLI2S */
2866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLI2S_ENABLE();
2867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till PLLI2S is ready */
2869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
2870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
2871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 91


2872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
2873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* return in case of Timeout detected */
2875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
2876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****  return HAL_OK;
2880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 1876              		.loc 1 2880 1 view .LVU664
 1877 0026 38BD     		pop	{r3, r4, r5, pc}
 1878              	.LVL155:
 1879              	.L146:
2840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                           PLLI2SInit->PLLI2SP, PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR);
 1880              		.loc 1 2840 3 is_stmt 1 view .LVU665
 1881 0028 2B68     		ldr	r3, [r5]
 1882 002a 6A68     		ldr	r2, [r5, #4]
 1883 002c 43EA8213 		orr	r3, r3, r2, lsl #6
 1884 0030 AA68     		ldr	r2, [r5, #8]
 1885 0032 5208     		lsrs	r2, r2, #1
 1886 0034 013A     		subs	r2, r2, #1
 1887 0036 43EA0243 		orr	r3, r3, r2, lsl #16
 1888 003a EA68     		ldr	r2, [r5, #12]
 1889 003c 43EA0263 		orr	r3, r3, r2, lsl #24
 1890 0040 2A69     		ldr	r2, [r5, #16]
 1891 0042 43EA0273 		orr	r3, r3, r2, lsl #28
 1892 0046 0C4A     		ldr	r2, .L148+4
 1893 0048 C2F88430 		str	r3, [r2, #132]
2866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 1894              		.loc 1 2866 3 view .LVU666
 1895 004c 094B     		ldr	r3, .L148
 1896 004e 0122     		movs	r2, #1
 1897 0050 9A66     		str	r2, [r3, #104]
2869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 1898              		.loc 1 2869 3 view .LVU667
2869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 1899              		.loc 1 2869 26 is_stmt 0 view .LVU668
 1900 0052 FFF7FEFF 		bl	HAL_GetTick
 1901              	.LVL156:
 1902 0056 0446     		mov	r4, r0
 1903              	.LVL157:
2870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 1904              		.loc 1 2870 3 is_stmt 1 view .LVU669
 1905              	.L141:
2870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 1906              		.loc 1 2870 48 view .LVU670
2870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 1907              		.loc 1 2870 9 is_stmt 0 view .LVU671
 1908 0058 074B     		ldr	r3, .L148+4
 1909 005a 1B68     		ldr	r3, [r3]
2870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 1910              		.loc 1 2870 48 view .LVU672
 1911 005c 13F0006F 		tst	r3, #134217728
 1912 0060 06D1     		bne	.L147
2872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 1913              		.loc 1 2872 5 is_stmt 1 view .LVU673
2872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 92


 1914              		.loc 1 2872 20 is_stmt 0 view .LVU674
 1915 0062 FFF7FEFF 		bl	HAL_GetTick
 1916              	.LVL158:
2872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 1917              		.loc 1 2872 23 view .LVU675
 1918 0066 001B     		subs	r0, r0, r4
2872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 1919              		.loc 1 2872 5 view .LVU676
 1920 0068 0228     		cmp	r0, #2
 1921 006a F5D9     		bls	.L141
2875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 1922              		.loc 1 2875 14 view .LVU677
 1923 006c 0320     		movs	r0, #3
 1924 006e DAE7     		b	.L139
 1925              	.L147:
2879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 1926              		.loc 1 2879 9 view .LVU678
 1927 0070 0020     		movs	r0, #0
 1928 0072 D8E7     		b	.L139
 1929              	.L149:
 1930              		.align	2
 1931              	.L148:
 1932 0074 00004742 		.word	1111949312
 1933 0078 00380240 		.word	1073887232
 1934              		.cfi_endproc
 1935              	.LFE239:
 1936              		.fnend
 1938              		.section	.text.HAL_RCCEx_DisablePLLI2S,"ax",%progbits
 1939              		.align	1
 1940              		.global	HAL_RCCEx_DisablePLLI2S
 1941              		.syntax unified
 1942              		.thumb
 1943              		.thumb_func
 1945              	HAL_RCCEx_DisablePLLI2S:
 1946              		.fnstart
 1947              	.LFB240:
2881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Disable PLLI2S.
2884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
2885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
2887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 1948              		.loc 1 2887 1 is_stmt 1 view -0
 1949              		.cfi_startproc
 1950              		@ args = 0, pretend = 0, frame = 0
 1951              		@ frame_needed = 0, uses_anonymous_args = 0
 1952 0000 10B5     		push	{r4, lr}
 1953              		.save {r4, lr}
 1954              	.LCFI5:
 1955              		.cfi_def_cfa_offset 8
 1956              		.cfi_offset 4, -8
 1957              		.cfi_offset 14, -4
2888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart;
 1958              		.loc 1 2888 3 view .LVU680
2889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Disable the PLLI2S */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 93


2891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLI2S_DISABLE();
 1959              		.loc 1 2891 3 view .LVU681
 1960 0002 0A4B     		ldr	r3, .L157
 1961 0004 0022     		movs	r2, #0
 1962 0006 9A66     		str	r2, [r3, #104]
2892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till PLLI2S is disabled */
2894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
 1963              		.loc 1 2894 3 view .LVU682
 1964              		.loc 1 2894 26 is_stmt 0 view .LVU683
 1965 0008 FFF7FEFF 		bl	HAL_GetTick
 1966              	.LVL159:
 1967 000c 0446     		mov	r4, r0
 1968              	.LVL160:
2895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while(READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 1969              		.loc 1 2895 3 is_stmt 1 view .LVU684
 1970              	.L151:
 1971              		.loc 1 2895 45 view .LVU685
 1972              		.loc 1 2895 9 is_stmt 0 view .LVU686
 1973 000e 084B     		ldr	r3, .L157+4
 1974 0010 1B68     		ldr	r3, [r3]
 1975              		.loc 1 2895 45 view .LVU687
 1976 0012 13F0006F 		tst	r3, #134217728
 1977 0016 06D0     		beq	.L156
2896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 1978              		.loc 1 2897 5 is_stmt 1 view .LVU688
 1979              		.loc 1 2897 20 is_stmt 0 view .LVU689
 1980 0018 FFF7FEFF 		bl	HAL_GetTick
 1981              	.LVL161:
 1982              		.loc 1 2897 23 view .LVU690
 1983 001c 001B     		subs	r0, r0, r4
 1984              		.loc 1 2897 5 view .LVU691
 1985 001e 0228     		cmp	r0, #2
 1986 0020 F5D9     		bls	.L151
2898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* return in case of Timeout detected */
2900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
 1987              		.loc 1 2900 14 view .LVU692
 1988 0022 0320     		movs	r0, #3
 1989 0024 00E0     		b	.L152
 1990              	.L156:
2901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return HAL_OK;
 1991              		.loc 1 2904 10 view .LVU693
 1992 0026 0020     		movs	r0, #0
 1993              	.L152:
2905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 1994              		.loc 1 2905 1 view .LVU694
 1995 0028 10BD     		pop	{r4, pc}
 1996              	.LVL162:
 1997              	.L158:
 1998              		.loc 1 2905 1 view .LVU695
 1999 002a 00BF     		.align	2
 2000              	.L157:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 94


 2001 002c 00004742 		.word	1111949312
 2002 0030 00380240 		.word	1073887232
 2003              		.cfi_endproc
 2004              	.LFE240:
 2005              		.fnend
 2007              		.section	.text.HAL_RCCEx_EnablePLLSAI,"ax",%progbits
 2008              		.align	1
 2009              		.global	HAL_RCCEx_EnablePLLSAI
 2010              		.syntax unified
 2011              		.thumb
 2012              		.thumb_func
 2014              	HAL_RCCEx_EnablePLLSAI:
 2015              		.fnstart
 2016              	.LVL163:
 2017              	.LFB241:
2906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_PLLI2S_SUPPORT */
2908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_PLLSAI_SUPPORT)
2910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Enable PLLSAI.
2912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  PLLSAIInit  pointer to an RCC_PLLSAIInitTypeDef structure that
2913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         contains the configuration information for the PLLSAI
2914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
2915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI(RCC_PLLSAIInitTypeDef  *PLLSAIInit)
2917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 2018              		.loc 1 2917 1 is_stmt 1 view -0
 2019              		.cfi_startproc
 2020              		@ args = 0, pretend = 0, frame = 0
 2021              		@ frame_needed = 0, uses_anonymous_args = 0
 2022              		.loc 1 2917 1 is_stmt 0 view .LVU697
 2023 0000 38B5     		push	{r3, r4, r5, lr}
 2024              		.save {r3, r4, r5, lr}
 2025              	.LCFI6:
 2026              		.cfi_def_cfa_offset 16
 2027              		.cfi_offset 3, -16
 2028              		.cfi_offset 4, -12
 2029              		.cfi_offset 5, -8
 2030              		.cfi_offset 14, -4
 2031 0002 0546     		mov	r5, r0
2918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart;
 2032              		.loc 1 2918 3 is_stmt 1 view .LVU698
2919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check for parameters */
2921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIInit->PLLSAIN));
 2033              		.loc 1 2921 3 view .LVU699
2922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIInit->PLLSAIQ));
 2034              		.loc 1 2922 3 view .LVU700
2923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_PLLSAICFGR_PLLSAIM)
2924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLLSAIM_VALUE(PLLSAIInit->PLLSAIM));
 2035              		.loc 1 2924 3 view .LVU701
2925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_PLLSAICFGR_PLLSAIM */
2926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_PLLSAICFGR_PLLSAIP)
2927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLLSAIP_VALUE(PLLSAIInit->PLLSAIP));
 2036              		.loc 1 2927 3 view .LVU702
2928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_PLLSAICFGR_PLLSAIP */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 95


2929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_PLLSAICFGR_PLLSAIR)
2930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIInit->PLLSAIR));
2931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_PLLSAICFGR_PLLSAIR */
2932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Disable the PLLSAI */
2934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLSAI_DISABLE();
 2037              		.loc 1 2934 3 view .LVU703
 2038 0004 1A4B     		ldr	r3, .L170
 2039 0006 0022     		movs	r2, #0
 2040 0008 1A67     		str	r2, [r3, #112]
2935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till PLLSAI is disabled */
2937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
 2041              		.loc 1 2937 3 view .LVU704
 2042              		.loc 1 2937 26 is_stmt 0 view .LVU705
 2043 000a FFF7FEFF 		bl	HAL_GetTick
 2044              	.LVL164:
 2045              		.loc 1 2937 26 view .LVU706
 2046 000e 0446     		mov	r4, r0
 2047              	.LVL165:
2938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 2048              		.loc 1 2938 3 is_stmt 1 view .LVU707
 2049              	.L160:
 2050              		.loc 1 2938 37 view .LVU708
 2051              		.loc 1 2938 9 is_stmt 0 view .LVU709
 2052 0010 184B     		ldr	r3, .L170+4
 2053 0012 1B68     		ldr	r3, [r3]
 2054              		.loc 1 2938 37 view .LVU710
 2055 0014 13F0005F 		tst	r3, #536870912
 2056 0018 06D0     		beq	.L168
2939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 2057              		.loc 1 2940 5 is_stmt 1 view .LVU711
 2058              		.loc 1 2940 20 is_stmt 0 view .LVU712
 2059 001a FFF7FEFF 		bl	HAL_GetTick
 2060              	.LVL166:
 2061              		.loc 1 2940 23 view .LVU713
 2062 001e 001B     		subs	r0, r0, r4
 2063              		.loc 1 2940 5 view .LVU714
 2064 0020 0228     		cmp	r0, #2
 2065 0022 F5D9     		bls	.L160
2941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* return in case of Timeout detected */
2943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
 2066              		.loc 1 2943 14 view .LVU715
 2067 0024 0320     		movs	r0, #3
 2068              	.L161:
2944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Configure the PLLSAI division factors */
2948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F446xx)
2949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLSAIN/PLLSAIM) */
2950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* SAIPCLK = PLLSAI_VCO / PLLSAIP */
2951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* SAIQCLK = PLLSAI_VCO / PLLSAIQ */
2952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
2953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIM, PLLSAIInit->PLLSAIN, \
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 96


2954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                           PLLSAIInit->PLLSAIP, PLLSAIInit->PLLSAIQ, 0U);
2955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F469xx) || defined(STM32F479xx)
2956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * PLLSAIN */
2957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* SAIPCLK = PLLSAI_VCO / PLLSAIP */
2958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* SAIQCLK = PLLSAI_VCO / PLLSAIQ */
2959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
2960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIN, PLLSAIInit->PLLSAIP, \
2961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                           PLLSAIInit->PLLSAIQ, PLLSAIInit->PLLSAIR);
2962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
2963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x PLLSAIN */
2964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* SAIQCLK = PLLSAI_VCO / PLLSAIQ */
2965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
2966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIN, PLLSAIInit->PLLSAIQ, PLLSAIInit->PLLSAIR);
2967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F446xx */
2968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Enable the PLLSAI */
2970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLSAI_ENABLE();
2971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till PLLSAI is ready */
2973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
2974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
2975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
2976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
2977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
2978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* return in case of Timeout detected */
2979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
2980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
2981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
2982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****  return HAL_OK;
2984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 2069              		.loc 1 2984 1 view .LVU716
 2070 0026 38BD     		pop	{r3, r4, r5, pc}
 2071              	.LVL167:
 2072              	.L168:
2953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                           PLLSAIInit->PLLSAIP, PLLSAIInit->PLLSAIQ, 0U);
 2073              		.loc 1 2953 3 is_stmt 1 view .LVU717
 2074 0028 2B68     		ldr	r3, [r5]
 2075 002a 6A68     		ldr	r2, [r5, #4]
 2076 002c 43EA8213 		orr	r3, r3, r2, lsl #6
 2077 0030 AA68     		ldr	r2, [r5, #8]
 2078 0032 5208     		lsrs	r2, r2, #1
 2079 0034 013A     		subs	r2, r2, #1
 2080 0036 43EA0243 		orr	r3, r3, r2, lsl #16
 2081 003a EA68     		ldr	r2, [r5, #12]
 2082 003c 43EA0263 		orr	r3, r3, r2, lsl #24
 2083 0040 0C4A     		ldr	r2, .L170+4
 2084 0042 C2F88830 		str	r3, [r2, #136]
2970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2085              		.loc 1 2970 3 view .LVU718
 2086 0046 0A4B     		ldr	r3, .L170
 2087 0048 0122     		movs	r2, #1
 2088 004a 1A67     		str	r2, [r3, #112]
2973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 2089              		.loc 1 2973 3 view .LVU719
2973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 2090              		.loc 1 2973 26 is_stmt 0 view .LVU720
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 97


 2091 004c FFF7FEFF 		bl	HAL_GetTick
 2092              	.LVL168:
 2093 0050 0446     		mov	r4, r0
 2094              	.LVL169:
2974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2095              		.loc 1 2974 3 is_stmt 1 view .LVU721
 2096              	.L163:
2974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2097              		.loc 1 2974 37 view .LVU722
2974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2098              		.loc 1 2974 9 is_stmt 0 view .LVU723
 2099 0052 084B     		ldr	r3, .L170+4
 2100 0054 1B68     		ldr	r3, [r3]
2974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2101              		.loc 1 2974 37 view .LVU724
 2102 0056 13F0005F 		tst	r3, #536870912
 2103 005a 06D1     		bne	.L169
2976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2104              		.loc 1 2976 5 is_stmt 1 view .LVU725
2976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2105              		.loc 1 2976 20 is_stmt 0 view .LVU726
 2106 005c FFF7FEFF 		bl	HAL_GetTick
 2107              	.LVL170:
2976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2108              		.loc 1 2976 23 view .LVU727
 2109 0060 001B     		subs	r0, r0, r4
2976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2110              		.loc 1 2976 5 view .LVU728
 2111 0062 0228     		cmp	r0, #2
 2112 0064 F5D9     		bls	.L163
2979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 2113              		.loc 1 2979 14 view .LVU729
 2114 0066 0320     		movs	r0, #3
 2115 0068 DDE7     		b	.L161
 2116              	.L169:
2983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 2117              		.loc 1 2983 9 view .LVU730
 2118 006a 0020     		movs	r0, #0
 2119 006c DBE7     		b	.L161
 2120              	.L171:
 2121 006e 00BF     		.align	2
 2122              	.L170:
 2123 0070 00004742 		.word	1111949312
 2124 0074 00380240 		.word	1073887232
 2125              		.cfi_endproc
 2126              	.LFE241:
 2127              		.fnend
 2129              		.section	.text.HAL_RCCEx_DisablePLLSAI,"ax",%progbits
 2130              		.align	1
 2131              		.global	HAL_RCCEx_DisablePLLSAI
 2132              		.syntax unified
 2133              		.thumb
 2134              		.thumb_func
 2136              	HAL_RCCEx_DisablePLLSAI:
 2137              		.fnstart
 2138              	.LFB242:
2985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 98


2986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
2987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Disable PLLSAI.
2988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
2989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
2990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI(void)
2991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 2139              		.loc 1 2991 1 is_stmt 1 view -0
 2140              		.cfi_startproc
 2141              		@ args = 0, pretend = 0, frame = 0
 2142              		@ frame_needed = 0, uses_anonymous_args = 0
 2143 0000 10B5     		push	{r4, lr}
 2144              		.save {r4, lr}
 2145              	.LCFI7:
 2146              		.cfi_def_cfa_offset 8
 2147              		.cfi_offset 4, -8
 2148              		.cfi_offset 14, -4
2992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart;
 2149              		.loc 1 2992 3 view .LVU732
2993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Disable the PLLSAI */
2995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   __HAL_RCC_PLLSAI_DISABLE();
 2150              		.loc 1 2995 3 view .LVU733
 2151 0002 0A4B     		ldr	r3, .L179
 2152 0004 0022     		movs	r2, #0
 2153 0006 1A67     		str	r2, [r3, #112]
2996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
2997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till PLLSAI is disabled */
2998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
 2154              		.loc 1 2998 3 view .LVU734
 2155              		.loc 1 2998 26 is_stmt 0 view .LVU735
 2156 0008 FFF7FEFF 		bl	HAL_GetTick
 2157              	.LVL171:
 2158 000c 0446     		mov	r4, r0
 2159              	.LVL172:
2999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 2160              		.loc 1 2999 3 is_stmt 1 view .LVU736
 2161              	.L173:
 2162              		.loc 1 2999 37 view .LVU737
 2163              		.loc 1 2999 9 is_stmt 0 view .LVU738
 2164 000e 084B     		ldr	r3, .L179+4
 2165 0010 1B68     		ldr	r3, [r3]
 2166              		.loc 1 2999 37 view .LVU739
 2167 0012 13F0005F 		tst	r3, #536870912
 2168 0016 06D0     		beq	.L178
3000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 2169              		.loc 1 3001 5 is_stmt 1 view .LVU740
 2170              		.loc 1 3001 20 is_stmt 0 view .LVU741
 2171 0018 FFF7FEFF 		bl	HAL_GetTick
 2172              	.LVL173:
 2173              		.loc 1 3001 23 view .LVU742
 2174 001c 001B     		subs	r0, r0, r4
 2175              		.loc 1 3001 5 view .LVU743
 2176 001e 0228     		cmp	r0, #2
 2177 0020 F5D9     		bls	.L173
3002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* return in case of Timeout detected */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 99


3004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
 2178              		.loc 1 3004 14 view .LVU744
 2179 0022 0320     		movs	r0, #3
 2180 0024 00E0     		b	.L174
 2181              	.L178:
3005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return HAL_OK;
 2182              		.loc 1 3008 10 view .LVU745
 2183 0026 0020     		movs	r0, #0
 2184              	.L174:
3009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 2185              		.loc 1 3009 1 view .LVU746
 2186 0028 10BD     		pop	{r4, pc}
 2187              	.LVL174:
 2188              	.L180:
 2189              		.loc 1 3009 1 view .LVU747
 2190 002a 00BF     		.align	2
 2191              	.L179:
 2192 002c 00004742 		.word	1111949312
 2193 0030 00380240 		.word	1073887232
 2194              		.cfi_endproc
 2195              	.LFE242:
 2196              		.fnend
 2198              		.global	__aeabi_uldivmod
 2199              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2200              		.align	1
 2201              		.global	HAL_RCC_GetSysClockFreq
 2202              		.syntax unified
 2203              		.thumb
 2204              		.thumb_func
 2206              	HAL_RCC_GetSysClockFreq:
 2207              		.fnstart
 2208              	.LFB243:
3010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_PLLSAI_SUPPORT */
3012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
3014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @}
3015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
3016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F446xx)
3018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
3019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Returns the SYSCLK frequency
3020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
3021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   This function implementation is valid only for STM32F446xx devices.
3022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   This function add the PLL/PLLR System clock source
3023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
3024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   The system frequency computed by this function is not the real
3025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         frequency in the chip. It is calculated based on the predefined
3026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         constant and the selected clock source:
3027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
3028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
3029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note     If SYSCLK source is PLL or PLLR, function returns values based on HSE_VALUE(**)
3030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
3031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 100


3032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *               16 MHz) but the real value may vary depending on the variations
3033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *               in voltage and temperature.
3034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
3035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
3036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *                frequency of the crystal used. Otherwise, this function may
3037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *                have wrong result.
3038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
3039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   The result of this function could be not correct when using fractional
3040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         value for HSE crystal.
3041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
3042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   This function can be used by the user application to compute the
3043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         baudrate for the communication peripherals or configure other parameters.
3044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
3045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Each time SYSCLK changes, this function must be called to update the
3046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
3047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
3048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
3049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval SYSCLK frequency
3050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
3051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** uint32_t HAL_RCC_GetSysClockFreq(void)
3052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 2209              		.loc 1 3052 1 is_stmt 1 view -0
 2210              		.cfi_startproc
 2211              		@ args = 0, pretend = 0, frame = 0
 2212              		@ frame_needed = 0, uses_anonymous_args = 0
 2213 0000 08B5     		push	{r3, lr}
 2214              	.LCFI8:
 2215              		.cfi_def_cfa_offset 8
 2216              		.cfi_offset 3, -8
 2217              		.cfi_offset 14, -4
3053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllm = 0U;
 2218              		.loc 1 3053 3 view .LVU749
 2219              	.LVL175:
3054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllvco = 0U;
 2220              		.loc 1 3054 3 view .LVU750
3055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllp = 0U;
 2221              		.loc 1 3055 3 view .LVU751
3056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t pllr = 0U;
 2222              		.loc 1 3056 3 view .LVU752
3057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t sysclockfreq = 0U;
 2223              		.loc 1 3057 3 view .LVU753
3058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get SYSCLK source -------------------------------------------------------*/
3060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 2224              		.loc 1 3060 3 view .LVU754
 2225              		.loc 1 3060 16 is_stmt 0 view .LVU755
 2226 0002 604B     		ldr	r3, .L192
 2227 0004 9B68     		ldr	r3, [r3, #8]
 2228              		.loc 1 3060 21 view .LVU756
 2229 0006 03F00C03 		and	r3, r3, #12
 2230              		.loc 1 3060 3 view .LVU757
 2231 000a 082B     		cmp	r3, #8
 2232 000c 07D0     		beq	.L182
 2233 000e 0C2B     		cmp	r3, #12
 2234 0010 5FD0     		beq	.L183
 2235 0012 042B     		cmp	r3, #4
 2236 0014 01D0     		beq	.L191
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 101


 2237 0016 5C48     		ldr	r0, .L192+4
 2238              	.LVL176:
3061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
3063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       sysclockfreq = HSI_VALUE;
3065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****        break;
3066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
3068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       sysclockfreq = HSE_VALUE;
3070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
3071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
3073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
3075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       SYSCLK = PLL_VCO / PLLP */
3076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
3077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
3078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* HSE used as PLL clock source */
3080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
3081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       else
3083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* HSI used as PLL clock source */
3085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
3086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
3088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       sysclockfreq = pllvco/pllp;
3090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
3091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
3093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
3095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       SYSCLK = PLL_VCO / PLLR */
3096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
3097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
3098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* HSE used as PLL clock source */
3100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
3101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       else
3103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* HSI used as PLL clock source */
3105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
3106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
3108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       sysclockfreq = pllvco/pllr;
3110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
3111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     default:
3113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       sysclockfreq = HSI_VALUE;
3115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 102


3116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return sysclockfreq;
 2239              		.loc 1 3118 3 is_stmt 1 view .LVU758
 2240              	.L181:
3119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 2241              		.loc 1 3119 1 is_stmt 0 view .LVU759
 2242 0018 08BD     		pop	{r3, pc}
 2243              	.LVL177:
 2244              	.L191:
3069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
 2245              		.loc 1 3069 20 view .LVU760
 2246 001a 5C48     		ldr	r0, .L192+8
 2247 001c FCE7     		b	.L181
 2248              	.L182:
3072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2249              		.loc 1 3072 5 is_stmt 1 view .LVU761
3073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 2250              		.loc 1 3073 5 view .LVU762
3076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 2251              		.loc 1 3076 7 view .LVU763
3076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 2252              		.loc 1 3076 19 is_stmt 0 view .LVU764
 2253 001e 594B     		ldr	r3, .L192
 2254 0020 5A68     		ldr	r2, [r3, #4]
3076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 2255              		.loc 1 3076 12 view .LVU765
 2256 0022 02F03F02 		and	r2, r2, #63
 2257              	.LVL178:
3077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2258              		.loc 1 3077 7 is_stmt 1 view .LVU766
3077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2259              		.loc 1 3077 10 is_stmt 0 view .LVU767
 2260 0026 5B68     		ldr	r3, [r3, #4]
3077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2261              		.loc 1 3077 7 view .LVU768
 2262 0028 13F4800F 		tst	r3, #4194304
 2263 002c 2CD0     		beq	.L185
3080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2264              		.loc 1 3080 9 is_stmt 1 view .LVU769
3080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2265              		.loc 1 3080 74 is_stmt 0 view .LVU770
 2266 002e 554B     		ldr	r3, .L192
 2267 0030 5868     		ldr	r0, [r3, #4]
3080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2268              		.loc 1 3080 56 view .LVU771
 2269 0032 C0F38810 		ubfx	r0, r0, #6, #9
3080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2270              		.loc 1 3080 53 view .LVU772
 2271 0036 4FEA401C 		lsl	ip, r0, #5
 2272 003a BCEB000C 		subs	ip, ip, r0
 2273 003e 6EEB0E0E 		sbc	lr, lr, lr
 2274 0042 4FEA8E13 		lsl	r3, lr, #6
 2275 0046 43EA9C63 		orr	r3, r3, ip, lsr #26
 2276 004a 4FEA8C11 		lsl	r1, ip, #6
 2277 004e B1EB0C01 		subs	r1, r1, ip
 2278 0052 63EB0E03 		sbc	r3, r3, lr
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 103


 2279 0056 DB00     		lsls	r3, r3, #3
 2280 0058 43EA5173 		orr	r3, r3, r1, lsr #29
 2281 005c C900     		lsls	r1, r1, #3
 2282 005e 11EB000C 		adds	ip, r1, r0
 2283 0062 43F10003 		adc	r3, r3, #0
 2284 0066 D902     		lsls	r1, r3, #11
3080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2285              		.loc 1 3080 130 view .LVU773
 2286 0068 0023     		movs	r3, #0
 2287 006a 4FEACC20 		lsl	r0, ip, #11
 2288 006e 41EA5C51 		orr	r1, r1, ip, lsr #21
 2289 0072 FFF7FEFF 		bl	__aeabi_uldivmod
 2290              	.LVL179:
 2291              	.L186:
3087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2292              		.loc 1 3087 7 is_stmt 1 view .LVU774
3087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2293              		.loc 1 3087 23 is_stmt 0 view .LVU775
 2294 0076 434B     		ldr	r3, .L192
 2295 0078 5B68     		ldr	r3, [r3, #4]
3087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2296              		.loc 1 3087 51 view .LVU776
 2297 007a C3F30143 		ubfx	r3, r3, #16, #2
3087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2298              		.loc 1 3087 76 view .LVU777
 2299 007e 0133     		adds	r3, r3, #1
3087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2300              		.loc 1 3087 12 view .LVU778
 2301 0080 5B00     		lsls	r3, r3, #1
 2302              	.LVL180:
3089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
 2303              		.loc 1 3089 7 is_stmt 1 view .LVU779
3089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
 2304              		.loc 1 3089 20 is_stmt 0 view .LVU780
 2305 0082 B0FBF3F0 		udiv	r0, r0, r3
 2306              	.LVL181:
3090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 2307              		.loc 1 3090 7 is_stmt 1 view .LVU781
 2308 0086 C7E7     		b	.L181
 2309              	.LVL182:
 2310              	.L185:
3085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2311              		.loc 1 3085 9 view .LVU782
3085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2312              		.loc 1 3085 74 is_stmt 0 view .LVU783
 2313 0088 3E4B     		ldr	r3, .L192
 2314 008a 5868     		ldr	r0, [r3, #4]
3085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2315              		.loc 1 3085 56 view .LVU784
 2316 008c C0F38810 		ubfx	r0, r0, #6, #9
3085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2317              		.loc 1 3085 53 view .LVU785
 2318 0090 4FEA401C 		lsl	ip, r0, #5
 2319 0094 BCEB000C 		subs	ip, ip, r0
 2320 0098 6EEB0E0E 		sbc	lr, lr, lr
 2321 009c 4FEA8E13 		lsl	r3, lr, #6
 2322 00a0 43EA9C63 		orr	r3, r3, ip, lsr #26
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 104


 2323 00a4 4FEA8C11 		lsl	r1, ip, #6
 2324 00a8 B1EB0C01 		subs	r1, r1, ip
 2325 00ac 63EB0E03 		sbc	r3, r3, lr
 2326 00b0 DB00     		lsls	r3, r3, #3
 2327 00b2 43EA5173 		orr	r3, r3, r1, lsr #29
 2328 00b6 C900     		lsls	r1, r1, #3
 2329 00b8 11EB000C 		adds	ip, r1, r0
 2330 00bc 43F10003 		adc	r3, r3, #0
 2331 00c0 9902     		lsls	r1, r3, #10
3085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2332              		.loc 1 3085 130 view .LVU786
 2333 00c2 0023     		movs	r3, #0
 2334 00c4 4FEA8C20 		lsl	r0, ip, #10
 2335 00c8 41EA9C51 		orr	r1, r1, ip, lsr #22
 2336 00cc FFF7FEFF 		bl	__aeabi_uldivmod
 2337              	.LVL183:
3085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2338              		.loc 1 3085 130 view .LVU787
 2339 00d0 D1E7     		b	.L186
 2340              	.LVL184:
 2341              	.L183:
3092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2342              		.loc 1 3092 5 is_stmt 1 view .LVU788
3093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 2343              		.loc 1 3093 5 view .LVU789
3096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 2344              		.loc 1 3096 7 view .LVU790
3096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 2345              		.loc 1 3096 19 is_stmt 0 view .LVU791
 2346 00d2 2C4B     		ldr	r3, .L192
 2347 00d4 5A68     		ldr	r2, [r3, #4]
3096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 2348              		.loc 1 3096 12 view .LVU792
 2349 00d6 02F03F02 		and	r2, r2, #63
 2350              	.LVL185:
3097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2351              		.loc 1 3097 7 is_stmt 1 view .LVU793
3097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2352              		.loc 1 3097 10 is_stmt 0 view .LVU794
 2353 00da 5B68     		ldr	r3, [r3, #4]
3097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2354              		.loc 1 3097 7 view .LVU795
 2355 00dc 13F4800F 		tst	r3, #4194304
 2356 00e0 2AD0     		beq	.L187
3100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2357              		.loc 1 3100 9 is_stmt 1 view .LVU796
3100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2358              		.loc 1 3100 74 is_stmt 0 view .LVU797
 2359 00e2 284B     		ldr	r3, .L192
 2360 00e4 5868     		ldr	r0, [r3, #4]
3100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2361              		.loc 1 3100 56 view .LVU798
 2362 00e6 C0F38810 		ubfx	r0, r0, #6, #9
3100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2363              		.loc 1 3100 53 view .LVU799
 2364 00ea 4FEA401C 		lsl	ip, r0, #5
 2365 00ee BCEB000C 		subs	ip, ip, r0
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 105


 2366 00f2 6EEB0E0E 		sbc	lr, lr, lr
 2367 00f6 4FEA8E13 		lsl	r3, lr, #6
 2368 00fa 43EA9C63 		orr	r3, r3, ip, lsr #26
 2369 00fe 4FEA8C11 		lsl	r1, ip, #6
 2370 0102 B1EB0C01 		subs	r1, r1, ip
 2371 0106 63EB0E03 		sbc	r3, r3, lr
 2372 010a DB00     		lsls	r3, r3, #3
 2373 010c 43EA5173 		orr	r3, r3, r1, lsr #29
 2374 0110 C900     		lsls	r1, r1, #3
 2375 0112 11EB000C 		adds	ip, r1, r0
 2376 0116 43F10003 		adc	r3, r3, #0
 2377 011a D902     		lsls	r1, r3, #11
3100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2378              		.loc 1 3100 130 view .LVU800
 2379 011c 0023     		movs	r3, #0
 2380 011e 4FEACC20 		lsl	r0, ip, #11
 2381 0122 41EA5C51 		orr	r1, r1, ip, lsr #21
 2382 0126 FFF7FEFF 		bl	__aeabi_uldivmod
 2383              	.LVL186:
 2384              	.L188:
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2385              		.loc 1 3107 7 is_stmt 1 view .LVU801
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2386              		.loc 1 3107 21 is_stmt 0 view .LVU802
 2387 012a 164B     		ldr	r3, .L192
 2388 012c 5B68     		ldr	r3, [r3, #4]
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2389              		.loc 1 3107 12 view .LVU803
 2390 012e C3F30273 		ubfx	r3, r3, #28, #3
 2391              	.LVL187:
3109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
 2392              		.loc 1 3109 7 is_stmt 1 view .LVU804
3109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       break;
 2393              		.loc 1 3109 20 is_stmt 0 view .LVU805
 2394 0132 B0FBF3F0 		udiv	r0, r0, r3
 2395              	.LVL188:
3110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 2396              		.loc 1 3110 7 is_stmt 1 view .LVU806
 2397 0136 6FE7     		b	.L181
 2398              	.LVL189:
 2399              	.L187:
3105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2400              		.loc 1 3105 9 view .LVU807
3105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2401              		.loc 1 3105 74 is_stmt 0 view .LVU808
 2402 0138 124B     		ldr	r3, .L192
 2403 013a 5868     		ldr	r0, [r3, #4]
3105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2404              		.loc 1 3105 56 view .LVU809
 2405 013c C0F38810 		ubfx	r0, r0, #6, #9
3105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2406              		.loc 1 3105 53 view .LVU810
 2407 0140 4FEA401C 		lsl	ip, r0, #5
 2408 0144 BCEB000C 		subs	ip, ip, r0
 2409 0148 6EEB0E0E 		sbc	lr, lr, lr
 2410 014c 4FEA8E13 		lsl	r3, lr, #6
 2411 0150 43EA9C63 		orr	r3, r3, ip, lsr #26
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 106


 2412 0154 4FEA8C11 		lsl	r1, ip, #6
 2413 0158 B1EB0C01 		subs	r1, r1, ip
 2414 015c 63EB0E03 		sbc	r3, r3, lr
 2415 0160 DB00     		lsls	r3, r3, #3
 2416 0162 43EA5173 		orr	r3, r3, r1, lsr #29
 2417 0166 C900     		lsls	r1, r1, #3
 2418 0168 11EB000C 		adds	ip, r1, r0
 2419 016c 43F10003 		adc	r3, r3, #0
 2420 0170 9902     		lsls	r1, r3, #10
3105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2421              		.loc 1 3105 130 view .LVU811
 2422 0172 0023     		movs	r3, #0
 2423 0174 4FEA8C20 		lsl	r0, ip, #10
 2424 0178 41EA9C51 		orr	r1, r1, ip, lsr #22
 2425 017c FFF7FEFF 		bl	__aeabi_uldivmod
 2426              	.LVL190:
3105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 2427              		.loc 1 3105 130 view .LVU812
 2428 0180 D3E7     		b	.L188
 2429              	.L193:
 2430 0182 00BF     		.align	2
 2431              	.L192:
 2432 0184 00380240 		.word	1073887232
 2433 0188 0024F400 		.word	16000000
 2434 018c 0048E801 		.word	32000000
 2435              		.cfi_endproc
 2436              	.LFE243:
 2437              		.cantunwind
 2438              		.fnend
 2440              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
 2441              		.align	1
 2442              		.global	HAL_RCC_DeInit
 2443              		.syntax unified
 2444              		.thumb
 2445              		.thumb_func
 2447              	HAL_RCC_DeInit:
 2448              		.fnstart
 2449              	.LFB244:
3120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F446xx */
3121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
3123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @}
3124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
3125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
3127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @}
3128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
3129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
3131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Resets the RCC clock configuration to the default reset state.
3132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   The default reset state of the clock configuration is given below:
3133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            - HSI ON and used as system clock source
3134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            - HSE, PLL, PLLI2S and PLLSAI OFF
3135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            - AHB, APB1 and APB2 prescaler set to 1.
3136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            - CSS, MCO1 and MCO2 OFF
3137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            - All interrupts disabled
3138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   This function doesn't modify the configuration of the
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 107


3139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            - Peripheral clocks
3140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *            - LSI, LSE and RTC clocks
3141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
3142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
3143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
3144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 2450              		.loc 1 3144 1 is_stmt 1 view -0
 2451              		.cfi_startproc
 2452              		@ args = 0, pretend = 0, frame = 0
 2453              		@ frame_needed = 0, uses_anonymous_args = 0
 2454 0000 38B5     		push	{r3, r4, r5, lr}
 2455              		.save {r3, r4, r5, lr}
 2456              	.LCFI9:
 2457              		.cfi_def_cfa_offset 16
 2458              		.cfi_offset 3, -16
 2459              		.cfi_offset 4, -12
 2460              		.cfi_offset 5, -8
 2461              		.cfi_offset 14, -4
3145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart;
 2462              		.loc 1 3145 3 view .LVU814
3146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get Start Tick */
3148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
 2463              		.loc 1 3148 3 view .LVU815
 2464              		.loc 1 3148 26 is_stmt 0 view .LVU816
 2465 0002 FFF7FEFF 		bl	HAL_GetTick
 2466              	.LVL191:
 2467 0006 0446     		mov	r4, r0
 2468              	.LVL192:
3149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Set HSION bit to the reset value */
3151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 2469              		.loc 1 3151 3 is_stmt 1 view .LVU817
 2470 0008 564A     		ldr	r2, .L221
 2471 000a 1368     		ldr	r3, [r2]
 2472 000c 43F00103 		orr	r3, r3, #1
 2473 0010 1360     		str	r3, [r2]
3152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till HSI is ready */
3154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 2474              		.loc 1 3154 3 view .LVU818
 2475              	.LVL193:
 2476              	.L195:
 2477              		.loc 1 3154 43 view .LVU819
 2478              		.loc 1 3154 10 is_stmt 0 view .LVU820
 2479 0012 544B     		ldr	r3, .L221
 2480 0014 1B68     		ldr	r3, [r3]
 2481              		.loc 1 3154 43 view .LVU821
 2482 0016 13F0020F 		tst	r3, #2
 2483 001a 06D1     		bne	.L215
3155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 2484              		.loc 1 3156 5 is_stmt 1 view .LVU822
 2485              		.loc 1 3156 21 is_stmt 0 view .LVU823
 2486 001c FFF7FEFF 		bl	HAL_GetTick
 2487              	.LVL194:
 2488              		.loc 1 3156 24 view .LVU824
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 108


 2489 0020 001B     		subs	r0, r0, r4
 2490              		.loc 1 3156 5 view .LVU825
 2491 0022 0228     		cmp	r0, #2
 2492 0024 F5D9     		bls	.L195
3157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
 2493              		.loc 1 3158 14 view .LVU826
 2494 0026 0320     		movs	r0, #3
 2495              	.L196:
3159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Set HSITRIM[4:0] bits to the reset value */
3163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
3164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get Start Tick */
3166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
3167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Reset CFGR register */
3169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   CLEAR_REG(RCC->CFGR);
3170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till clock switch is ready */
3172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
3173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
3175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
3177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get Start Tick */
3181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
3182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Clear HSEON, HSEBYP and CSSON bits */
3184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
3185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till HSE is disabled */
3187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
3188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
3190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
3192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get Start Tick */
3196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
3197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Clear PLLON bit */
3199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
3200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till PLL is disabled */
3202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
3203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
3205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 109


3207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_PLLI2S_SUPPORT)
3211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get Start Tick */
3212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
3213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Reset PLLI2SON bit */
3215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
3216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till PLLI2S is disabled */
3218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
3219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
3221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
3223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_PLLI2S_SUPPORT */
3226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_PLLSAI_SUPPORT)
3228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get Start Tick */
3229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   tickstart = HAL_GetTick();
3230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Reset PLLSAI bit */
3232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
3233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Wait till PLLSAI is disabled */
3235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
3236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
3238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       return HAL_TIMEOUT;
3240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_PLLSAI_SUPPORT */
3243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
3245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) ||
3246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
3247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 
3248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
3249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 
3250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
3251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
3252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx ||
3253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Reset PLLI2SCFGR register to default value */
3255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) ||
3256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     defined(STM32F423xx) || defined(STM32F446xx)
3257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 
3258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) 
3259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
3260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) 
3261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 
3262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F411xE)
3263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 110


3264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx ||
3265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Reset PLLSAICFGR register */
3267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) ||
3268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 
3269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F446xx)
3270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 
3271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */
3272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Disable all interrupts */
3274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | R
3275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_CIR_PLLI2SRDYIE)
3277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
3278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_CIR_PLLI2SRDYIE */
3279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_CIR_PLLSAIRDYIE)
3281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
3282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_CIR_PLLSAIRDYIE */
3283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Clear all interrupt flags */
3285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
3286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_CIR_PLLI2SRDYC)
3288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
3289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_CIR_PLLI2SRDYC */
3290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(RCC_CIR_PLLSAIRDYC)
3292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
3293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_CIR_PLLSAIRDYC */
3294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Clear LSION bit */
3296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
3297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Reset all CSR flags */
3299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
3300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Update the SystemCoreClock global variable */
3302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   SystemCoreClock = HSI_VALUE;
3303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Adapt Systick interrupt period */
3305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
3306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     return HAL_ERROR;
3308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
3310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     return HAL_OK;
3312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 2496              		.loc 1 3313 1 view .LVU827
 2497 0028 38BD     		pop	{r3, r4, r5, pc}
 2498              	.LVL195:
 2499              	.L215:
3163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2500              		.loc 1 3163 3 is_stmt 1 view .LVU828
 2501 002a 4E4D     		ldr	r5, .L221
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 111


 2502 002c 2B68     		ldr	r3, [r5]
 2503 002e 43F08003 		orr	r3, r3, #128
 2504 0032 2B60     		str	r3, [r5]
3166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2505              		.loc 1 3166 3 view .LVU829
3166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2506              		.loc 1 3166 26 is_stmt 0 view .LVU830
 2507 0034 FFF7FEFF 		bl	HAL_GetTick
 2508              	.LVL196:
 2509 0038 0446     		mov	r4, r0
 2510              	.LVL197:
3169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2511              		.loc 1 3169 3 is_stmt 1 view .LVU831
 2512 003a 0023     		movs	r3, #0
 2513 003c AB60     		str	r3, [r5, #8]
3172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2514              		.loc 1 3172 3 view .LVU832
 2515              	.LVL198:
 2516              	.L198:
3172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2517              		.loc 1 3172 44 view .LVU833
3172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2518              		.loc 1 3172 10 is_stmt 0 view .LVU834
 2519 003e 494B     		ldr	r3, .L221
 2520 0040 9B68     		ldr	r3, [r3, #8]
3172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2521              		.loc 1 3172 44 view .LVU835
 2522 0042 13F00C0F 		tst	r3, #12
 2523 0046 08D0     		beq	.L216
3174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2524              		.loc 1 3174 5 is_stmt 1 view .LVU836
3174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2525              		.loc 1 3174 21 is_stmt 0 view .LVU837
 2526 0048 FFF7FEFF 		bl	HAL_GetTick
 2527              	.LVL199:
3174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2528              		.loc 1 3174 24 view .LVU838
 2529 004c 001B     		subs	r0, r0, r4
3174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2530              		.loc 1 3174 5 view .LVU839
 2531 004e 41F28833 		movw	r3, #5000
 2532 0052 9842     		cmp	r0, r3
 2533 0054 F3D9     		bls	.L198
3176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 2534              		.loc 1 3176 14 view .LVU840
 2535 0056 0320     		movs	r0, #3
 2536 0058 E6E7     		b	.L196
 2537              	.L216:
3181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2538              		.loc 1 3181 3 is_stmt 1 view .LVU841
3181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2539              		.loc 1 3181 26 is_stmt 0 view .LVU842
 2540 005a FFF7FEFF 		bl	HAL_GetTick
 2541              	.LVL200:
 2542 005e 0446     		mov	r4, r0
 2543              	.LVL201:
3184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 112


 2544              		.loc 1 3184 3 is_stmt 1 view .LVU843
 2545 0060 404A     		ldr	r2, .L221
 2546 0062 1368     		ldr	r3, [r2]
 2547 0064 23F45023 		bic	r3, r3, #851968
 2548 0068 1360     		str	r3, [r2]
3187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2549              		.loc 1 3187 3 view .LVU844
 2550              	.LVL202:
 2551              	.L200:
3187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2552              		.loc 1 3187 43 view .LVU845
3187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2553              		.loc 1 3187 10 is_stmt 0 view .LVU846
 2554 006a 3E4B     		ldr	r3, .L221
 2555 006c 1B68     		ldr	r3, [r3]
3187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2556              		.loc 1 3187 43 view .LVU847
 2557 006e 13F4003F 		tst	r3, #131072
 2558 0072 06D0     		beq	.L217
3189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2559              		.loc 1 3189 5 is_stmt 1 view .LVU848
3189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2560              		.loc 1 3189 21 is_stmt 0 view .LVU849
 2561 0074 FFF7FEFF 		bl	HAL_GetTick
 2562              	.LVL203:
3189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2563              		.loc 1 3189 24 view .LVU850
 2564 0078 001B     		subs	r0, r0, r4
3189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2565              		.loc 1 3189 5 view .LVU851
 2566 007a 6428     		cmp	r0, #100
 2567 007c F5D9     		bls	.L200
3191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 2568              		.loc 1 3191 14 view .LVU852
 2569 007e 0320     		movs	r0, #3
 2570 0080 D2E7     		b	.L196
 2571              	.L217:
3196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2572              		.loc 1 3196 3 is_stmt 1 view .LVU853
3196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2573              		.loc 1 3196 26 is_stmt 0 view .LVU854
 2574 0082 FFF7FEFF 		bl	HAL_GetTick
 2575              	.LVL204:
 2576 0086 0446     		mov	r4, r0
 2577              	.LVL205:
3199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2578              		.loc 1 3199 3 is_stmt 1 view .LVU855
 2579 0088 364A     		ldr	r2, .L221
 2580 008a 1368     		ldr	r3, [r2]
 2581 008c 23F08073 		bic	r3, r3, #16777216
 2582 0090 1360     		str	r3, [r2]
3202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2583              		.loc 1 3202 3 view .LVU856
 2584              	.LVL206:
 2585              	.L202:
3202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2586              		.loc 1 3202 43 view .LVU857
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 113


3202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2587              		.loc 1 3202 10 is_stmt 0 view .LVU858
 2588 0092 344B     		ldr	r3, .L221
 2589 0094 1B68     		ldr	r3, [r3]
3202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2590              		.loc 1 3202 43 view .LVU859
 2591 0096 13F0007F 		tst	r3, #33554432
 2592 009a 06D0     		beq	.L218
3204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2593              		.loc 1 3204 5 is_stmt 1 view .LVU860
3204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2594              		.loc 1 3204 21 is_stmt 0 view .LVU861
 2595 009c FFF7FEFF 		bl	HAL_GetTick
 2596              	.LVL207:
3204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2597              		.loc 1 3204 24 view .LVU862
 2598 00a0 001B     		subs	r0, r0, r4
3204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2599              		.loc 1 3204 5 view .LVU863
 2600 00a2 0228     		cmp	r0, #2
 2601 00a4 F5D9     		bls	.L202
3206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 2602              		.loc 1 3206 14 view .LVU864
 2603 00a6 0320     		movs	r0, #3
 2604 00a8 BEE7     		b	.L196
 2605              	.L218:
3212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2606              		.loc 1 3212 3 is_stmt 1 view .LVU865
3212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2607              		.loc 1 3212 26 is_stmt 0 view .LVU866
 2608 00aa FFF7FEFF 		bl	HAL_GetTick
 2609              	.LVL208:
 2610 00ae 0446     		mov	r4, r0
 2611              	.LVL209:
3215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2612              		.loc 1 3215 3 is_stmt 1 view .LVU867
 2613 00b0 2C4A     		ldr	r2, .L221
 2614 00b2 1368     		ldr	r3, [r2]
 2615 00b4 23F08063 		bic	r3, r3, #67108864
 2616 00b8 1360     		str	r3, [r2]
3218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2617              		.loc 1 3218 3 view .LVU868
 2618              	.LVL210:
 2619              	.L204:
3218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2620              		.loc 1 3218 46 view .LVU869
3218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2621              		.loc 1 3218 10 is_stmt 0 view .LVU870
 2622 00ba 2A4B     		ldr	r3, .L221
 2623 00bc 1B68     		ldr	r3, [r3]
3218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2624              		.loc 1 3218 46 view .LVU871
 2625 00be 13F0006F 		tst	r3, #134217728
 2626 00c2 06D0     		beq	.L219
3220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2627              		.loc 1 3220 5 is_stmt 1 view .LVU872
3220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 114


 2628              		.loc 1 3220 21 is_stmt 0 view .LVU873
 2629 00c4 FFF7FEFF 		bl	HAL_GetTick
 2630              	.LVL211:
3220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2631              		.loc 1 3220 24 view .LVU874
 2632 00c8 001B     		subs	r0, r0, r4
3220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2633              		.loc 1 3220 5 view .LVU875
 2634 00ca 0228     		cmp	r0, #2
 2635 00cc F5D9     		bls	.L204
3222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 2636              		.loc 1 3222 14 view .LVU876
 2637 00ce 0320     		movs	r0, #3
 2638 00d0 AAE7     		b	.L196
 2639              	.L219:
3229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2640              		.loc 1 3229 3 is_stmt 1 view .LVU877
3229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2641              		.loc 1 3229 26 is_stmt 0 view .LVU878
 2642 00d2 FFF7FEFF 		bl	HAL_GetTick
 2643              	.LVL212:
 2644 00d6 0446     		mov	r4, r0
 2645              	.LVL213:
3232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2646              		.loc 1 3232 3 is_stmt 1 view .LVU879
 2647 00d8 224A     		ldr	r2, .L221
 2648 00da 1368     		ldr	r3, [r2]
 2649 00dc 23F08053 		bic	r3, r3, #268435456
 2650 00e0 1360     		str	r3, [r2]
3235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2651              		.loc 1 3235 3 view .LVU880
 2652              	.LVL214:
 2653              	.L206:
3235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2654              		.loc 1 3235 46 view .LVU881
3235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2655              		.loc 1 3235 10 is_stmt 0 view .LVU882
 2656 00e2 204B     		ldr	r3, .L221
 2657 00e4 1B68     		ldr	r3, [r3]
3235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2658              		.loc 1 3235 46 view .LVU883
 2659 00e6 13F0005F 		tst	r3, #536870912
 2660 00ea 06D0     		beq	.L220
3237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2661              		.loc 1 3237 5 is_stmt 1 view .LVU884
3237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2662              		.loc 1 3237 21 is_stmt 0 view .LVU885
 2663 00ec FFF7FEFF 		bl	HAL_GetTick
 2664              	.LVL215:
3237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2665              		.loc 1 3237 24 view .LVU886
 2666 00f0 001B     		subs	r0, r0, r4
3237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
 2667              		.loc 1 3237 5 view .LVU887
 2668 00f2 0228     		cmp	r0, #2
 2669 00f4 F5D9     		bls	.L206
3239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 115


 2670              		.loc 1 3239 14 view .LVU888
 2671 00f6 0320     		movs	r0, #3
 2672 00f8 96E7     		b	.L196
 2673              	.L220:
3247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
 2674              		.loc 1 3247 3 is_stmt 1 view .LVU889
3247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
 2675              		.loc 1 3247 16 is_stmt 0 view .LVU890
 2676 00fa 1A4B     		ldr	r3, .L221
 2677 00fc 1A4A     		ldr	r2, .L221+4
 2678 00fe 5A60     		str	r2, [r3, #4]
3257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) 
 2679              		.loc 1 3257 3 is_stmt 1 view .LVU891
3257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) 
 2680              		.loc 1 3257 19 is_stmt 0 view .LVU892
 2681 0100 C3F88420 		str	r2, [r3, #132]
3270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */
 2682              		.loc 1 3270 3 is_stmt 1 view .LVU893
3270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */
 2683              		.loc 1 3270 19 is_stmt 0 view .LVU894
 2684 0104 02F16042 		add	r2, r2, #-536870912
 2685 0108 C3F88820 		str	r2, [r3, #136]
3274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2686              		.loc 1 3274 3 is_stmt 1 view .LVU895
 2687 010c DA68     		ldr	r2, [r3, #12]
 2688 010e 22F4F852 		bic	r2, r2, #7936
 2689 0112 DA60     		str	r2, [r3, #12]
3277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_CIR_PLLI2SRDYIE */
 2690              		.loc 1 3277 3 view .LVU896
 2691 0114 DA68     		ldr	r2, [r3, #12]
 2692 0116 22F40052 		bic	r2, r2, #8192
 2693 011a DA60     		str	r2, [r3, #12]
3281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_CIR_PLLSAIRDYIE */
 2694              		.loc 1 3281 3 view .LVU897
 2695 011c DA68     		ldr	r2, [r3, #12]
 2696 011e 22F48042 		bic	r2, r2, #16384
 2697 0122 DA60     		str	r2, [r3, #12]
3285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2698              		.loc 1 3285 3 view .LVU898
 2699 0124 DA68     		ldr	r2, [r3, #12]
 2700 0126 42F41F02 		orr	r2, r2, #10420224
 2701 012a DA60     		str	r2, [r3, #12]
3288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_CIR_PLLI2SRDYC */
 2702              		.loc 1 3288 3 view .LVU899
 2703 012c DA68     		ldr	r2, [r3, #12]
 2704 012e 42F40012 		orr	r2, r2, #2097152
 2705 0132 DA60     		str	r2, [r3, #12]
3292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* RCC_CIR_PLLSAIRDYC */
 2706              		.loc 1 3292 3 view .LVU900
 2707 0134 DA68     		ldr	r2, [r3, #12]
 2708 0136 42F48002 		orr	r2, r2, #4194304
 2709 013a DA60     		str	r2, [r3, #12]
3296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2710              		.loc 1 3296 3 view .LVU901
 2711 013c 5A6F     		ldr	r2, [r3, #116]
 2712 013e 22F00102 		bic	r2, r2, #1
 2713 0142 5A67     		str	r2, [r3, #116]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 116


3299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2714              		.loc 1 3299 3 view .LVU902
 2715 0144 5A6F     		ldr	r2, [r3, #116]
 2716 0146 42F08072 		orr	r2, r2, #16777216
 2717 014a 5A67     		str	r2, [r3, #116]
3302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2718              		.loc 1 3302 3 view .LVU903
3302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2719              		.loc 1 3302 19 is_stmt 0 view .LVU904
 2720 014c 074B     		ldr	r3, .L221+8
 2721 014e 084A     		ldr	r2, .L221+12
 2722 0150 1A60     		str	r2, [r3]
3305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2723              		.loc 1 3305 3 is_stmt 1 view .LVU905
3305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2724              		.loc 1 3305 18 is_stmt 0 view .LVU906
 2725 0152 084B     		ldr	r3, .L221+16
 2726 0154 1868     		ldr	r0, [r3]
 2727 0156 FFF7FEFF 		bl	HAL_InitTick
 2728              	.LVL216:
3305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 2729              		.loc 1 3305 3 view .LVU907
 2730 015a 0028     		cmp	r0, #0
 2731 015c 3FF464AF 		beq	.L196
3307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 2732              		.loc 1 3307 12 view .LVU908
 2733 0160 0120     		movs	r0, #1
 2734 0162 61E7     		b	.L196
 2735              	.L222:
 2736              		.align	2
 2737              	.L221:
 2738 0164 00380240 		.word	1073887232
 2739 0168 10300024 		.word	603992080
 2740 016c 00000000 		.word	SystemCoreClock
 2741 0170 0024F400 		.word	16000000
 2742 0174 00000000 		.word	uwTickPrio
 2743              		.cfi_endproc
 2744              	.LFE244:
 2745              		.fnend
 2747              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 2748              		.align	1
 2749              		.global	HAL_RCC_OscConfig
 2750              		.syntax unified
 2751              		.thumb
 2752              		.thumb_func
 2754              	HAL_RCC_OscConfig:
 2755              		.fnstart
 2756              	.LVL217:
 2757              	.LFB245:
3314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) ||
3316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
3317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
3318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
3319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         RCC_OscInitTypeDef.
3320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
3321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         contains the configuration information for the RCC Oscillators.
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 117


3322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   The PLL is not disabled when used as system clock.
3323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
3324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         supported by this API. User should request a transition to LSE Off
3325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         first and then LSE On or LSE Bypass.
3326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
3327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         supported by this API. User should request a transition to HSE Off
3328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         first and then HSE On or HSE Bypass.
3329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
3330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F
3331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval HAL status
3332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
3333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
3334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 2758              		.loc 1 3334 1 is_stmt 1 view -0
 2759              		.cfi_startproc
 2760              		@ args = 0, pretend = 0, frame = 8
 2761              		@ frame_needed = 0, uses_anonymous_args = 0
3335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart, pll_config;
 2762              		.loc 1 3335 3 view .LVU910
3336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check Null pointer */
3338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(RCC_OscInitStruct == NULL)
 2763              		.loc 1 3338 3 view .LVU911
 2764 0000 0028     		cmp	r0, #0
 2765 0002 00F00182 		beq	.L277
3334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   uint32_t tickstart, pll_config;
 2766              		.loc 1 3334 1 is_stmt 0 view .LVU912
 2767 0006 70B5     		push	{r4, r5, r6, lr}
 2768              		.save {r4, r5, r6, lr}
 2769              	.LCFI10:
 2770              		.cfi_def_cfa_offset 16
 2771              		.cfi_offset 4, -16
 2772              		.cfi_offset 5, -12
 2773              		.cfi_offset 6, -8
 2774              		.cfi_offset 14, -4
 2775              		.pad #8
 2776 0008 82B0     		sub	sp, sp, #8
 2777              	.LCFI11:
 2778              		.cfi_def_cfa_offset 24
 2779 000a 0446     		mov	r4, r0
3339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     return HAL_ERROR;
3341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check the parameters */
3344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 2780              		.loc 1 3344 3 is_stmt 1 view .LVU913
3345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------- HSE Configuration ------------------------*/
3346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 2781              		.loc 1 3346 3 view .LVU914
 2782              		.loc 1 3346 27 is_stmt 0 view .LVU915
 2783 000c 0368     		ldr	r3, [r0]
 2784              		.loc 1 3346 3 view .LVU916
 2785 000e 13F0010F 		tst	r3, #1
 2786 0012 41D0     		beq	.L225
3347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 118


3349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 2787              		.loc 1 3349 5 is_stmt 1 view .LVU917
3350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
3351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F446xx)
3352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                         
 2788              		.loc 1 3352 5 view .LVU918
 2789              		.loc 1 3352 9 is_stmt 0 view .LVU919
 2790 0014 994B     		ldr	r3, .L323
 2791 0016 9B68     		ldr	r3, [r3, #8]
 2792 0018 03F00C03 		and	r3, r3, #12
3353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 2793              		.loc 1 3353 128 view .LVU920
 2794 001c 042B     		cmp	r3, #4
 2795 001e 32D0     		beq	.L226
 2796              		.loc 1 3353 9 discriminator 2 view .LVU921
 2797 0020 964B     		ldr	r3, .L323
 2798 0022 9B68     		ldr	r3, [r3, #8]
 2799 0024 03F00C03 		and	r3, r3, #12
3352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 2800              		.loc 1 3352 128 discriminator 2 view .LVU922
 2801 0028 082B     		cmp	r3, #8
 2802 002a 27D0     		beq	.L307
 2803              	.L227:
3354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 2804              		.loc 1 3354 9 discriminator 4 view .LVU923
 2805 002c 934B     		ldr	r3, .L323
 2806 002e 9B68     		ldr	r3, [r3, #8]
 2807 0030 03F00C03 		and	r3, r3, #12
3353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 2808              		.loc 1 3353 128 discriminator 4 view .LVU924
 2809 0034 0C2B     		cmp	r3, #12
 2810 0036 59D0     		beq	.L308
 2811              	.L228:
3355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
3356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                         
3357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
3358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F446xx */
3359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
3361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_ERROR;
3363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     else
3366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Set the new HSE configuration ---------------------------------------*/
3368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 2812              		.loc 1 3368 7 is_stmt 1 view .LVU925
 2813              		.loc 1 3368 7 view .LVU926
 2814 0038 6368     		ldr	r3, [r4, #4]
 2815 003a B3F5803F 		cmp	r3, #65536
 2816 003e 5BD0     		beq	.L309
 2817              		.loc 1 3368 7 discriminator 2 view .LVU927
 2818 0040 B3F5A02F 		cmp	r3, #327680
 2819 0044 5ED0     		beq	.L310
 2820              		.loc 1 3368 7 discriminator 5 view .LVU928
 2821 0046 8D4B     		ldr	r3, .L323
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 119


 2822 0048 1A68     		ldr	r2, [r3]
 2823 004a 22F48032 		bic	r2, r2, #65536
 2824 004e 1A60     		str	r2, [r3]
 2825              		.loc 1 3368 7 discriminator 5 view .LVU929
 2826 0050 1A68     		ldr	r2, [r3]
 2827 0052 22F48022 		bic	r2, r2, #262144
 2828 0056 1A60     		str	r2, [r3]
 2829              	.L231:
 2830              		.loc 1 3368 7 discriminator 7 view .LVU930
3369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check the HSE State */
3371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 2831              		.loc 1 3371 7 discriminator 7 view .LVU931
 2832              		.loc 1 3371 30 is_stmt 0 discriminator 7 view .LVU932
 2833 0058 6368     		ldr	r3, [r4, #4]
 2834              		.loc 1 3371 7 discriminator 7 view .LVU933
 2835 005a 002B     		cmp	r3, #0
 2836 005c 5CD0     		beq	.L233
3372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get Start Tick*/
3374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
 2837              		.loc 1 3374 9 is_stmt 1 view .LVU934
 2838              		.loc 1 3374 32 is_stmt 0 view .LVU935
 2839 005e FFF7FEFF 		bl	HAL_GetTick
 2840              	.LVL218:
 2841              		.loc 1 3374 32 view .LVU936
 2842 0062 0546     		mov	r5, r0
 2843              	.LVL219:
3375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till HSE is ready */
3377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 2844              		.loc 1 3377 9 is_stmt 1 view .LVU937
 2845              	.L234:
 2846              		.loc 1 3377 51 view .LVU938
 2847              		.loc 1 3377 15 is_stmt 0 view .LVU939
 2848 0064 854B     		ldr	r3, .L323
 2849 0066 1B68     		ldr	r3, [r3]
 2850              		.loc 1 3377 51 view .LVU940
 2851 0068 13F4003F 		tst	r3, #131072
 2852 006c 14D1     		bne	.L225
3378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 2853              		.loc 1 3379 11 is_stmt 1 view .LVU941
 2854              		.loc 1 3379 26 is_stmt 0 view .LVU942
 2855 006e FFF7FEFF 		bl	HAL_GetTick
 2856              	.LVL220:
 2857              		.loc 1 3379 29 view .LVU943
 2858 0072 401B     		subs	r0, r0, r5
 2859              		.loc 1 3379 11 view .LVU944
 2860 0074 6428     		cmp	r0, #100
 2861 0076 F5D9     		bls	.L234
3380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
3381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
 2862              		.loc 1 3381 20 view .LVU945
 2863 0078 0320     		movs	r0, #3
 2864 007a CCE1     		b	.L224
 2865              	.LVL221:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 120


 2866              	.L307:
3353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 2867              		.loc 1 3353 70 discriminator 3 view .LVU946
 2868 007c 7F4B     		ldr	r3, .L323
 2869 007e 5B68     		ldr	r3, [r3, #4]
3353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 2870              		.loc 1 3353 60 discriminator 3 view .LVU947
 2871 0080 13F4800F 		tst	r3, #4194304
 2872 0084 D2D0     		beq	.L227
 2873              	.L226:
3360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2874              		.loc 1 3360 7 is_stmt 1 view .LVU948
3360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2875              		.loc 1 3360 11 is_stmt 0 view .LVU949
 2876 0086 7D4B     		ldr	r3, .L323
 2877 0088 1B68     		ldr	r3, [r3]
3360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2878              		.loc 1 3360 57 view .LVU950
 2879 008a 13F4003F 		tst	r3, #131072
 2880 008e 03D0     		beq	.L225
3360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2881              		.loc 1 3360 80 discriminator 1 view .LVU951
 2882 0090 6368     		ldr	r3, [r4, #4]
3360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 2883              		.loc 1 3360 57 discriminator 1 view .LVU952
 2884 0092 002B     		cmp	r3, #0
 2885 0094 00F0BA81 		beq	.L311
 2886              	.LVL222:
 2887              	.L225:
3382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
3383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       else
3386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get Start Tick*/
3388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
3389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till HSE is bypassed or disabled */
3391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
3392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
3394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
3395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
3396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
3397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*----------------------------- HSI Configuration --------------------------*/
3402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 2888              		.loc 1 3402 3 is_stmt 1 view .LVU953
 2889              		.loc 1 3402 27 is_stmt 0 view .LVU954
 2890 0098 2368     		ldr	r3, [r4]
 2891              		.loc 1 3402 3 view .LVU955
 2892 009a 13F0020F 		tst	r3, #2
 2893 009e 60D0     		beq	.L238
3403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 121


3404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
3405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 2894              		.loc 1 3405 5 is_stmt 1 view .LVU956
3406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 2895              		.loc 1 3406 5 view .LVU957
3407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
3409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined(STM32F446xx)
3410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                         
 2896              		.loc 1 3410 5 view .LVU958
 2897              		.loc 1 3410 9 is_stmt 0 view .LVU959
 2898 00a0 764B     		ldr	r3, .L323
 2899 00a2 9B68     		ldr	r3, [r3, #8]
3411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 2900              		.loc 1 3411 128 view .LVU960
 2901 00a4 13F00C0F 		tst	r3, #12
 2902 00a8 4AD0     		beq	.L239
 2903              		.loc 1 3411 9 discriminator 2 view .LVU961
 2904 00aa 744B     		ldr	r3, .L323
 2905 00ac 9B68     		ldr	r3, [r3, #8]
 2906 00ae 03F00C03 		and	r3, r3, #12
3410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 2907              		.loc 1 3410 128 discriminator 2 view .LVU962
 2908 00b2 082B     		cmp	r3, #8
 2909 00b4 3FD0     		beq	.L312
 2910              	.L240:
3412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 2911              		.loc 1 3412 9 discriminator 4 view .LVU963
 2912 00b6 714B     		ldr	r3, .L323
 2913 00b8 9B68     		ldr	r3, [r3, #8]
 2914 00ba 03F00C03 		and	r3, r3, #12
3411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 2915              		.loc 1 3411 128 discriminator 4 view .LVU964
 2916 00be 0C2B     		cmp	r3, #12
 2917 00c0 69D0     		beq	.L313
 2918              	.L241:
3413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
3414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                         
3415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
3416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif /* STM32F446xx */
3417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* When HSI is used as system clock it will not disabled */
3419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
3420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_ERROR;
3422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Otherwise, just the calibration is allowed */
3424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       else
3425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
3427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
3428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     else
3431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check the HSI State */
3433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 122


 2919              		.loc 1 3433 7 is_stmt 1 view .LVU965
 2920              		.loc 1 3433 30 is_stmt 0 view .LVU966
 2921 00c2 E368     		ldr	r3, [r4, #12]
 2922              		.loc 1 3433 7 view .LVU967
 2923 00c4 002B     		cmp	r3, #0
 2924 00c6 6CD1     		bne	.L242
3434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Enable the Internal High Speed oscillator (HSI). */
3436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         __HAL_RCC_HSI_ENABLE();
3437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get Start Tick*/
3439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
3440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till HSI is ready */
3442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
3443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
3445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
3446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
3447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
3448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
3451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
3452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       else
3454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Disable the Internal High Speed oscillator (HSI). */
3456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         __HAL_RCC_HSI_DISABLE();
 2925              		.loc 1 3456 9 is_stmt 1 view .LVU968
 2926 00c8 6D4B     		ldr	r3, .L323+4
 2927 00ca 0022     		movs	r2, #0
 2928 00cc 1A60     		str	r2, [r3]
3457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get Start Tick*/
3459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
 2929              		.loc 1 3459 9 view .LVU969
 2930              		.loc 1 3459 32 is_stmt 0 view .LVU970
 2931 00ce FFF7FEFF 		bl	HAL_GetTick
 2932              	.LVL223:
 2933 00d2 0546     		mov	r5, r0
 2934              	.LVL224:
3460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till HSI is ready */
3462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 2935              		.loc 1 3462 9 is_stmt 1 view .LVU971
 2936              	.L247:
 2937              		.loc 1 3462 51 view .LVU972
 2938              		.loc 1 3462 15 is_stmt 0 view .LVU973
 2939 00d4 694B     		ldr	r3, .L323
 2940 00d6 1B68     		ldr	r3, [r3]
 2941              		.loc 1 3462 51 view .LVU974
 2942 00d8 13F0020F 		tst	r3, #2
 2943 00dc 41D0     		beq	.L238
3463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 2944              		.loc 1 3464 11 is_stmt 1 view .LVU975
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 123


 2945              		.loc 1 3464 26 is_stmt 0 view .LVU976
 2946 00de FFF7FEFF 		bl	HAL_GetTick
 2947              	.LVL225:
 2948              		.loc 1 3464 29 view .LVU977
 2949 00e2 401B     		subs	r0, r0, r5
 2950              		.loc 1 3464 11 view .LVU978
 2951 00e4 0228     		cmp	r0, #2
 2952 00e6 F5D9     		bls	.L247
3465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
3466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
 2953              		.loc 1 3466 20 view .LVU979
 2954 00e8 0320     		movs	r0, #3
 2955 00ea 94E1     		b	.L224
 2956              	.LVL226:
 2957              	.L308:
3354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
 2958              		.loc 1 3354 71 view .LVU980
 2959 00ec 634B     		ldr	r3, .L323
 2960 00ee 5B68     		ldr	r3, [r3, #4]
3354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
 2961              		.loc 1 3354 61 view .LVU981
 2962 00f0 13F4800F 		tst	r3, #4194304
 2963 00f4 C7D1     		bne	.L226
 2964 00f6 9FE7     		b	.L228
 2965              	.L309:
3368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2966              		.loc 1 3368 7 is_stmt 1 discriminator 1 view .LVU982
 2967 00f8 604A     		ldr	r2, .L323
 2968 00fa 1368     		ldr	r3, [r2]
 2969 00fc 43F48033 		orr	r3, r3, #65536
 2970 0100 1360     		str	r3, [r2]
 2971 0102 A9E7     		b	.L231
 2972              	.L310:
3368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2973              		.loc 1 3368 7 discriminator 4 view .LVU983
 2974 0104 5D4B     		ldr	r3, .L323
 2975 0106 1A68     		ldr	r2, [r3]
 2976 0108 42F48022 		orr	r2, r2, #262144
 2977 010c 1A60     		str	r2, [r3]
3368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2978              		.loc 1 3368 7 discriminator 4 view .LVU984
 2979 010e 1A68     		ldr	r2, [r3]
 2980 0110 42F48032 		orr	r2, r2, #65536
 2981 0114 1A60     		str	r2, [r3]
 2982 0116 9FE7     		b	.L231
 2983              	.L233:
3388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2984              		.loc 1 3388 9 view .LVU985
3388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2985              		.loc 1 3388 32 is_stmt 0 view .LVU986
 2986 0118 FFF7FEFF 		bl	HAL_GetTick
 2987              	.LVL227:
3388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 2988              		.loc 1 3388 32 view .LVU987
 2989 011c 0546     		mov	r5, r0
 2990              	.LVL228:
3391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 124


 2991              		.loc 1 3391 9 is_stmt 1 view .LVU988
 2992              	.L236:
3391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 2993              		.loc 1 3391 51 view .LVU989
3391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 2994              		.loc 1 3391 15 is_stmt 0 view .LVU990
 2995 011e 574B     		ldr	r3, .L323
 2996 0120 1B68     		ldr	r3, [r3]
3391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 2997              		.loc 1 3391 51 view .LVU991
 2998 0122 13F4003F 		tst	r3, #131072
 2999 0126 B7D0     		beq	.L225
3393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3000              		.loc 1 3393 11 is_stmt 1 view .LVU992
3393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3001              		.loc 1 3393 26 is_stmt 0 view .LVU993
 3002 0128 FFF7FEFF 		bl	HAL_GetTick
 3003              	.LVL229:
3393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3004              		.loc 1 3393 29 view .LVU994
 3005 012c 401B     		subs	r0, r0, r5
3393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3006              		.loc 1 3393 11 view .LVU995
 3007 012e 6428     		cmp	r0, #100
 3008 0130 F5D9     		bls	.L236
3395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 3009              		.loc 1 3395 20 view .LVU996
 3010 0132 0320     		movs	r0, #3
 3011 0134 6FE1     		b	.L224
 3012              	.LVL230:
 3013              	.L312:
3411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 3014              		.loc 1 3411 70 discriminator 3 view .LVU997
 3015 0136 514B     		ldr	r3, .L323
 3016 0138 5B68     		ldr	r3, [r3, #4]
3411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 3017              		.loc 1 3411 60 discriminator 3 view .LVU998
 3018 013a 13F4800F 		tst	r3, #4194304
 3019 013e BAD1     		bne	.L240
 3020              	.L239:
3419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 3021              		.loc 1 3419 7 is_stmt 1 view .LVU999
3419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 3022              		.loc 1 3419 11 is_stmt 0 view .LVU1000
 3023 0140 4E4B     		ldr	r3, .L323
 3024 0142 1B68     		ldr	r3, [r3]
3419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 3025              		.loc 1 3419 57 view .LVU1001
 3026 0144 13F0020F 		tst	r3, #2
 3027 0148 03D0     		beq	.L244
3419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 3028              		.loc 1 3419 80 discriminator 1 view .LVU1002
 3029 014a E368     		ldr	r3, [r4, #12]
3419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 3030              		.loc 1 3419 57 discriminator 1 view .LVU1003
 3031 014c 012B     		cmp	r3, #1
 3032 014e 40F05F81 		bne	.L281
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 125


 3033              	.L244:
3427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 3034              		.loc 1 3427 9 is_stmt 1 view .LVU1004
 3035 0152 4A4A     		ldr	r2, .L323
 3036 0154 1368     		ldr	r3, [r2]
 3037 0156 23F0F803 		bic	r3, r3, #248
 3038 015a 2169     		ldr	r1, [r4, #16]
 3039 015c 43EAC103 		orr	r3, r3, r1, lsl #3
 3040 0160 1360     		str	r3, [r2]
 3041              	.L238:
3467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
3468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------ LSI Configuration -------------------------*/
3473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 3042              		.loc 1 3473 3 view .LVU1005
 3043              		.loc 1 3473 27 is_stmt 0 view .LVU1006
 3044 0162 2368     		ldr	r3, [r4]
 3045              		.loc 1 3473 3 view .LVU1007
 3046 0164 13F0080F 		tst	r3, #8
 3047 0168 49D0     		beq	.L249
3474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
3476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 3048              		.loc 1 3476 5 is_stmt 1 view .LVU1008
3477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the LSI State */
3479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 3049              		.loc 1 3479 5 view .LVU1009
 3050              		.loc 1 3479 28 is_stmt 0 view .LVU1010
 3051 016a 6369     		ldr	r3, [r4, #20]
 3052              		.loc 1 3479 5 view .LVU1011
 3053 016c 002B     		cmp	r3, #0
 3054 016e 33D0     		beq	.L250
3480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Enable the Internal Low Speed oscillator (LSI). */
3482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_LSI_ENABLE();
 3055              		.loc 1 3482 7 is_stmt 1 view .LVU1012
 3056 0170 434B     		ldr	r3, .L323+4
 3057 0172 0122     		movs	r2, #1
 3058 0174 C3F8802E 		str	r2, [r3, #3712]
3483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get Start Tick*/
3485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tickstart = HAL_GetTick();
 3059              		.loc 1 3485 7 view .LVU1013
 3060              		.loc 1 3485 30 is_stmt 0 view .LVU1014
 3061 0178 FFF7FEFF 		bl	HAL_GetTick
 3062              	.LVL231:
 3063 017c 0546     		mov	r5, r0
 3064              	.LVL232:
3486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait till LSI is ready */
3488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 3065              		.loc 1 3488 7 is_stmt 1 view .LVU1015
 3066              	.L251:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 126


 3067              		.loc 1 3488 49 view .LVU1016
 3068              		.loc 1 3488 13 is_stmt 0 view .LVU1017
 3069 017e 3F4B     		ldr	r3, .L323
 3070 0180 5B6F     		ldr	r3, [r3, #116]
 3071              		.loc 1 3488 49 view .LVU1018
 3072 0182 13F0020F 		tst	r3, #2
 3073 0186 3AD1     		bne	.L249
3489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 3074              		.loc 1 3490 9 is_stmt 1 view .LVU1019
 3075              		.loc 1 3490 24 is_stmt 0 view .LVU1020
 3076 0188 FFF7FEFF 		bl	HAL_GetTick
 3077              	.LVL233:
 3078              		.loc 1 3490 27 view .LVU1021
 3079 018c 401B     		subs	r0, r0, r5
 3080              		.loc 1 3490 9 view .LVU1022
 3081 018e 0228     		cmp	r0, #2
 3082 0190 F5D9     		bls	.L251
3491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           return HAL_TIMEOUT;
 3083              		.loc 1 3492 18 view .LVU1023
 3084 0192 0320     		movs	r0, #3
 3085 0194 3FE1     		b	.L224
 3086              	.LVL234:
 3087              	.L313:
3412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
 3088              		.loc 1 3412 71 view .LVU1024
 3089 0196 394B     		ldr	r3, .L323
 3090 0198 5B68     		ldr	r3, [r3, #4]
3412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
 3091              		.loc 1 3412 61 view .LVU1025
 3092 019a 13F4800F 		tst	r3, #4194304
 3093 019e CFD0     		beq	.L239
 3094 01a0 8FE7     		b	.L241
 3095              	.L242:
3436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3096              		.loc 1 3436 9 is_stmt 1 view .LVU1026
 3097 01a2 374B     		ldr	r3, .L323+4
 3098 01a4 0122     		movs	r2, #1
 3099 01a6 1A60     		str	r2, [r3]
3439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3100              		.loc 1 3439 9 view .LVU1027
3439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3101              		.loc 1 3439 32 is_stmt 0 view .LVU1028
 3102 01a8 FFF7FEFF 		bl	HAL_GetTick
 3103              	.LVL235:
 3104 01ac 0546     		mov	r5, r0
 3105              	.LVL236:
3442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3106              		.loc 1 3442 9 is_stmt 1 view .LVU1029
 3107              	.L245:
3442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3108              		.loc 1 3442 51 view .LVU1030
3442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3109              		.loc 1 3442 15 is_stmt 0 view .LVU1031
 3110 01ae 334B     		ldr	r3, .L323
 3111 01b0 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 127


3442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3112              		.loc 1 3442 51 view .LVU1032
 3113 01b2 13F0020F 		tst	r3, #2
 3114 01b6 06D1     		bne	.L314
3444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3115              		.loc 1 3444 11 is_stmt 1 view .LVU1033
3444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3116              		.loc 1 3444 26 is_stmt 0 view .LVU1034
 3117 01b8 FFF7FEFF 		bl	HAL_GetTick
 3118              	.LVL237:
3444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3119              		.loc 1 3444 29 view .LVU1035
 3120 01bc 401B     		subs	r0, r0, r5
3444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3121              		.loc 1 3444 11 view .LVU1036
 3122 01be 0228     		cmp	r0, #2
 3123 01c0 F5D9     		bls	.L245
3446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 3124              		.loc 1 3446 20 view .LVU1037
 3125 01c2 0320     		movs	r0, #3
 3126 01c4 27E1     		b	.L224
 3127              	.L314:
3451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 3128              		.loc 1 3451 9 is_stmt 1 view .LVU1038
 3129 01c6 2D4A     		ldr	r2, .L323
 3130 01c8 1368     		ldr	r3, [r2]
 3131 01ca 23F0F803 		bic	r3, r3, #248
 3132 01ce 2169     		ldr	r1, [r4, #16]
 3133 01d0 43EAC103 		orr	r3, r3, r1, lsl #3
 3134 01d4 1360     		str	r3, [r2]
 3135 01d6 C4E7     		b	.L238
 3136              	.LVL238:
 3137              	.L250:
3493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     else
3497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Disable the Internal Low Speed oscillator (LSI). */
3499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_LSI_DISABLE();
 3138              		.loc 1 3499 7 view .LVU1039
 3139 01d8 294B     		ldr	r3, .L323+4
 3140 01da 0022     		movs	r2, #0
 3141 01dc C3F8802E 		str	r2, [r3, #3712]
3500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get Start Tick*/
3502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tickstart = HAL_GetTick();
 3142              		.loc 1 3502 7 view .LVU1040
 3143              		.loc 1 3502 30 is_stmt 0 view .LVU1041
 3144 01e0 FFF7FEFF 		bl	HAL_GetTick
 3145              	.LVL239:
 3146 01e4 0546     		mov	r5, r0
 3147              	.LVL240:
3503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait till LSI is ready */
3505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 3148              		.loc 1 3505 7 is_stmt 1 view .LVU1042
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 128


 3149              	.L253:
 3150              		.loc 1 3505 49 view .LVU1043
 3151              		.loc 1 3505 13 is_stmt 0 view .LVU1044
 3152 01e6 254B     		ldr	r3, .L323
 3153 01e8 5B6F     		ldr	r3, [r3, #116]
 3154              		.loc 1 3505 49 view .LVU1045
 3155 01ea 13F0020F 		tst	r3, #2
 3156 01ee 06D0     		beq	.L249
3506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 3157              		.loc 1 3507 9 is_stmt 1 view .LVU1046
 3158              		.loc 1 3507 24 is_stmt 0 view .LVU1047
 3159 01f0 FFF7FEFF 		bl	HAL_GetTick
 3160              	.LVL241:
 3161              		.loc 1 3507 27 view .LVU1048
 3162 01f4 401B     		subs	r0, r0, r5
 3163              		.loc 1 3507 9 view .LVU1049
 3164 01f6 0228     		cmp	r0, #2
 3165 01f8 F5D9     		bls	.L253
3508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           return HAL_TIMEOUT;
 3166              		.loc 1 3509 18 view .LVU1050
 3167 01fa 0320     		movs	r0, #3
 3168 01fc 0BE1     		b	.L224
 3169              	.LVL242:
 3170              	.L249:
3510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*------------------------------ LSE Configuration -------------------------*/
3515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 3171              		.loc 1 3515 3 is_stmt 1 view .LVU1051
 3172              	.LBB7:
 3173              		.loc 1 3515 27 is_stmt 0 view .LVU1052
 3174 01fe 2368     		ldr	r3, [r4]
 3175              		.loc 1 3515 3 view .LVU1053
 3176 0200 13F0040F 		tst	r3, #4
 3177 0204 76D0     		beq	.L255
 3178              	.LBB8:
3516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     FlagStatus       pwrclkchanged = RESET;
 3179              		.loc 1 3517 5 is_stmt 1 view .LVU1054
 3180              	.LVL243:
3518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the parameters */
3520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 3181              		.loc 1 3520 5 view .LVU1055
3521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Update LSE configuration in Backup Domain control register    */
3523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Requires to enable write access to Backup Domain of necessary */
3524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 3182              		.loc 1 3524 5 view .LVU1056
 3183              	.LBB9:
 3184              		.loc 1 3524 8 is_stmt 0 view .LVU1057
 3185 0206 1D4B     		ldr	r3, .L323
 3186 0208 1B6C     		ldr	r3, [r3, #64]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 129


 3187              		.loc 1 3524 5 view .LVU1058
 3188 020a 13F0805F 		tst	r3, #268435456
 3189 020e 33D1     		bne	.L286
 3190              	.LBB10:
3525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PWR_CLK_ENABLE();
 3191              		.loc 1 3526 7 is_stmt 1 view .LVU1059
 3192              	.LBB11:
 3193              		.loc 1 3526 7 view .LVU1060
 3194 0210 0023     		movs	r3, #0
 3195 0212 0193     		str	r3, [sp, #4]
 3196              		.loc 1 3526 7 view .LVU1061
 3197 0214 194B     		ldr	r3, .L323
 3198 0216 1A6C     		ldr	r2, [r3, #64]
 3199 0218 42F08052 		orr	r2, r2, #268435456
 3200 021c 1A64     		str	r2, [r3, #64]
 3201              		.loc 1 3526 7 view .LVU1062
 3202 021e 1B6C     		ldr	r3, [r3, #64]
 3203 0220 03F08053 		and	r3, r3, #268435456
 3204 0224 0193     		str	r3, [sp, #4]
 3205              		.loc 1 3526 7 view .LVU1063
 3206 0226 019B     		ldr	r3, [sp, #4]
 3207              	.LBE11:
 3208              		.loc 1 3526 7 view .LVU1064
3527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       pwrclkchanged = SET;
 3209              		.loc 1 3527 7 view .LVU1065
 3210              	.LVL244:
 3211              		.loc 1 3527 21 is_stmt 0 view .LVU1066
 3212 0228 0125     		movs	r5, #1
 3213              	.LVL245:
 3214              	.L256:
 3215              		.loc 1 3527 21 view .LVU1067
 3216              	.LBE10:
 3217              	.LBE9:
3528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 3218              		.loc 1 3530 5 is_stmt 1 view .LVU1068
 3219              		.loc 1 3530 8 is_stmt 0 view .LVU1069
 3220 022a 164B     		ldr	r3, .L323+8
 3221 022c 1B68     		ldr	r3, [r3]
 3222              		.loc 1 3530 5 view .LVU1070
 3223 022e 13F4807F 		tst	r3, #256
 3224 0232 29D0     		beq	.L315
 3225              	.L257:
3531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Enable write access to Backup domain */
3533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       SET_BIT(PWR->CR, PWR_CR_DBP);
3534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait for Backup domain Write protection disable */
3536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tickstart = HAL_GetTick();
3537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
3539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
3541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           return HAL_TIMEOUT;
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 130


3543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Set the new LSE configuration -----------------------------------------*/
3548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 3226              		.loc 1 3548 5 is_stmt 1 view .LVU1071
 3227              		.loc 1 3548 5 view .LVU1072
 3228 0234 A368     		ldr	r3, [r4, #8]
 3229 0236 012B     		cmp	r3, #1
 3230 0238 3AD0     		beq	.L316
 3231              		.loc 1 3548 5 discriminator 2 view .LVU1073
 3232 023a 052B     		cmp	r3, #5
 3233 023c 3ED0     		beq	.L317
 3234              		.loc 1 3548 5 discriminator 5 view .LVU1074
 3235 023e 0F4B     		ldr	r3, .L323
 3236 0240 1A6F     		ldr	r2, [r3, #112]
 3237 0242 22F00102 		bic	r2, r2, #1
 3238 0246 1A67     		str	r2, [r3, #112]
 3239              		.loc 1 3548 5 discriminator 5 view .LVU1075
 3240 0248 1A6F     		ldr	r2, [r3, #112]
 3241 024a 22F00402 		bic	r2, r2, #4
 3242 024e 1A67     		str	r2, [r3, #112]
 3243              	.L261:
 3244              		.loc 1 3548 5 discriminator 7 view .LVU1076
3549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the LSE State */
3550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 3245              		.loc 1 3550 5 discriminator 7 view .LVU1077
 3246              		.loc 1 3550 28 is_stmt 0 discriminator 7 view .LVU1078
 3247 0250 A368     		ldr	r3, [r4, #8]
 3248              		.loc 1 3550 5 discriminator 7 view .LVU1079
 3249 0252 002B     		cmp	r3, #0
 3250 0254 3CD0     		beq	.L263
3551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get Start Tick*/
3553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tickstart = HAL_GetTick();
 3251              		.loc 1 3553 7 is_stmt 1 view .LVU1080
 3252              		.loc 1 3553 30 is_stmt 0 view .LVU1081
 3253 0256 FFF7FEFF 		bl	HAL_GetTick
 3254              	.LVL246:
 3255 025a 0646     		mov	r6, r0
 3256              	.LVL247:
3554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait till LSE is ready */
3556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 3257              		.loc 1 3556 7 is_stmt 1 view .LVU1082
 3258              	.L264:
 3259              		.loc 1 3556 49 view .LVU1083
 3260              		.loc 1 3556 13 is_stmt 0 view .LVU1084
 3261 025c 074B     		ldr	r3, .L323
 3262 025e 1B6F     		ldr	r3, [r3, #112]
 3263              		.loc 1 3556 49 view .LVU1085
 3264 0260 13F0020F 		tst	r3, #2
 3265 0264 45D1     		bne	.L266
3557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 3266              		.loc 1 3558 9 is_stmt 1 view .LVU1086
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 131


 3267              		.loc 1 3558 24 is_stmt 0 view .LVU1087
 3268 0266 FFF7FEFF 		bl	HAL_GetTick
 3269              	.LVL248:
 3270              		.loc 1 3558 27 view .LVU1088
 3271 026a 801B     		subs	r0, r0, r6
 3272              		.loc 1 3558 9 view .LVU1089
 3273 026c 41F28833 		movw	r3, #5000
 3274 0270 9842     		cmp	r0, r3
 3275 0272 F3D9     		bls	.L264
3559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           return HAL_TIMEOUT;
 3276              		.loc 1 3560 18 view .LVU1090
 3277 0274 0320     		movs	r0, #3
 3278 0276 CEE0     		b	.L224
 3279              	.LVL249:
 3280              	.L286:
3517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3281              		.loc 1 3517 22 view .LVU1091
 3282 0278 0025     		movs	r5, #0
 3283 027a D6E7     		b	.L256
 3284              	.L324:
 3285              		.align	2
 3286              	.L323:
 3287 027c 00380240 		.word	1073887232
 3288 0280 00004742 		.word	1111949312
 3289 0284 00700040 		.word	1073770496
 3290              	.LVL250:
 3291              	.L315:
3533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3292              		.loc 1 3533 7 is_stmt 1 view .LVU1092
 3293 0288 6B4A     		ldr	r2, .L325
 3294 028a 1368     		ldr	r3, [r2]
 3295 028c 43F48073 		orr	r3, r3, #256
 3296 0290 1360     		str	r3, [r2]
3536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3297              		.loc 1 3536 7 view .LVU1093
3536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3298              		.loc 1 3536 30 is_stmt 0 view .LVU1094
 3299 0292 FFF7FEFF 		bl	HAL_GetTick
 3300              	.LVL251:
 3301 0296 0646     		mov	r6, r0
 3302              	.LVL252:
3538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 3303              		.loc 1 3538 7 is_stmt 1 view .LVU1095
 3304              	.L258:
3538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 3305              		.loc 1 3538 13 view .LVU1096
 3306 0298 674B     		ldr	r3, .L325
 3307 029a 1B68     		ldr	r3, [r3]
 3308 029c 13F4807F 		tst	r3, #256
 3309 02a0 C8D1     		bne	.L257
3540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3310              		.loc 1 3540 9 view .LVU1097
3540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3311              		.loc 1 3540 24 is_stmt 0 view .LVU1098
 3312 02a2 FFF7FEFF 		bl	HAL_GetTick
 3313              	.LVL253:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 132


3540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3314              		.loc 1 3540 27 view .LVU1099
 3315 02a6 801B     		subs	r0, r0, r6
3540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3316              		.loc 1 3540 9 view .LVU1100
 3317 02a8 0228     		cmp	r0, #2
 3318 02aa F5D9     		bls	.L258
3542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 3319              		.loc 1 3542 18 view .LVU1101
 3320 02ac 0320     		movs	r0, #3
 3321 02ae B2E0     		b	.L224
 3322              	.LVL254:
 3323              	.L316:
3548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the LSE State */
 3324              		.loc 1 3548 5 is_stmt 1 discriminator 1 view .LVU1102
 3325 02b0 624A     		ldr	r2, .L325+4
 3326 02b2 136F     		ldr	r3, [r2, #112]
 3327 02b4 43F00103 		orr	r3, r3, #1
 3328 02b8 1367     		str	r3, [r2, #112]
 3329 02ba C9E7     		b	.L261
 3330              	.L317:
3548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the LSE State */
 3331              		.loc 1 3548 5 discriminator 4 view .LVU1103
 3332 02bc 5F4B     		ldr	r3, .L325+4
 3333 02be 1A6F     		ldr	r2, [r3, #112]
 3334 02c0 42F00402 		orr	r2, r2, #4
 3335 02c4 1A67     		str	r2, [r3, #112]
3548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check the LSE State */
 3336              		.loc 1 3548 5 discriminator 4 view .LVU1104
 3337 02c6 1A6F     		ldr	r2, [r3, #112]
 3338 02c8 42F00102 		orr	r2, r2, #1
 3339 02cc 1A67     		str	r2, [r3, #112]
 3340 02ce BFE7     		b	.L261
 3341              	.L263:
3561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     else
3565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Get Start Tick*/
3567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       tickstart = HAL_GetTick();
 3342              		.loc 1 3567 7 view .LVU1105
 3343              		.loc 1 3567 30 is_stmt 0 view .LVU1106
 3344 02d0 FFF7FEFF 		bl	HAL_GetTick
 3345              	.LVL255:
 3346 02d4 0646     		mov	r6, r0
 3347              	.LVL256:
3568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Wait till LSE is ready */
3570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 3348              		.loc 1 3570 7 is_stmt 1 view .LVU1107
 3349              	.L267:
 3350              		.loc 1 3570 49 view .LVU1108
 3351              		.loc 1 3570 13 is_stmt 0 view .LVU1109
 3352 02d6 594B     		ldr	r3, .L325+4
 3353 02d8 1B6F     		ldr	r3, [r3, #112]
 3354              		.loc 1 3570 49 view .LVU1110
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 133


 3355 02da 13F0020F 		tst	r3, #2
 3356 02de 08D0     		beq	.L266
3571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 3357              		.loc 1 3572 9 is_stmt 1 view .LVU1111
 3358              		.loc 1 3572 24 is_stmt 0 view .LVU1112
 3359 02e0 FFF7FEFF 		bl	HAL_GetTick
 3360              	.LVL257:
 3361              		.loc 1 3572 27 view .LVU1113
 3362 02e4 801B     		subs	r0, r0, r6
 3363              		.loc 1 3572 9 view .LVU1114
 3364 02e6 41F28833 		movw	r3, #5000
 3365 02ea 9842     		cmp	r0, r3
 3366 02ec F3D9     		bls	.L267
3573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           return HAL_TIMEOUT;
 3367              		.loc 1 3574 18 view .LVU1115
 3368 02ee 0320     		movs	r0, #3
 3369 02f0 91E0     		b	.L224
 3370              	.L266:
3575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Restore clock configuration if changed */
3580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(pwrclkchanged == SET)
 3371              		.loc 1 3580 5 is_stmt 1 view .LVU1116
 3372 02f2 EDB9     		cbnz	r5, .L318
 3373              	.LVL258:
 3374              	.L255:
 3375              		.loc 1 3580 5 is_stmt 0 view .LVU1117
 3376              	.LBE8:
 3377              	.LBE7:
3581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       __HAL_RCC_PWR_CLK_DISABLE();
3583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /*-------------------------------- PLL Configuration -----------------------*/
3586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Check the parameters */
3587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 3378              		.loc 1 3587 3 is_stmt 1 view .LVU1118
3588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 3379              		.loc 1 3588 3 view .LVU1119
 3380              		.loc 1 3588 31 is_stmt 0 view .LVU1120
 3381 02f4 A369     		ldr	r3, [r4, #24]
 3382              		.loc 1 3588 3 view .LVU1121
 3383 02f6 002B     		cmp	r3, #0
 3384 02f8 00F08C80 		beq	.L290
3589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     /* Check if the PLL is used as system clock or not */
3591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 3385              		.loc 1 3591 5 is_stmt 1 view .LVU1122
 3386              		.loc 1 3591 8 is_stmt 0 view .LVU1123
 3387 02fc 4F4A     		ldr	r2, .L325+4
 3388 02fe 9268     		ldr	r2, [r2, #8]
 3389 0300 02F00C02 		and	r2, r2, #12
 3390              		.loc 1 3591 5 view .LVU1124
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 134


 3391 0304 082A     		cmp	r2, #8
 3392 0306 54D0     		beq	.L269
3592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 3393              		.loc 1 3593 7 is_stmt 1 view .LVU1125
 3394 0308 022B     		cmp	r3, #2
 3395 030a 17D0     		beq	.L319
3594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Check the parameters */
3596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
3597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
3598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
3599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
3600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
3601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
3602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Disable the main PLL. */
3604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         __HAL_RCC_PLL_DISABLE();
3605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get Start Tick*/
3607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
3608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till PLL is ready */
3610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
3611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
3613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
3614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
3615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
3616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Configure the main PLL clock source, multiplication and division factors. */
3619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
3620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                  RCC_OscInitStruct->PLL.PLLM                                       
3621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
3622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
3623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)             
3624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                  (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
3625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Enable the main PLL. */
3626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         __HAL_RCC_PLL_ENABLE();
3627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get Start Tick*/
3629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
3630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till PLL is ready */
3632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
3633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
3635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
3636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
3637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
3638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       else
3641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Disable the main PLL. */
3643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         __HAL_RCC_PLL_DISABLE();
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 135


 3396              		.loc 1 3643 9 view .LVU1126
 3397 030c 4C4B     		ldr	r3, .L325+8
 3398 030e 0022     		movs	r2, #0
 3399 0310 1A66     		str	r2, [r3, #96]
3644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Get Start Tick*/
3646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         tickstart = HAL_GetTick();
 3400              		.loc 1 3646 9 view .LVU1127
 3401              		.loc 1 3646 32 is_stmt 0 view .LVU1128
 3402 0312 FFF7FEFF 		bl	HAL_GetTick
 3403              	.LVL259:
 3404 0316 0446     		mov	r4, r0
 3405              	.LVL260:
3647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Wait till PLL is ready */
3649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 3406              		.loc 1 3649 9 is_stmt 1 view .LVU1129
 3407              	.L275:
 3408              		.loc 1 3649 51 view .LVU1130
 3409              		.loc 1 3649 15 is_stmt 0 view .LVU1131
 3410 0318 484B     		ldr	r3, .L325+4
 3411 031a 1B68     		ldr	r3, [r3]
 3412              		.loc 1 3649 51 view .LVU1132
 3413 031c 13F0007F 		tst	r3, #33554432
 3414 0320 45D0     		beq	.L320
3650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 3415              		.loc 1 3651 11 is_stmt 1 view .LVU1133
 3416              		.loc 1 3651 26 is_stmt 0 view .LVU1134
 3417 0322 FFF7FEFF 		bl	HAL_GetTick
 3418              	.LVL261:
 3419              		.loc 1 3651 29 view .LVU1135
 3420 0326 001B     		subs	r0, r0, r4
 3421              		.loc 1 3651 11 view .LVU1136
 3422 0328 0228     		cmp	r0, #2
 3423 032a F5D9     		bls	.L275
3652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
3653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             return HAL_TIMEOUT;
 3424              		.loc 1 3653 20 view .LVU1137
 3425 032c 0320     		movs	r0, #3
 3426 032e 72E0     		b	.L224
 3427              	.LVL262:
 3428              	.L318:
 3429              	.LBB13:
 3430              	.LBB12:
3582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 3431              		.loc 1 3582 7 is_stmt 1 view .LVU1138
 3432 0330 424A     		ldr	r2, .L325+4
 3433 0332 136C     		ldr	r3, [r2, #64]
 3434 0334 23F08053 		bic	r3, r3, #268435456
 3435 0338 1364     		str	r3, [r2, #64]
 3436 033a DBE7     		b	.L255
 3437              	.LVL263:
 3438              	.L319:
3582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
 3439              		.loc 1 3582 7 is_stmt 0 view .LVU1139
 3440              	.LBE12:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 136


 3441              	.LBE13:
3596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 3442              		.loc 1 3596 9 is_stmt 1 view .LVU1140
3597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 3443              		.loc 1 3597 9 view .LVU1141
3598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 3444              		.loc 1 3598 9 view .LVU1142
3599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 3445              		.loc 1 3599 9 view .LVU1143
3600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 3446              		.loc 1 3600 9 view .LVU1144
3601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3447              		.loc 1 3601 9 view .LVU1145
3604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3448              		.loc 1 3604 9 view .LVU1146
 3449 033c 404B     		ldr	r3, .L325+8
 3450 033e 0022     		movs	r2, #0
 3451 0340 1A66     		str	r2, [r3, #96]
3607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3452              		.loc 1 3607 9 view .LVU1147
3607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3453              		.loc 1 3607 32 is_stmt 0 view .LVU1148
 3454 0342 FFF7FEFF 		bl	HAL_GetTick
 3455              	.LVL264:
 3456 0346 0546     		mov	r5, r0
 3457              	.LVL265:
3610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3458              		.loc 1 3610 9 is_stmt 1 view .LVU1149
 3459              	.L271:
3610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3460              		.loc 1 3610 51 view .LVU1150
3610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3461              		.loc 1 3610 15 is_stmt 0 view .LVU1151
 3462 0348 3C4B     		ldr	r3, .L325+4
 3463 034a 1B68     		ldr	r3, [r3]
3610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3464              		.loc 1 3610 51 view .LVU1152
 3465 034c 13F0007F 		tst	r3, #33554432
 3466 0350 06D0     		beq	.L321
3612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3467              		.loc 1 3612 11 is_stmt 1 view .LVU1153
3612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3468              		.loc 1 3612 26 is_stmt 0 view .LVU1154
 3469 0352 FFF7FEFF 		bl	HAL_GetTick
 3470              	.LVL266:
3612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3471              		.loc 1 3612 29 view .LVU1155
 3472 0356 401B     		subs	r0, r0, r5
3612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3473              		.loc 1 3612 11 view .LVU1156
 3474 0358 0228     		cmp	r0, #2
 3475 035a F5D9     		bls	.L271
3614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
 3476              		.loc 1 3614 20 view .LVU1157
 3477 035c 0320     		movs	r0, #3
 3478 035e 5AE0     		b	.L224
 3479              	.L321:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 137


3619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 3480              		.loc 1 3619 9 is_stmt 1 view .LVU1158
 3481 0360 E369     		ldr	r3, [r4, #28]
 3482 0362 226A     		ldr	r2, [r4, #32]
 3483 0364 1343     		orrs	r3, r3, r2
 3484 0366 626A     		ldr	r2, [r4, #36]
 3485 0368 43EA8213 		orr	r3, r3, r2, lsl #6
 3486 036c A26A     		ldr	r2, [r4, #40]
 3487 036e 5208     		lsrs	r2, r2, #1
 3488 0370 013A     		subs	r2, r2, #1
 3489 0372 43EA0243 		orr	r3, r3, r2, lsl #16
 3490 0376 E26A     		ldr	r2, [r4, #44]
 3491 0378 43EA0263 		orr	r3, r3, r2, lsl #24
 3492 037c 226B     		ldr	r2, [r4, #48]
 3493 037e 43EA0273 		orr	r3, r3, r2, lsl #28
 3494 0382 2E4A     		ldr	r2, .L325+4
 3495 0384 5360     		str	r3, [r2, #4]
3626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3496              		.loc 1 3626 9 view .LVU1159
 3497 0386 2E4B     		ldr	r3, .L325+8
 3498 0388 0122     		movs	r2, #1
 3499 038a 1A66     		str	r2, [r3, #96]
3629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3500              		.loc 1 3629 9 view .LVU1160
3629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
 3501              		.loc 1 3629 32 is_stmt 0 view .LVU1161
 3502 038c FFF7FEFF 		bl	HAL_GetTick
 3503              	.LVL267:
 3504 0390 0446     		mov	r4, r0
 3505              	.LVL268:
3632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3506              		.loc 1 3632 9 is_stmt 1 view .LVU1162
 3507              	.L273:
3632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3508              		.loc 1 3632 51 view .LVU1163
3632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3509              		.loc 1 3632 15 is_stmt 0 view .LVU1164
 3510 0392 2A4B     		ldr	r3, .L325+4
 3511 0394 1B68     		ldr	r3, [r3]
3632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
 3512              		.loc 1 3632 51 view .LVU1165
 3513 0396 13F0007F 		tst	r3, #33554432
 3514 039a 06D1     		bne	.L322
3634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3515              		.loc 1 3634 11 is_stmt 1 view .LVU1166
3634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3516              		.loc 1 3634 26 is_stmt 0 view .LVU1167
 3517 039c FFF7FEFF 		bl	HAL_GetTick
 3518              	.LVL269:
3634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3519              		.loc 1 3634 29 view .LVU1168
 3520 03a0 001B     		subs	r0, r0, r4
3634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           {
 3521              		.loc 1 3634 11 view .LVU1169
 3522 03a2 0228     		cmp	r0, #2
 3523 03a4 F5D9     		bls	.L273
3636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 138


 3524              		.loc 1 3636 20 view .LVU1170
 3525 03a6 0320     		movs	r0, #3
 3526 03a8 35E0     		b	.L224
 3527              	.L322:
3654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           }
3655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     else
3659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     {
3660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       /* Check if there is a request to disable the PLL used as System clock source */
3661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
3662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         return HAL_ERROR;
3664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       else
3666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
3667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         /* Do not return HAL_ERROR if request repeats the current configuration */
3668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         pll_config = RCC->PLLCFGR;
3669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined (RCC_PLLCFGR_PLLR)
3670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
3671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
3672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
3673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
3674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
3675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
3676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
3677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
3678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
3679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
3680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
3681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
3682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
3683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
3684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #endif
3685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         {
3686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****           return HAL_ERROR;
3687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
3688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
3689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     }
3690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   return HAL_OK;
 3528              		.loc 1 3691 10 view .LVU1171
 3529 03aa 0020     		movs	r0, #0
 3530 03ac 33E0     		b	.L224
 3531              	.L320:
 3532              		.loc 1 3691 10 view .LVU1172
 3533 03ae 0020     		movs	r0, #0
 3534 03b0 31E0     		b	.L224
 3535              	.LVL270:
 3536              	.L269:
3661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       {
 3537              		.loc 1 3661 7 is_stmt 1 view .LVU1173
 3538 03b2 012B     		cmp	r3, #1
 3539 03b4 31D0     		beq	.L294
3668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined (RCC_PLLCFGR_PLLR)
 3540              		.loc 1 3668 9 view .LVU1174
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 139


3668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #if defined (RCC_PLLCFGR_PLLR)
 3541              		.loc 1 3668 20 is_stmt 0 view .LVU1175
 3542 03b6 214B     		ldr	r3, .L325+4
 3543 03b8 5B68     		ldr	r3, [r3, #4]
 3544              	.LVL271:
3670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 3545              		.loc 1 3670 9 is_stmt 1 view .LVU1176
3671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 3546              		.loc 1 3671 14 is_stmt 0 view .LVU1177
 3547 03ba 03F48001 		and	r1, r3, #4194304
3671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 3548              		.loc 1 3671 81 view .LVU1178
 3549 03be E269     		ldr	r2, [r4, #28]
3670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 3550              		.loc 1 3670 64 view .LVU1179
 3551 03c0 9142     		cmp	r1, r2
 3552 03c2 2CD1     		bne	.L295
3672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 3553              		.loc 1 3672 14 view .LVU1180
 3554 03c4 03F03F02 		and	r2, r3, #63
3672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 3555              		.loc 1 3672 80 view .LVU1181
 3556 03c8 216A     		ldr	r1, [r4, #32]
3671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 3557              		.loc 1 3671 92 view .LVU1182
 3558 03ca 8A42     		cmp	r2, r1
 3559 03cc 29D1     		bne	.L296
3673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 3560              		.loc 1 3673 80 view .LVU1183
 3561 03ce 616A     		ldr	r1, [r4, #36]
3672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 3562              		.loc 1 3672 111 view .LVU1184
 3563 03d0 47F6C072 		movw	r2, #32704
 3564 03d4 1A40     		ands	r2, r2, r3
 3565 03d6 B2EB811F 		cmp	r2, r1, lsl #6
 3566 03da 24D1     		bne	.L297
3674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 3567              		.loc 1 3674 14 view .LVU1185
 3568 03dc 03F44031 		and	r1, r3, #196608
3674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 3569              		.loc 1 3674 82 view .LVU1186
 3570 03e0 A26A     		ldr	r2, [r4, #40]
3674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 3571              		.loc 1 3674 87 view .LVU1187
 3572 03e2 5208     		lsrs	r2, r2, #1
3674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 3573              		.loc 1 3674 94 view .LVU1188
 3574 03e4 013A     		subs	r2, r2, #1
3673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 3575              		.loc 1 3673 111 view .LVU1189
 3576 03e6 B1EB024F 		cmp	r1, r2, lsl #16
 3577 03ea 1ED1     		bne	.L298
3675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 3578              		.loc 1 3675 14 view .LVU1190
 3579 03ec 03F07062 		and	r2, r3, #251658240
3675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 3580              		.loc 1 3675 80 view .LVU1191
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 140


 3581 03f0 E16A     		ldr	r1, [r4, #44]
3674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 3582              		.loc 1 3674 126 view .LVU1192
 3583 03f2 B2EB016F 		cmp	r2, r1, lsl #24
 3584 03f6 1AD1     		bne	.L299
3676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
 3585              		.loc 1 3676 14 view .LVU1193
 3586 03f8 03F0E043 		and	r3, r3, #1879048192
 3587              	.LVL272:
3676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** #else
 3588              		.loc 1 3676 80 view .LVU1194
 3589 03fc 226B     		ldr	r2, [r4, #48]
3675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 3590              		.loc 1 3675 111 view .LVU1195
 3591 03fe B3EB027F 		cmp	r3, r2, lsl #28
 3592 0402 16D1     		bne	.L300
 3593              		.loc 1 3691 10 view .LVU1196
 3594 0404 0020     		movs	r0, #0
 3595 0406 06E0     		b	.L224
 3596              	.LVL273:
 3597              	.L277:
 3598              	.LCFI12:
 3599              		.cfi_def_cfa_offset 0
 3600              		.cfi_restore 4
 3601              		.cfi_restore 5
 3602              		.cfi_restore 6
 3603              		.cfi_restore 14
3340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3604              		.loc 1 3340 12 view .LVU1197
 3605 0408 0120     		movs	r0, #1
 3606              	.LVL274:
3692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 3607              		.loc 1 3692 1 view .LVU1198
 3608 040a 7047     		bx	lr
 3609              	.LVL275:
 3610              	.L311:
 3611              	.LCFI13:
 3612              		.cfi_def_cfa_offset 24
 3613              		.cfi_offset 4, -16
 3614              		.cfi_offset 5, -12
 3615              		.cfi_offset 6, -8
 3616              		.cfi_offset 14, -4
3362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 3617              		.loc 1 3362 16 view .LVU1199
 3618 040c 0120     		movs	r0, #1
 3619              	.LVL276:
3362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 3620              		.loc 1 3362 16 view .LVU1200
 3621 040e 02E0     		b	.L224
 3622              	.L281:
3421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 3623              		.loc 1 3421 16 view .LVU1201
 3624 0410 0120     		movs	r0, #1
 3625 0412 00E0     		b	.L224
 3626              	.L290:
3691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 3627              		.loc 1 3691 10 view .LVU1202
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 141


 3628 0414 0020     		movs	r0, #0
 3629              	.LVL277:
 3630              	.L224:
 3631              		.loc 1 3692 1 view .LVU1203
 3632 0416 02B0     		add	sp, sp, #8
 3633              	.LCFI14:
 3634              		.cfi_remember_state
 3635              		.cfi_def_cfa_offset 16
 3636              		@ sp needed
 3637 0418 70BD     		pop	{r4, r5, r6, pc}
 3638              	.LVL278:
 3639              	.L294:
 3640              	.LCFI15:
 3641              		.cfi_restore_state
3663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****       }
 3642              		.loc 1 3663 16 view .LVU1204
 3643 041a 0120     		movs	r0, #1
 3644 041c FBE7     		b	.L224
 3645              	.LVL279:
 3646              	.L295:
3686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 3647              		.loc 1 3686 18 view .LVU1205
 3648 041e 0120     		movs	r0, #1
 3649 0420 F9E7     		b	.L224
 3650              	.L296:
 3651 0422 0120     		movs	r0, #1
 3652 0424 F7E7     		b	.L224
 3653              	.L297:
 3654 0426 0120     		movs	r0, #1
 3655 0428 F5E7     		b	.L224
 3656              	.L298:
 3657 042a 0120     		movs	r0, #1
 3658 042c F3E7     		b	.L224
 3659              	.L299:
 3660 042e 0120     		movs	r0, #1
 3661 0430 F1E7     		b	.L224
 3662              	.LVL280:
 3663              	.L300:
3686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****         }
 3664              		.loc 1 3686 18 view .LVU1206
 3665 0432 0120     		movs	r0, #1
 3666 0434 EFE7     		b	.L224
 3667              	.L326:
 3668 0436 00BF     		.align	2
 3669              	.L325:
 3670 0438 00700040 		.word	1073770496
 3671 043c 00380240 		.word	1073887232
 3672 0440 00004742 		.word	1111949312
 3673              		.cfi_endproc
 3674              	.LFE245:
 3675              		.fnend
 3677              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 3678              		.align	1
 3679              		.global	HAL_RCC_GetOscConfig
 3680              		.syntax unified
 3681              		.thumb
 3682              		.thumb_func
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 142


 3684              	HAL_RCC_GetOscConfig:
 3685              		.fnstart
 3686              	.LVL281:
 3687              	.LFB246:
3693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** /**
3695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @brief  Configures the RCC_OscInitStruct according to the internal
3696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * RCC configuration registers.
3697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that will be configured.
3698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   *
3699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   This function is only available in case of STM32F410xx/STM32F446xx/STM32F469xx/STM32F47
3700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @note   This function add the PLL/PLLR factor management
3701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   * @retval None
3702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   */
3703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
3704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** {
 3688              		.loc 1 3704 1 is_stmt 1 view -0
 3689              		.cfi_startproc
 3690              		@ args = 0, pretend = 0, frame = 0
 3691              		@ frame_needed = 0, uses_anonymous_args = 0
 3692              		@ link register save eliminated.
3705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Set all possible values for the Oscillator type parameter ---------------*/
3706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 3693              		.loc 1 3706 3 view .LVU1208
 3694              		.loc 1 3706 37 is_stmt 0 view .LVU1209
 3695 0000 0F23     		movs	r3, #15
 3696 0002 0360     		str	r3, [r0]
3707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the HSE configuration -----------------------------------------------*/
3709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 3697              		.loc 1 3709 3 is_stmt 1 view .LVU1210
 3698              		.loc 1 3709 12 is_stmt 0 view .LVU1211
 3699 0004 324B     		ldr	r3, .L340
 3700 0006 1B68     		ldr	r3, [r3]
 3701              		.loc 1 3709 3 view .LVU1212
 3702 0008 13F4802F 		tst	r3, #262144
 3703 000c 3FD0     		beq	.L328
3710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 3704              		.loc 1 3711 5 is_stmt 1 view .LVU1213
 3705              		.loc 1 3711 33 is_stmt 0 view .LVU1214
 3706 000e 4FF4A023 		mov	r3, #327680
 3707 0012 4360     		str	r3, [r0, #4]
 3708              	.L329:
3712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
3714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
3716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
3718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
3720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the HSI configuration -----------------------------------------------*/
3723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 3709              		.loc 1 3723 3 is_stmt 1 view .LVU1215
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 143


 3710              		.loc 1 3723 12 is_stmt 0 view .LVU1216
 3711 0014 2E4B     		ldr	r3, .L340
 3712 0016 1B68     		ldr	r3, [r3]
 3713              		.loc 1 3723 3 view .LVU1217
 3714 0018 13F0010F 		tst	r3, #1
 3715 001c 43D0     		beq	.L331
3724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 3716              		.loc 1 3725 5 is_stmt 1 view .LVU1218
 3717              		.loc 1 3725 33 is_stmt 0 view .LVU1219
 3718 001e 0123     		movs	r3, #1
 3719 0020 C360     		str	r3, [r0, #12]
 3720              	.L332:
3726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
3728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
3730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
 3721              		.loc 1 3732 3 is_stmt 1 view .LVU1220
 3722              		.loc 1 3732 61 is_stmt 0 view .LVU1221
 3723 0022 2B4A     		ldr	r2, .L340
 3724 0024 1368     		ldr	r3, [r2]
 3725              		.loc 1 3732 44 view .LVU1222
 3726 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 3727              		.loc 1 3732 42 view .LVU1223
 3728 002a 0361     		str	r3, [r0, #16]
3733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the LSE configuration -----------------------------------------------*/
3735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3729              		.loc 1 3735 3 is_stmt 1 view .LVU1224
 3730              		.loc 1 3735 12 is_stmt 0 view .LVU1225
 3731 002c 136F     		ldr	r3, [r2, #112]
 3732              		.loc 1 3735 3 view .LVU1226
 3733 002e 13F0040F 		tst	r3, #4
 3734 0032 3BD0     		beq	.L333
3736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3735              		.loc 1 3737 5 is_stmt 1 view .LVU1227
 3736              		.loc 1 3737 33 is_stmt 0 view .LVU1228
 3737 0034 0523     		movs	r3, #5
 3738 0036 8360     		str	r3, [r0, #8]
 3739              	.L334:
3738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
3740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
3742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
3744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
3746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the LSI configuration -----------------------------------------------*/
3749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3740              		.loc 1 3749 3 is_stmt 1 view .LVU1229
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 144


 3741              		.loc 1 3749 12 is_stmt 0 view .LVU1230
 3742 0038 254B     		ldr	r3, .L340
 3743 003a 5B6F     		ldr	r3, [r3, #116]
 3744              		.loc 1 3749 3 view .LVU1231
 3745 003c 13F0010F 		tst	r3, #1
 3746 0040 3FD0     		beq	.L336
3750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3747              		.loc 1 3751 5 is_stmt 1 view .LVU1232
 3748              		.loc 1 3751 33 is_stmt 0 view .LVU1233
 3749 0042 0123     		movs	r3, #1
 3750 0044 4361     		str	r3, [r0, #20]
 3751              	.L337:
3752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
3754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
3756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** 
3758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   /* Get the PLL configuration -----------------------------------------------*/
3759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 3752              		.loc 1 3759 3 is_stmt 1 view .LVU1234
 3753              		.loc 1 3759 12 is_stmt 0 view .LVU1235
 3754 0046 224B     		ldr	r3, .L340
 3755 0048 1B68     		ldr	r3, [r3]
 3756              		.loc 1 3759 3 view .LVU1236
 3757 004a 13F0807F 		tst	r3, #16777216
 3758 004e 3BD0     		beq	.L338
3760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 3759              		.loc 1 3761 5 is_stmt 1 view .LVU1237
 3760              		.loc 1 3761 37 is_stmt 0 view .LVU1238
 3761 0050 0223     		movs	r3, #2
 3762 0052 8361     		str	r3, [r0, #24]
 3763              	.L339:
3762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   else
3764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
3765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
3766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
3767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 3764              		.loc 1 3767 3 is_stmt 1 view .LVU1239
 3765              		.loc 1 3767 54 is_stmt 0 view .LVU1240
 3766 0054 1E4A     		ldr	r2, .L340
 3767 0056 5368     		ldr	r3, [r2, #4]
 3768              		.loc 1 3767 38 view .LVU1241
 3769 0058 03F48003 		and	r3, r3, #4194304
 3770              		.loc 1 3767 36 view .LVU1242
 3771 005c C361     		str	r3, [r0, #28]
3768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 3772              		.loc 1 3768 3 is_stmt 1 view .LVU1243
 3773              		.loc 1 3768 49 is_stmt 0 view .LVU1244
 3774 005e 5368     		ldr	r3, [r2, #4]
 3775              		.loc 1 3768 33 view .LVU1245
 3776 0060 03F03F03 		and	r3, r3, #63
 3777              		.loc 1 3768 31 view .LVU1246
 3778 0064 0362     		str	r3, [r0, #32]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 145


3769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 3779              		.loc 1 3769 3 is_stmt 1 view .LVU1247
 3780              		.loc 1 3769 50 is_stmt 0 view .LVU1248
 3781 0066 5368     		ldr	r3, [r2, #4]
 3782              		.loc 1 3769 33 view .LVU1249
 3783 0068 C3F38813 		ubfx	r3, r3, #6, #9
 3784              		.loc 1 3769 31 view .LVU1250
 3785 006c 4362     		str	r3, [r0, #36]
3770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 3786              		.loc 1 3770 3 is_stmt 1 view .LVU1251
 3787              		.loc 1 3770 52 is_stmt 0 view .LVU1252
 3788 006e 5368     		ldr	r3, [r2, #4]
 3789              		.loc 1 3770 60 view .LVU1253
 3790 0070 03F44033 		and	r3, r3, #196608
 3791              		.loc 1 3770 80 view .LVU1254
 3792 0074 03F58033 		add	r3, r3, #65536
 3793              		.loc 1 3770 109 view .LVU1255
 3794 0078 DB0B     		lsrs	r3, r3, #15
 3795              		.loc 1 3770 31 view .LVU1256
 3796 007a 8362     		str	r3, [r0, #40]
3771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 3797              		.loc 1 3771 3 is_stmt 1 view .LVU1257
 3798              		.loc 1 3771 50 is_stmt 0 view .LVU1258
 3799 007c 5368     		ldr	r3, [r2, #4]
 3800              		.loc 1 3771 33 view .LVU1259
 3801 007e C3F30363 		ubfx	r3, r3, #24, #4
 3802              		.loc 1 3771 31 view .LVU1260
 3803 0082 C362     		str	r3, [r0, #44]
3772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Po
 3804              		.loc 1 3772 3 is_stmt 1 view .LVU1261
 3805              		.loc 1 3772 50 is_stmt 0 view .LVU1262
 3806 0084 5368     		ldr	r3, [r2, #4]
 3807              		.loc 1 3772 33 view .LVU1263
 3808 0086 C3F30273 		ubfx	r3, r3, #28, #3
 3809              		.loc 1 3772 31 view .LVU1264
 3810 008a 0363     		str	r3, [r0, #48]
3773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp **** }
 3811              		.loc 1 3773 1 view .LVU1265
 3812 008c 7047     		bx	lr
 3813              	.L328:
3713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 3814              		.loc 1 3713 8 is_stmt 1 view .LVU1266
3713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 3815              		.loc 1 3713 17 is_stmt 0 view .LVU1267
 3816 008e 104B     		ldr	r3, .L340
 3817 0090 1B68     		ldr	r3, [r3]
3713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 3818              		.loc 1 3713 8 view .LVU1268
 3819 0092 13F4803F 		tst	r3, #65536
 3820 0096 03D0     		beq	.L330
3715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3821              		.loc 1 3715 5 is_stmt 1 view .LVU1269
3715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3822              		.loc 1 3715 33 is_stmt 0 view .LVU1270
 3823 0098 4FF48033 		mov	r3, #65536
 3824 009c 4360     		str	r3, [r0, #4]
 3825 009e B9E7     		b	.L329
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 146


 3826              	.L330:
3719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3827              		.loc 1 3719 5 is_stmt 1 view .LVU1271
3719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3828              		.loc 1 3719 33 is_stmt 0 view .LVU1272
 3829 00a0 0023     		movs	r3, #0
 3830 00a2 4360     		str	r3, [r0, #4]
 3831 00a4 B6E7     		b	.L329
 3832              	.L331:
3729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3833              		.loc 1 3729 5 is_stmt 1 view .LVU1273
3729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3834              		.loc 1 3729 33 is_stmt 0 view .LVU1274
 3835 00a6 0023     		movs	r3, #0
 3836 00a8 C360     		str	r3, [r0, #12]
 3837 00aa BAE7     		b	.L332
 3838              	.L333:
3739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 3839              		.loc 1 3739 8 is_stmt 1 view .LVU1275
3739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 3840              		.loc 1 3739 17 is_stmt 0 view .LVU1276
 3841 00ac 084B     		ldr	r3, .L340
 3842 00ae 1B6F     		ldr	r3, [r3, #112]
3739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   {
 3843              		.loc 1 3739 8 view .LVU1277
 3844 00b0 13F0010F 		tst	r3, #1
 3845 00b4 02D0     		beq	.L335
3741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3846              		.loc 1 3741 5 is_stmt 1 view .LVU1278
3741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3847              		.loc 1 3741 33 is_stmt 0 view .LVU1279
 3848 00b6 0123     		movs	r3, #1
 3849 00b8 8360     		str	r3, [r0, #8]
 3850 00ba BDE7     		b	.L334
 3851              	.L335:
3745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3852              		.loc 1 3745 5 is_stmt 1 view .LVU1280
3745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3853              		.loc 1 3745 33 is_stmt 0 view .LVU1281
 3854 00bc 0023     		movs	r3, #0
 3855 00be 8360     		str	r3, [r0, #8]
 3856 00c0 BAE7     		b	.L334
 3857              	.L336:
3755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3858              		.loc 1 3755 5 is_stmt 1 view .LVU1282
3755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3859              		.loc 1 3755 33 is_stmt 0 view .LVU1283
 3860 00c2 0023     		movs	r3, #0
 3861 00c4 4361     		str	r3, [r0, #20]
 3862 00c6 BEE7     		b	.L337
 3863              	.L338:
3765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3864              		.loc 1 3765 5 is_stmt 1 view .LVU1284
3765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.cpp ****   }
 3865              		.loc 1 3765 37 is_stmt 0 view .LVU1285
 3866 00c8 0123     		movs	r3, #1
 3867 00ca 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 147


 3868 00cc C2E7     		b	.L339
 3869              	.L341:
 3870 00ce 00BF     		.align	2
 3871              	.L340:
 3872 00d0 00380240 		.word	1073887232
 3873              		.cfi_endproc
 3874              	.LFE246:
 3875              		.cantunwind
 3876              		.fnend
 3878              		.text
 3879              	.Letext0:
 3880              		.file 2 "c:\\users\\huawei\\desktop\\workspace\\stm32\\vs code tools\\arm-gnu-toolchain-12.2.rel1-
 3881              		.file 3 "c:\\users\\huawei\\desktop\\workspace\\stm32\\vs code tools\\arm-gnu-toolchain-12.2.rel1-
 3882              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 3883              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 3884              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 3885              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 3886              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 3887              		.file 9 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 3888              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 148


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_rcc_ex.cpp
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:21     .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:27     .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:539    .text.HAL_RCCEx_PeriphCLKConfig:00000268 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:548    .text.HAL_RCCEx_PeriphCLKConfig:00000278 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:902    .text.HAL_RCCEx_PeriphCLKConfig:0000046c $d
.ARM.exidx.text.HAL_RCCEx_PeriphCLKConfig:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:909    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:915    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 HAL_RCCEx_GetPeriphCLKConfig
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1105   .text.HAL_RCCEx_GetPeriphCLKConfig:00000104 $d
.ARM.exidx.text.HAL_RCCEx_GetPeriphCLKConfig:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1112   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1118   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 HAL_RCCEx_GetPeriphCLKFreq
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1141   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000c $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1149   .text.HAL_RCCEx_GetPeriphCLKFreq:0000001c $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1728   .text.HAL_RCCEx_GetPeriphCLKFreq:000002dc $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1735   .text.HAL_RCCEx_GetPeriphCLKFreq:000002ec $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1763   .text.HAL_RCCEx_GetPeriphCLKFreq:00000300 $d
.ARM.exidx.text.HAL_RCCEx_GetPeriphCLKFreq:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1771   .text.HAL_RCCEx_SelectLSEMode:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1777   .text.HAL_RCCEx_SelectLSEMode:00000000 HAL_RCCEx_SelectLSEMode
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1807   .text.HAL_RCCEx_SelectLSEMode:0000001c $d
.ARM.exidx.text.HAL_RCCEx_SelectLSEMode:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1814   .text.HAL_RCCEx_EnablePLLI2S:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1820   .text.HAL_RCCEx_EnablePLLI2S:00000000 HAL_RCCEx_EnablePLLI2S
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1932   .text.HAL_RCCEx_EnablePLLI2S:00000074 $d
.ARM.exidx.text.HAL_RCCEx_EnablePLLI2S:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1939   .text.HAL_RCCEx_DisablePLLI2S:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:1945   .text.HAL_RCCEx_DisablePLLI2S:00000000 HAL_RCCEx_DisablePLLI2S
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2001   .text.HAL_RCCEx_DisablePLLI2S:0000002c $d
.ARM.exidx.text.HAL_RCCEx_DisablePLLI2S:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2008   .text.HAL_RCCEx_EnablePLLSAI:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2014   .text.HAL_RCCEx_EnablePLLSAI:00000000 HAL_RCCEx_EnablePLLSAI
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2123   .text.HAL_RCCEx_EnablePLLSAI:00000070 $d
.ARM.exidx.text.HAL_RCCEx_EnablePLLSAI:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2130   .text.HAL_RCCEx_DisablePLLSAI:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2136   .text.HAL_RCCEx_DisablePLLSAI:00000000 HAL_RCCEx_DisablePLLSAI
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2192   .text.HAL_RCCEx_DisablePLLSAI:0000002c $d
.ARM.exidx.text.HAL_RCCEx_DisablePLLSAI:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2200   .text.HAL_RCC_GetSysClockFreq:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2206   .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2432   .text.HAL_RCC_GetSysClockFreq:00000184 $d
.ARM.exidx.text.HAL_RCC_GetSysClockFreq:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2441   .text.HAL_RCC_DeInit:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2447   .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2738   .text.HAL_RCC_DeInit:00000164 $d
   .ARM.exidx.text.HAL_RCC_DeInit:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2748   .text.HAL_RCC_OscConfig:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:2754   .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:3287   .text.HAL_RCC_OscConfig:0000027c $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:3293   .text.HAL_RCC_OscConfig:00000288 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:3670   .text.HAL_RCC_OscConfig:00000438 $d
.ARM.exidx.text.HAL_RCC_OscConfig:00000000 $d
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:3678   .text.HAL_RCC_GetOscConfig:00000000 $t
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:3684   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s:3872   .text.HAL_RCC_GetOscConfig:000000d0 $d
ARM GAS  C:\Users\huawei\AppData\Local\Temp\ccisUF5L.s 			page 149


.ARM.exidx.text.HAL_RCC_GetOscConfig:00000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
__aeabi_unwind_cpp_pr0
__aeabi_uldivmod
HAL_InitTick
SystemCoreClock
uwTickPrio
