Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date              : Thu Nov 30 02:04:44 2017
| Host              : Josie-VAIO running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file Soc_Fpga_clock_utilization_routed.rpt
| Design            : Soc_Fpga
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y1
8. Load Cell Placement Summary for Global Clock g0
9. Load Cell Placement Summary for Global Clock g1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        96 |   0 |            0 |      0 |
| BUFIO    |    0 |        24 |   0 |            0 |      0 |
| BUFMR    |    0 |        12 |   0 |            0 |      0 |
| BUFR     |    0 |        24 |   0 |            0 |      0 |
| MMCM     |    0 |         6 |   0 |            0 |      0 |
| PLL      |    0 |         6 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin           | Net           |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |      |                   |             1 |         276 |               0 |              |             | clk_pb_BUFG_inst/O   | clk_pb_BUFG   |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             1 |          33 |               0 |       10.000 | sys_clk_pin | clk_IBUF_BUFG_inst/O | clk_IBUF_BUFG |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-------------+----------------------+---------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+-----------------+------------+-------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------+-----------+
| SrcID | GlbIDs | Driver Type/Pin | Constraint | Site        | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                | Net       |
+-------+--------+-----------------+------------+-------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------+-----------+
| src0  | g0     | FDRE/Q          | None       | SLICE_X2Y80 | X0Y1         |           0 |               1 |                     |              | bd/debounced_button_reg/Q | bd/clk_pb |
| src1  | g1     | IBUF/O          | IOB_X1Y126 | IOB_X1Y126  | X1Y2         |           0 |               1 |              10.000 | sys_clk_pin  | clk_IBUF_inst/O           | clk_IBUF  |
+-------+--------+-----------------+------------+-------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------+-----------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+-----------------+------------+-----------------+--------------+-------------+-----------------+--------------+-------+------------------------+----------------------+
| LocId | Driver Type/Pin | Constraint | Site/BEL        | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin             | Net                  |
+-------+-----------------+------------+-----------------+--------------+-------------+-----------------+--------------+-------+------------------------+----------------------+
| 0     | FDRE/Q          | None       | SLICE_X1Y73/AFF | X0Y1         |          20 |               1 |              |       | clk_gen/clk_5KHz_reg/Q | clk_gen/index_reg[2] |
+-------+-----------------+------------+-----------------+--------------+-------------+-----------------+--------------+-------+------------------------+----------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |     0 |    0 |    20 |    0 |    40 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  201 | 16000 |   53 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |     0 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |     0 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |     0 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  2 |  0 |
| Y0 |  0 |  0 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             150 | 150 |     52 |    0 |   0 |  0 |    0 |   0 |       0 | clk_pb_BUFG   |
| g1    | n/a   | BUFG/O          | None       |           0 |              33 |  33 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Load Cell Placement Summary for Global Clock g0
--------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net         |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-------------+
| g0    | BUFG/O          | n/a               |       |             |               |          |         150 |        0 |           0 |  0 | clk_pb_BUFG |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-------------+


+----+------+----+
|    | X0   | X1 |
+----+------+----+
| Y3 |    0 |  0 |
| Y2 |    0 |  0 |
| Y1 |  150 |  0 |
| Y0 |    0 |  0 |
+----+------+----+


9. Load Cell Placement Summary for Global Clock g1
--------------------------------------------------

+-------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net           |
+-------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+
| g1    | BUFG/O          | n/a               | sys_clk_pin |      10.000 | {0.000 5.000} |          |          33 |        0 |           0 |  0 | clk_IBUF_BUFG |
+-------+-----------------+-------------------+-------------+-------------+---------------+----------+-------------+----------+-------------+----+---------------+


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y3 |   0 |  0 |
| Y2 |   0 |  0 |
| Y1 |  33 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_pb_BUFG_inst]
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "clk_pb_BUFG" driven by instance "clk_pb_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_pb_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_pb_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_pb_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_pb_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
