0.7
2020.2
May  7 2023
15:24:31
C:/TDC/TDC.sim/sim_1/synth/timing/xsim/tb_delay_line_tdc_time_synth.v,1727682007,verilog,,C:/TDC/TDC.srcs/sim_1/new/testbench.v,,delay_line_tdc;glbl,,,,,,,,
C:/TDC/TDC.srcs/sim_1/new/testbench.v,1727680319,verilog,,,,tb_delay_line_tdc,,,,,,,,
