// Seed: 2186226822
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_4 = 1;
  wand id_5, id_6 = id_4;
  rtran #1  ();
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    output uwire id_8,
    output tri id_9,
    output wire id_10,
    input uwire id_11,
    input supply1 id_12
);
  wire id_14, id_15;
  assign id_9 = 1;
  wire id_16, id_17, id_18;
  wire id_19;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_20
  );
endmodule
