
H755_ENCODER_2_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a080  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  0800a320  0800a320  0001a320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a814  0800a814  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a814  0800a814  0001a814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a81c  0800a81c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a81c  0800a81c  0001a81c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a820  0800a820  0001a820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  24000000  0800a824  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000118  240001e4  0800aa08  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240002fc  0800aa08  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016bac  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000278f  00000000  00000000  00036dbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  00039550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001068  00000000  00000000  0003a6b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b5b8  00000000  00000000  0003b718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015da7  00000000  00000000  00076cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00188426  00000000  00000000  0008ca77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00214e9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d90  00000000  00000000  00214ef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e4 	.word	0x240001e4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a308 	.word	0x0800a308

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e8 	.word	0x240001e8
 80002dc:	0800a308 	.word	0x0800a308

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9ac 	b.w	8000a78 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	4604      	mov	r4, r0
 80007b0:	468e      	mov	lr, r1
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d14d      	bne.n	8000852 <__udivmoddi4+0xaa>
 80007b6:	428a      	cmp	r2, r1
 80007b8:	4694      	mov	ip, r2
 80007ba:	d969      	bls.n	8000890 <__udivmoddi4+0xe8>
 80007bc:	fab2 f282 	clz	r2, r2
 80007c0:	b152      	cbz	r2, 80007d8 <__udivmoddi4+0x30>
 80007c2:	fa01 f302 	lsl.w	r3, r1, r2
 80007c6:	f1c2 0120 	rsb	r1, r2, #32
 80007ca:	fa20 f101 	lsr.w	r1, r0, r1
 80007ce:	fa0c fc02 	lsl.w	ip, ip, r2
 80007d2:	ea41 0e03 	orr.w	lr, r1, r3
 80007d6:	4094      	lsls	r4, r2
 80007d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80007dc:	0c21      	lsrs	r1, r4, #16
 80007de:	fbbe f6f8 	udiv	r6, lr, r8
 80007e2:	fa1f f78c 	uxth.w	r7, ip
 80007e6:	fb08 e316 	mls	r3, r8, r6, lr
 80007ea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80007ee:	fb06 f107 	mul.w	r1, r6, r7
 80007f2:	4299      	cmp	r1, r3
 80007f4:	d90a      	bls.n	800080c <__udivmoddi4+0x64>
 80007f6:	eb1c 0303 	adds.w	r3, ip, r3
 80007fa:	f106 30ff 	add.w	r0, r6, #4294967295
 80007fe:	f080 811f 	bcs.w	8000a40 <__udivmoddi4+0x298>
 8000802:	4299      	cmp	r1, r3
 8000804:	f240 811c 	bls.w	8000a40 <__udivmoddi4+0x298>
 8000808:	3e02      	subs	r6, #2
 800080a:	4463      	add	r3, ip
 800080c:	1a5b      	subs	r3, r3, r1
 800080e:	b2a4      	uxth	r4, r4
 8000810:	fbb3 f0f8 	udiv	r0, r3, r8
 8000814:	fb08 3310 	mls	r3, r8, r0, r3
 8000818:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800081c:	fb00 f707 	mul.w	r7, r0, r7
 8000820:	42a7      	cmp	r7, r4
 8000822:	d90a      	bls.n	800083a <__udivmoddi4+0x92>
 8000824:	eb1c 0404 	adds.w	r4, ip, r4
 8000828:	f100 33ff 	add.w	r3, r0, #4294967295
 800082c:	f080 810a 	bcs.w	8000a44 <__udivmoddi4+0x29c>
 8000830:	42a7      	cmp	r7, r4
 8000832:	f240 8107 	bls.w	8000a44 <__udivmoddi4+0x29c>
 8000836:	4464      	add	r4, ip
 8000838:	3802      	subs	r0, #2
 800083a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800083e:	1be4      	subs	r4, r4, r7
 8000840:	2600      	movs	r6, #0
 8000842:	b11d      	cbz	r5, 800084c <__udivmoddi4+0xa4>
 8000844:	40d4      	lsrs	r4, r2
 8000846:	2300      	movs	r3, #0
 8000848:	e9c5 4300 	strd	r4, r3, [r5]
 800084c:	4631      	mov	r1, r6
 800084e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000852:	428b      	cmp	r3, r1
 8000854:	d909      	bls.n	800086a <__udivmoddi4+0xc2>
 8000856:	2d00      	cmp	r5, #0
 8000858:	f000 80ef 	beq.w	8000a3a <__udivmoddi4+0x292>
 800085c:	2600      	movs	r6, #0
 800085e:	e9c5 0100 	strd	r0, r1, [r5]
 8000862:	4630      	mov	r0, r6
 8000864:	4631      	mov	r1, r6
 8000866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086a:	fab3 f683 	clz	r6, r3
 800086e:	2e00      	cmp	r6, #0
 8000870:	d14a      	bne.n	8000908 <__udivmoddi4+0x160>
 8000872:	428b      	cmp	r3, r1
 8000874:	d302      	bcc.n	800087c <__udivmoddi4+0xd4>
 8000876:	4282      	cmp	r2, r0
 8000878:	f200 80f9 	bhi.w	8000a6e <__udivmoddi4+0x2c6>
 800087c:	1a84      	subs	r4, r0, r2
 800087e:	eb61 0303 	sbc.w	r3, r1, r3
 8000882:	2001      	movs	r0, #1
 8000884:	469e      	mov	lr, r3
 8000886:	2d00      	cmp	r5, #0
 8000888:	d0e0      	beq.n	800084c <__udivmoddi4+0xa4>
 800088a:	e9c5 4e00 	strd	r4, lr, [r5]
 800088e:	e7dd      	b.n	800084c <__udivmoddi4+0xa4>
 8000890:	b902      	cbnz	r2, 8000894 <__udivmoddi4+0xec>
 8000892:	deff      	udf	#255	; 0xff
 8000894:	fab2 f282 	clz	r2, r2
 8000898:	2a00      	cmp	r2, #0
 800089a:	f040 8092 	bne.w	80009c2 <__udivmoddi4+0x21a>
 800089e:	eba1 010c 	sub.w	r1, r1, ip
 80008a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008a6:	fa1f fe8c 	uxth.w	lr, ip
 80008aa:	2601      	movs	r6, #1
 80008ac:	0c20      	lsrs	r0, r4, #16
 80008ae:	fbb1 f3f7 	udiv	r3, r1, r7
 80008b2:	fb07 1113 	mls	r1, r7, r3, r1
 80008b6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80008ba:	fb0e f003 	mul.w	r0, lr, r3
 80008be:	4288      	cmp	r0, r1
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x12c>
 80008c2:	eb1c 0101 	adds.w	r1, ip, r1
 80008c6:	f103 38ff 	add.w	r8, r3, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x12a>
 80008cc:	4288      	cmp	r0, r1
 80008ce:	f200 80cb 	bhi.w	8000a68 <__udivmoddi4+0x2c0>
 80008d2:	4643      	mov	r3, r8
 80008d4:	1a09      	subs	r1, r1, r0
 80008d6:	b2a4      	uxth	r4, r4
 80008d8:	fbb1 f0f7 	udiv	r0, r1, r7
 80008dc:	fb07 1110 	mls	r1, r7, r0, r1
 80008e0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80008e4:	fb0e fe00 	mul.w	lr, lr, r0
 80008e8:	45a6      	cmp	lr, r4
 80008ea:	d908      	bls.n	80008fe <__udivmoddi4+0x156>
 80008ec:	eb1c 0404 	adds.w	r4, ip, r4
 80008f0:	f100 31ff 	add.w	r1, r0, #4294967295
 80008f4:	d202      	bcs.n	80008fc <__udivmoddi4+0x154>
 80008f6:	45a6      	cmp	lr, r4
 80008f8:	f200 80bb 	bhi.w	8000a72 <__udivmoddi4+0x2ca>
 80008fc:	4608      	mov	r0, r1
 80008fe:	eba4 040e 	sub.w	r4, r4, lr
 8000902:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000906:	e79c      	b.n	8000842 <__udivmoddi4+0x9a>
 8000908:	f1c6 0720 	rsb	r7, r6, #32
 800090c:	40b3      	lsls	r3, r6
 800090e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000912:	ea4c 0c03 	orr.w	ip, ip, r3
 8000916:	fa20 f407 	lsr.w	r4, r0, r7
 800091a:	fa01 f306 	lsl.w	r3, r1, r6
 800091e:	431c      	orrs	r4, r3
 8000920:	40f9      	lsrs	r1, r7
 8000922:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000926:	fa00 f306 	lsl.w	r3, r0, r6
 800092a:	fbb1 f8f9 	udiv	r8, r1, r9
 800092e:	0c20      	lsrs	r0, r4, #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fb09 1118 	mls	r1, r9, r8, r1
 8000938:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800093c:	fb08 f00e 	mul.w	r0, r8, lr
 8000940:	4288      	cmp	r0, r1
 8000942:	fa02 f206 	lsl.w	r2, r2, r6
 8000946:	d90b      	bls.n	8000960 <__udivmoddi4+0x1b8>
 8000948:	eb1c 0101 	adds.w	r1, ip, r1
 800094c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000950:	f080 8088 	bcs.w	8000a64 <__udivmoddi4+0x2bc>
 8000954:	4288      	cmp	r0, r1
 8000956:	f240 8085 	bls.w	8000a64 <__udivmoddi4+0x2bc>
 800095a:	f1a8 0802 	sub.w	r8, r8, #2
 800095e:	4461      	add	r1, ip
 8000960:	1a09      	subs	r1, r1, r0
 8000962:	b2a4      	uxth	r4, r4
 8000964:	fbb1 f0f9 	udiv	r0, r1, r9
 8000968:	fb09 1110 	mls	r1, r9, r0, r1
 800096c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000970:	fb00 fe0e 	mul.w	lr, r0, lr
 8000974:	458e      	cmp	lr, r1
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x1e2>
 8000978:	eb1c 0101 	adds.w	r1, ip, r1
 800097c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000980:	d26c      	bcs.n	8000a5c <__udivmoddi4+0x2b4>
 8000982:	458e      	cmp	lr, r1
 8000984:	d96a      	bls.n	8000a5c <__udivmoddi4+0x2b4>
 8000986:	3802      	subs	r0, #2
 8000988:	4461      	add	r1, ip
 800098a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800098e:	fba0 9402 	umull	r9, r4, r0, r2
 8000992:	eba1 010e 	sub.w	r1, r1, lr
 8000996:	42a1      	cmp	r1, r4
 8000998:	46c8      	mov	r8, r9
 800099a:	46a6      	mov	lr, r4
 800099c:	d356      	bcc.n	8000a4c <__udivmoddi4+0x2a4>
 800099e:	d053      	beq.n	8000a48 <__udivmoddi4+0x2a0>
 80009a0:	b15d      	cbz	r5, 80009ba <__udivmoddi4+0x212>
 80009a2:	ebb3 0208 	subs.w	r2, r3, r8
 80009a6:	eb61 010e 	sbc.w	r1, r1, lr
 80009aa:	fa01 f707 	lsl.w	r7, r1, r7
 80009ae:	fa22 f306 	lsr.w	r3, r2, r6
 80009b2:	40f1      	lsrs	r1, r6
 80009b4:	431f      	orrs	r7, r3
 80009b6:	e9c5 7100 	strd	r7, r1, [r5]
 80009ba:	2600      	movs	r6, #0
 80009bc:	4631      	mov	r1, r6
 80009be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c2:	f1c2 0320 	rsb	r3, r2, #32
 80009c6:	40d8      	lsrs	r0, r3
 80009c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80009cc:	fa21 f303 	lsr.w	r3, r1, r3
 80009d0:	4091      	lsls	r1, r2
 80009d2:	4301      	orrs	r1, r0
 80009d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009d8:	fa1f fe8c 	uxth.w	lr, ip
 80009dc:	fbb3 f0f7 	udiv	r0, r3, r7
 80009e0:	fb07 3610 	mls	r6, r7, r0, r3
 80009e4:	0c0b      	lsrs	r3, r1, #16
 80009e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80009ea:	fb00 f60e 	mul.w	r6, r0, lr
 80009ee:	429e      	cmp	r6, r3
 80009f0:	fa04 f402 	lsl.w	r4, r4, r2
 80009f4:	d908      	bls.n	8000a08 <__udivmoddi4+0x260>
 80009f6:	eb1c 0303 	adds.w	r3, ip, r3
 80009fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80009fe:	d22f      	bcs.n	8000a60 <__udivmoddi4+0x2b8>
 8000a00:	429e      	cmp	r6, r3
 8000a02:	d92d      	bls.n	8000a60 <__udivmoddi4+0x2b8>
 8000a04:	3802      	subs	r0, #2
 8000a06:	4463      	add	r3, ip
 8000a08:	1b9b      	subs	r3, r3, r6
 8000a0a:	b289      	uxth	r1, r1
 8000a0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000a10:	fb07 3316 	mls	r3, r7, r6, r3
 8000a14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a18:	fb06 f30e 	mul.w	r3, r6, lr
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	d908      	bls.n	8000a32 <__udivmoddi4+0x28a>
 8000a20:	eb1c 0101 	adds.w	r1, ip, r1
 8000a24:	f106 38ff 	add.w	r8, r6, #4294967295
 8000a28:	d216      	bcs.n	8000a58 <__udivmoddi4+0x2b0>
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	d914      	bls.n	8000a58 <__udivmoddi4+0x2b0>
 8000a2e:	3e02      	subs	r6, #2
 8000a30:	4461      	add	r1, ip
 8000a32:	1ac9      	subs	r1, r1, r3
 8000a34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000a38:	e738      	b.n	80008ac <__udivmoddi4+0x104>
 8000a3a:	462e      	mov	r6, r5
 8000a3c:	4628      	mov	r0, r5
 8000a3e:	e705      	b.n	800084c <__udivmoddi4+0xa4>
 8000a40:	4606      	mov	r6, r0
 8000a42:	e6e3      	b.n	800080c <__udivmoddi4+0x64>
 8000a44:	4618      	mov	r0, r3
 8000a46:	e6f8      	b.n	800083a <__udivmoddi4+0x92>
 8000a48:	454b      	cmp	r3, r9
 8000a4a:	d2a9      	bcs.n	80009a0 <__udivmoddi4+0x1f8>
 8000a4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000a50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000a54:	3801      	subs	r0, #1
 8000a56:	e7a3      	b.n	80009a0 <__udivmoddi4+0x1f8>
 8000a58:	4646      	mov	r6, r8
 8000a5a:	e7ea      	b.n	8000a32 <__udivmoddi4+0x28a>
 8000a5c:	4620      	mov	r0, r4
 8000a5e:	e794      	b.n	800098a <__udivmoddi4+0x1e2>
 8000a60:	4640      	mov	r0, r8
 8000a62:	e7d1      	b.n	8000a08 <__udivmoddi4+0x260>
 8000a64:	46d0      	mov	r8, sl
 8000a66:	e77b      	b.n	8000960 <__udivmoddi4+0x1b8>
 8000a68:	3b02      	subs	r3, #2
 8000a6a:	4461      	add	r1, ip
 8000a6c:	e732      	b.n	80008d4 <__udivmoddi4+0x12c>
 8000a6e:	4630      	mov	r0, r6
 8000a70:	e709      	b.n	8000886 <__udivmoddi4+0xde>
 8000a72:	4464      	add	r4, ip
 8000a74:	3802      	subs	r0, #2
 8000a76:	e742      	b.n	80008fe <__udivmoddi4+0x156>

08000a78 <__aeabi_idiv0>:
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a80:	4b3d      	ldr	r3, [pc, #244]	; (8000b78 <SystemInit+0xfc>)
 8000a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a86:	4a3c      	ldr	r2, [pc, #240]	; (8000b78 <SystemInit+0xfc>)
 8000a88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000a90:	4b39      	ldr	r3, [pc, #228]	; (8000b78 <SystemInit+0xfc>)
 8000a92:	691b      	ldr	r3, [r3, #16]
 8000a94:	4a38      	ldr	r2, [pc, #224]	; (8000b78 <SystemInit+0xfc>)
 8000a96:	f043 0310 	orr.w	r3, r3, #16
 8000a9a:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a9c:	4b37      	ldr	r3, [pc, #220]	; (8000b7c <SystemInit+0x100>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f003 030f 	and.w	r3, r3, #15
 8000aa4:	2b06      	cmp	r3, #6
 8000aa6:	d807      	bhi.n	8000ab8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000aa8:	4b34      	ldr	r3, [pc, #208]	; (8000b7c <SystemInit+0x100>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f023 030f 	bic.w	r3, r3, #15
 8000ab0:	4a32      	ldr	r2, [pc, #200]	; (8000b7c <SystemInit+0x100>)
 8000ab2:	f043 0307 	orr.w	r3, r3, #7
 8000ab6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ab8:	4b31      	ldr	r3, [pc, #196]	; (8000b80 <SystemInit+0x104>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a30      	ldr	r2, [pc, #192]	; (8000b80 <SystemInit+0x104>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ac4:	4b2e      	ldr	r3, [pc, #184]	; (8000b80 <SystemInit+0x104>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000aca:	4b2d      	ldr	r3, [pc, #180]	; (8000b80 <SystemInit+0x104>)
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	492c      	ldr	r1, [pc, #176]	; (8000b80 <SystemInit+0x104>)
 8000ad0:	4b2c      	ldr	r3, [pc, #176]	; (8000b84 <SystemInit+0x108>)
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ad6:	4b29      	ldr	r3, [pc, #164]	; (8000b7c <SystemInit+0x100>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f003 0308 	and.w	r3, r3, #8
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d007      	beq.n	8000af2 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ae2:	4b26      	ldr	r3, [pc, #152]	; (8000b7c <SystemInit+0x100>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f023 030f 	bic.w	r3, r3, #15
 8000aea:	4a24      	ldr	r2, [pc, #144]	; (8000b7c <SystemInit+0x100>)
 8000aec:	f043 0307 	orr.w	r3, r3, #7
 8000af0:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000af2:	4b23      	ldr	r3, [pc, #140]	; (8000b80 <SystemInit+0x104>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000af8:	4b21      	ldr	r3, [pc, #132]	; (8000b80 <SystemInit+0x104>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000afe:	4b20      	ldr	r3, [pc, #128]	; (8000b80 <SystemInit+0x104>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b04:	4b1e      	ldr	r3, [pc, #120]	; (8000b80 <SystemInit+0x104>)
 8000b06:	4a20      	ldr	r2, [pc, #128]	; (8000b88 <SystemInit+0x10c>)
 8000b08:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b0a:	4b1d      	ldr	r3, [pc, #116]	; (8000b80 <SystemInit+0x104>)
 8000b0c:	4a1f      	ldr	r2, [pc, #124]	; (8000b8c <SystemInit+0x110>)
 8000b0e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b10:	4b1b      	ldr	r3, [pc, #108]	; (8000b80 <SystemInit+0x104>)
 8000b12:	4a1f      	ldr	r2, [pc, #124]	; (8000b90 <SystemInit+0x114>)
 8000b14:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b16:	4b1a      	ldr	r3, [pc, #104]	; (8000b80 <SystemInit+0x104>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b1c:	4b18      	ldr	r3, [pc, #96]	; (8000b80 <SystemInit+0x104>)
 8000b1e:	4a1c      	ldr	r2, [pc, #112]	; (8000b90 <SystemInit+0x114>)
 8000b20:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b22:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <SystemInit+0x104>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b28:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <SystemInit+0x104>)
 8000b2a:	4a19      	ldr	r2, [pc, #100]	; (8000b90 <SystemInit+0x114>)
 8000b2c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <SystemInit+0x104>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b34:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <SystemInit+0x104>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a11      	ldr	r2, [pc, #68]	; (8000b80 <SystemInit+0x104>)
 8000b3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b3e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <SystemInit+0x104>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b46:	4b13      	ldr	r3, [pc, #76]	; (8000b94 <SystemInit+0x118>)
 8000b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b4a:	4a12      	ldr	r2, [pc, #72]	; (8000b94 <SystemInit+0x118>)
 8000b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b50:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b52:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <SystemInit+0x11c>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <SystemInit+0x120>)
 8000b58:	4013      	ands	r3, r2
 8000b5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b5e:	d202      	bcs.n	8000b66 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b60:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <SystemInit+0x124>)
 8000b62:	2201      	movs	r2, #1
 8000b64:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000b66:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <SystemInit+0x128>)
 8000b68:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000b6c:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000b6e:	bf00      	nop
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	e000ed00 	.word	0xe000ed00
 8000b7c:	52002000 	.word	0x52002000
 8000b80:	58024400 	.word	0x58024400
 8000b84:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b88:	02020200 	.word	0x02020200
 8000b8c:	01ff0000 	.word	0x01ff0000
 8000b90:	01010280 	.word	0x01010280
 8000b94:	580000c0 	.word	0x580000c0
 8000b98:	5c001000 	.word	0x5c001000
 8000b9c:	ffff0000 	.word	0xffff0000
 8000ba0:	51008108 	.word	0x51008108
 8000ba4:	52004000 	.word	0x52004000

08000ba8 <HAL_TIM_IC_CaptureCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint32_t timer_counter = 0;
int16_t counter = 0;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	timer_counter = __HAL_TIM_GET_COUNTER(&htim4);
 8000bb0:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <HAL_TIM_IC_CaptureCallback+0x28>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bb6:	4a07      	ldr	r2, [pc, #28]	; (8000bd4 <HAL_TIM_IC_CaptureCallback+0x2c>)
 8000bb8:	6013      	str	r3, [r2, #0]
	counter = (int16_t)timer_counter;
 8000bba:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <HAL_TIM_IC_CaptureCallback+0x2c>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	b21a      	sxth	r2, r3
 8000bc0:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <HAL_TIM_IC_CaptureCallback+0x30>)
 8000bc2:	801a      	strh	r2, [r3, #0]
}
 8000bc4:	bf00      	nop
 8000bc6:	370c      	adds	r7, #12
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	24000200 	.word	0x24000200
 8000bd4:	240002dc 	.word	0x240002dc
 8000bd8:	240002e0 	.word	0x240002e0
 8000bdc:	00000000 	.word	0x00000000

08000be0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af02      	add	r7, sp, #8
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000be6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bea:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000bec:	bf00      	nop
 8000bee:	4b32      	ldr	r3, [pc, #200]	; (8000cb8 <main+0xd8>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d004      	beq.n	8000c04 <main+0x24>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	1e5a      	subs	r2, r3, #1
 8000bfe:	607a      	str	r2, [r7, #4]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	dcf4      	bgt.n	8000bee <main+0xe>
  if ( timeout < 0 )
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	da01      	bge.n	8000c0e <main+0x2e>
  {
  Error_Handler();
 8000c0a:	f000 f9a7 	bl	8000f5c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c0e:	f000 fbb3 	bl	8001378 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c12:	f000 f85b 	bl	8000ccc <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000c16:	4b28      	ldr	r3, [pc, #160]	; (8000cb8 <main+0xd8>)
 8000c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c1c:	4a26      	ldr	r2, [pc, #152]	; (8000cb8 <main+0xd8>)
 8000c1e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c26:	4b24      	ldr	r3, [pc, #144]	; (8000cb8 <main+0xd8>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c30:	603b      	str	r3, [r7, #0]
 8000c32:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000c34:	2000      	movs	r0, #0
 8000c36:	f000 fefd 	bl	8001a34 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f000 ff13 	bl	8001a68 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000c42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c46:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000c48:	bf00      	nop
 8000c4a:	4b1b      	ldr	r3, [pc, #108]	; (8000cb8 <main+0xd8>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d104      	bne.n	8000c60 <main+0x80>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	1e5a      	subs	r2, r3, #1
 8000c5a:	607a      	str	r2, [r7, #4]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	dcf4      	bgt.n	8000c4a <main+0x6a>
if ( timeout < 0 )
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	da01      	bge.n	8000c6a <main+0x8a>
{
Error_Handler();
 8000c66:	f000 f979 	bl	8000f5c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c6a:	f000 f93f 	bl	8000eec <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000c6e:	f000 f8f1 	bl	8000e54 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8000c72:	f000 f895 	bl	8000da0 <MX_TIM4_Init>

    /* USER CODE BEGIN 3 */
	  //1100 ticks per turn approximately
	  //Diameter 62mm
	  //Circumference 195mm
	  printf("%f %d \r\n", ((float)timer_counter/1100)*19.5, counter);
 8000c76:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <main+0xdc>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	ee07 3a90 	vmov	s15, r3
 8000c7e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c82:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8000cc0 <main+0xe0>
 8000c86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c8e:	ed9f 6b08 	vldr	d6, [pc, #32]	; 8000cb0 <main+0xd0>
 8000c92:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c96:	4b0b      	ldr	r3, [pc, #44]	; (8000cc4 <main+0xe4>)
 8000c98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c9c:	9300      	str	r3, [sp, #0]
 8000c9e:	ec53 2b17 	vmov	r2, r3, d7
 8000ca2:	4809      	ldr	r0, [pc, #36]	; (8000cc8 <main+0xe8>)
 8000ca4:	f005 fdf8 	bl	8006898 <iprintf>
 8000ca8:	e7e5      	b.n	8000c76 <main+0x96>
 8000caa:	bf00      	nop
 8000cac:	f3af 8000 	nop.w
 8000cb0:	00000000 	.word	0x00000000
 8000cb4:	40338000 	.word	0x40338000
 8000cb8:	58024400 	.word	0x58024400
 8000cbc:	240002dc 	.word	0x240002dc
 8000cc0:	44898000 	.word	0x44898000
 8000cc4:	240002e0 	.word	0x240002e0
 8000cc8:	0800a320 	.word	0x0800a320

08000ccc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b09c      	sub	sp, #112	; 0x70
 8000cd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cd6:	224c      	movs	r2, #76	; 0x4c
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f004 ff8c 	bl	8005bf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce0:	1d3b      	adds	r3, r7, #4
 8000ce2:	2220      	movs	r2, #32
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f004 ff86 	bl	8005bf8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000cec:	2004      	movs	r0, #4
 8000cee:	f000 fecf 	bl	8001a90 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	603b      	str	r3, [r7, #0]
 8000cf6:	4b28      	ldr	r3, [pc, #160]	; (8000d98 <SystemClock_Config+0xcc>)
 8000cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cfa:	4a27      	ldr	r2, [pc, #156]	; (8000d98 <SystemClock_Config+0xcc>)
 8000cfc:	f023 0301 	bic.w	r3, r3, #1
 8000d00:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000d02:	4b25      	ldr	r3, [pc, #148]	; (8000d98 <SystemClock_Config+0xcc>)
 8000d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	603b      	str	r3, [r7, #0]
 8000d0c:	4b23      	ldr	r3, [pc, #140]	; (8000d9c <SystemClock_Config+0xd0>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000d14:	4a21      	ldr	r2, [pc, #132]	; (8000d9c <SystemClock_Config+0xd0>)
 8000d16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d1a:	6193      	str	r3, [r2, #24]
 8000d1c:	4b1f      	ldr	r3, [pc, #124]	; (8000d9c <SystemClock_Config+0xd0>)
 8000d1e:	699b      	ldr	r3, [r3, #24]
 8000d20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d24:	603b      	str	r3, [r7, #0]
 8000d26:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d28:	bf00      	nop
 8000d2a:	4b1c      	ldr	r3, [pc, #112]	; (8000d9c <SystemClock_Config+0xd0>)
 8000d2c:	699b      	ldr	r3, [r3, #24]
 8000d2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d36:	d1f8      	bne.n	8000d2a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d40:	2340      	movs	r3, #64	; 0x40
 8000d42:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d44:	2300      	movs	r3, #0
 8000d46:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f000 fef9 	bl	8001b44 <HAL_RCC_OscConfig>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000d58:	f000 f900 	bl	8000f5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d5c:	233f      	movs	r3, #63	; 0x3f
 8000d5e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d60:	2300      	movs	r3, #0
 8000d62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d7c:	1d3b      	adds	r3, r7, #4
 8000d7e:	2101      	movs	r1, #1
 8000d80:	4618      	mov	r0, r3
 8000d82:	f001 fb0d 	bl	80023a0 <HAL_RCC_ClockConfig>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000d8c:	f000 f8e6 	bl	8000f5c <Error_Handler>
  }
}
 8000d90:	bf00      	nop
 8000d92:	3770      	adds	r7, #112	; 0x70
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	58000400 	.word	0x58000400
 8000d9c:	58024800 	.word	0x58024800

08000da0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08c      	sub	sp, #48	; 0x30
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000da6:	f107 030c 	add.w	r3, r7, #12
 8000daa:	2224      	movs	r2, #36	; 0x24
 8000dac:	2100      	movs	r1, #0
 8000dae:	4618      	mov	r0, r3
 8000db0:	f004 ff22 	bl	8005bf8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000db4:	463b      	mov	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000dbe:	4b23      	ldr	r3, [pc, #140]	; (8000e4c <MX_TIM4_Init+0xac>)
 8000dc0:	4a23      	ldr	r2, [pc, #140]	; (8000e50 <MX_TIM4_Init+0xb0>)
 8000dc2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000dc4:	4b21      	ldr	r3, [pc, #132]	; (8000e4c <MX_TIM4_Init+0xac>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dca:	4b20      	ldr	r3, [pc, #128]	; (8000e4c <MX_TIM4_Init+0xac>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000dd0:	4b1e      	ldr	r3, [pc, #120]	; (8000e4c <MX_TIM4_Init+0xac>)
 8000dd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dd6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd8:	4b1c      	ldr	r3, [pc, #112]	; (8000e4c <MX_TIM4_Init+0xac>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dde:	4b1b      	ldr	r3, [pc, #108]	; (8000e4c <MX_TIM4_Init+0xac>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000de4:	2303      	movs	r3, #3
 8000de6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8000de8:	2302      	movs	r3, #2
 8000dea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000dec:	2301      	movs	r3, #1
 8000dee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000df0:	2300      	movs	r3, #0
 8000df2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000df4:	230a      	movs	r3, #10
 8000df6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8000df8:	2302      	movs	r3, #2
 8000dfa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000e00:	2300      	movs	r3, #0
 8000e02:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8000e04:	230a      	movs	r3, #10
 8000e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000e08:	f107 030c 	add.w	r3, r7, #12
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	480f      	ldr	r0, [pc, #60]	; (8000e4c <MX_TIM4_Init+0xac>)
 8000e10:	f003 f9ba 	bl	8004188 <HAL_TIM_Encoder_Init>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000e1a:	f000 f89f 	bl	8000f5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e26:	463b      	mov	r3, r7
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4808      	ldr	r0, [pc, #32]	; (8000e4c <MX_TIM4_Init+0xac>)
 8000e2c:	f003 fd08 	bl	8004840 <HAL_TIMEx_MasterConfigSynchronization>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000e36:	f000 f891 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_Encoder_Start_IT(&htim4,TIM_CHANNEL_ALL);
 8000e3a:	213c      	movs	r1, #60	; 0x3c
 8000e3c:	4803      	ldr	r0, [pc, #12]	; (8000e4c <MX_TIM4_Init+0xac>)
 8000e3e:	f003 fa49 	bl	80042d4 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END TIM4_Init 2 */

}
 8000e42:	bf00      	nop
 8000e44:	3730      	adds	r7, #48	; 0x30
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	24000200 	.word	0x24000200
 8000e50:	40000800 	.word	0x40000800

08000e54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e58:	4b22      	ldr	r3, [pc, #136]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e5a:	4a23      	ldr	r2, [pc, #140]	; (8000ee8 <MX_USART3_UART_Init+0x94>)
 8000e5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e5e:	4b21      	ldr	r3, [pc, #132]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e66:	4b1f      	ldr	r3, [pc, #124]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e72:	4b1c      	ldr	r3, [pc, #112]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e78:	4b1a      	ldr	r3, [pc, #104]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e7a:	220c      	movs	r2, #12
 8000e7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e7e:	4b19      	ldr	r3, [pc, #100]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e84:	4b17      	ldr	r3, [pc, #92]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e8a:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e90:	4b14      	ldr	r3, [pc, #80]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e96:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e9c:	4811      	ldr	r0, [pc, #68]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000e9e:	f003 fd7b 	bl	8004998 <HAL_UART_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000ea8:	f000 f858 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eac:	2100      	movs	r1, #0
 8000eae:	480d      	ldr	r0, [pc, #52]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000eb0:	f004 fdae 	bl	8005a10 <HAL_UARTEx_SetTxFifoThreshold>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000eba:	f000 f84f 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	4808      	ldr	r0, [pc, #32]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000ec2:	f004 fde3 	bl	8005a8c <HAL_UARTEx_SetRxFifoThreshold>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ecc:	f000 f846 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ed0:	4804      	ldr	r0, [pc, #16]	; (8000ee4 <MX_USART3_UART_Init+0x90>)
 8000ed2:	f004 fd64 	bl	800599e <HAL_UARTEx_DisableFifoMode>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000edc:	f000 f83e 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ee0:	bf00      	nop
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	2400024c 	.word	0x2400024c
 8000ee8:	40004800 	.word	0x40004800

08000eec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef2:	4b19      	ldr	r3, [pc, #100]	; (8000f58 <MX_GPIO_Init+0x6c>)
 8000ef4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ef8:	4a17      	ldr	r2, [pc, #92]	; (8000f58 <MX_GPIO_Init+0x6c>)
 8000efa:	f043 0304 	orr.w	r3, r3, #4
 8000efe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f02:	4b15      	ldr	r3, [pc, #84]	; (8000f58 <MX_GPIO_Init+0x6c>)
 8000f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f08:	f003 0304 	and.w	r3, r3, #4
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f10:	4b11      	ldr	r3, [pc, #68]	; (8000f58 <MX_GPIO_Init+0x6c>)
 8000f12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f16:	4a10      	ldr	r2, [pc, #64]	; (8000f58 <MX_GPIO_Init+0x6c>)
 8000f18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f1c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f20:	4b0d      	ldr	r3, [pc, #52]	; (8000f58 <MX_GPIO_Init+0x6c>)
 8000f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f2a:	60bb      	str	r3, [r7, #8]
 8000f2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f2e:	4b0a      	ldr	r3, [pc, #40]	; (8000f58 <MX_GPIO_Init+0x6c>)
 8000f30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f34:	4a08      	ldr	r2, [pc, #32]	; (8000f58 <MX_GPIO_Init+0x6c>)
 8000f36:	f043 0308 	orr.w	r3, r3, #8
 8000f3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <MX_GPIO_Init+0x6c>)
 8000f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f44:	f003 0308 	and.w	r3, r3, #8
 8000f48:	607b      	str	r3, [r7, #4]
 8000f4a:	687b      	ldr	r3, [r7, #4]

}
 8000f4c:	bf00      	nop
 8000f4e:	3714      	adds	r7, #20
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	58024400 	.word	0x58024400

08000f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f60:	b672      	cpsid	i
}
 8000f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f64:	e7fe      	b.n	8000f64 <Error_Handler+0x8>
	...

08000f68 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000f70:	1d39      	adds	r1, r7, #4
 8000f72:	f04f 33ff 	mov.w	r3, #4294967295
 8000f76:	2201      	movs	r2, #1
 8000f78:	4803      	ldr	r0, [pc, #12]	; (8000f88 <__io_putchar+0x20>)
 8000f7a:	f003 fd5d 	bl	8004a38 <HAL_UART_Transmit>
  return ch;
 8000f7e:	687b      	ldr	r3, [r7, #4]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	2400024c 	.word	0x2400024c

08000f8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f92:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <HAL_MspInit+0x30>)
 8000f94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f98:	4a08      	ldr	r2, [pc, #32]	; (8000fbc <HAL_MspInit+0x30>)
 8000f9a:	f043 0302 	orr.w	r3, r3, #2
 8000f9e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <HAL_MspInit+0x30>)
 8000fa4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000fa8:	f003 0302 	and.w	r3, r3, #2
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	58024400 	.word	0x58024400

08000fc0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b08a      	sub	sp, #40	; 0x28
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a1e      	ldr	r2, [pc, #120]	; (8001058 <HAL_TIM_Encoder_MspInit+0x98>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d136      	bne.n	8001050 <HAL_TIM_Encoder_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000fe2:	4b1e      	ldr	r3, [pc, #120]	; (800105c <HAL_TIM_Encoder_MspInit+0x9c>)
 8000fe4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000fe8:	4a1c      	ldr	r2, [pc, #112]	; (800105c <HAL_TIM_Encoder_MspInit+0x9c>)
 8000fea:	f043 0304 	orr.w	r3, r3, #4
 8000fee:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000ff2:	4b1a      	ldr	r3, [pc, #104]	; (800105c <HAL_TIM_Encoder_MspInit+0x9c>)
 8000ff4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000ff8:	f003 0304 	and.w	r3, r3, #4
 8000ffc:	613b      	str	r3, [r7, #16]
 8000ffe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001000:	4b16      	ldr	r3, [pc, #88]	; (800105c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001006:	4a15      	ldr	r2, [pc, #84]	; (800105c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001008:	f043 0308 	orr.w	r3, r3, #8
 800100c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001010:	4b12      	ldr	r3, [pc, #72]	; (800105c <HAL_TIM_Encoder_MspInit+0x9c>)
 8001012:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001016:	f003 0308 	and.w	r3, r3, #8
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800101e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001022:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001024:	2302      	movs	r3, #2
 8001026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102c:	2300      	movs	r3, #0
 800102e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001030:	2302      	movs	r3, #2
 8001032:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	4619      	mov	r1, r3
 800103a:	4809      	ldr	r0, [pc, #36]	; (8001060 <HAL_TIM_Encoder_MspInit+0xa0>)
 800103c:	f000 fb4a 	bl	80016d4 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001040:	2200      	movs	r2, #0
 8001042:	2100      	movs	r1, #0
 8001044:	201e      	movs	r0, #30
 8001046:	f000 fb10 	bl	800166a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800104a:	201e      	movs	r0, #30
 800104c:	f000 fb27 	bl	800169e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001050:	bf00      	nop
 8001052:	3728      	adds	r7, #40	; 0x28
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40000800 	.word	0x40000800
 800105c:	58024400 	.word	0x58024400
 8001060:	58020c00 	.word	0x58020c00

08001064 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b0b8      	sub	sp, #224	; 0xe0
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]
 800107a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800107c:	f107 0310 	add.w	r3, r7, #16
 8001080:	22bc      	movs	r2, #188	; 0xbc
 8001082:	2100      	movs	r1, #0
 8001084:	4618      	mov	r0, r3
 8001086:	f004 fdb7 	bl	8005bf8 <memset>
  if(huart->Instance==USART3)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a25      	ldr	r2, [pc, #148]	; (8001124 <HAL_UART_MspInit+0xc0>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d142      	bne.n	800111a <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001094:	2302      	movs	r3, #2
 8001096:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001098:	2300      	movs	r3, #0
 800109a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800109e:	f107 0310 	add.w	r3, r7, #16
 80010a2:	4618      	mov	r0, r3
 80010a4:	f001 fd08 	bl	8002ab8 <HAL_RCCEx_PeriphCLKConfig>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80010ae:	f7ff ff55 	bl	8000f5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80010b2:	4b1d      	ldr	r3, [pc, #116]	; (8001128 <HAL_UART_MspInit+0xc4>)
 80010b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80010b8:	4a1b      	ldr	r2, [pc, #108]	; (8001128 <HAL_UART_MspInit+0xc4>)
 80010ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010be:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80010c2:	4b19      	ldr	r3, [pc, #100]	; (8001128 <HAL_UART_MspInit+0xc4>)
 80010c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80010c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010d0:	4b15      	ldr	r3, [pc, #84]	; (8001128 <HAL_UART_MspInit+0xc4>)
 80010d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010d6:	4a14      	ldr	r2, [pc, #80]	; (8001128 <HAL_UART_MspInit+0xc4>)
 80010d8:	f043 0308 	orr.w	r3, r3, #8
 80010dc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010e0:	4b11      	ldr	r3, [pc, #68]	; (8001128 <HAL_UART_MspInit+0xc4>)
 80010e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010e6:	f003 0308 	and.w	r3, r3, #8
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80010ee:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010f2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f6:	2302      	movs	r3, #2
 80010f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001102:	2300      	movs	r3, #0
 8001104:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001108:	2307      	movs	r3, #7
 800110a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800110e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001112:	4619      	mov	r1, r3
 8001114:	4805      	ldr	r0, [pc, #20]	; (800112c <HAL_UART_MspInit+0xc8>)
 8001116:	f000 fadd 	bl	80016d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800111a:	bf00      	nop
 800111c:	37e0      	adds	r7, #224	; 0xe0
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40004800 	.word	0x40004800
 8001128:	58024400 	.word	0x58024400
 800112c:	58020c00 	.word	0x58020c00

08001130 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001134:	e7fe      	b.n	8001134 <NMI_Handler+0x4>

08001136 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001136:	b480      	push	{r7}
 8001138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800113a:	e7fe      	b.n	800113a <HardFault_Handler+0x4>

0800113c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001140:	e7fe      	b.n	8001140 <MemManage_Handler+0x4>

08001142 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001142:	b480      	push	{r7}
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001146:	e7fe      	b.n	8001146 <BusFault_Handler+0x4>

08001148 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800114c:	e7fe      	b.n	800114c <UsageFault_Handler+0x4>

0800114e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800114e:	b480      	push	{r7}
 8001150:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001152:	bf00      	nop
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800116a:	b480      	push	{r7}
 800116c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800116e:	bf00      	nop
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800117c:	f000 f96e 	bl	800145c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}

08001184 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001188:	4802      	ldr	r0, [pc, #8]	; (8001194 <TIM4_IRQHandler+0x10>)
 800118a:	f003 f951 	bl	8004430 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	24000200 	.word	0x24000200

08001198 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
	return 1;
 800119c:	2301      	movs	r3, #1
}
 800119e:	4618      	mov	r0, r3
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <_kill>:

int _kill(int pid, int sig)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011b2:	f004 fcf7 	bl	8005ba4 <__errno>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2216      	movs	r2, #22
 80011ba:	601a      	str	r2, [r3, #0]
	return -1;
 80011bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <_exit>:

void _exit (int status)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80011d0:	f04f 31ff 	mov.w	r1, #4294967295
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff ffe7 	bl	80011a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80011da:	e7fe      	b.n	80011da <_exit+0x12>

080011dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e8:	2300      	movs	r3, #0
 80011ea:	617b      	str	r3, [r7, #20]
 80011ec:	e00a      	b.n	8001204 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80011ee:	f3af 8000 	nop.w
 80011f2:	4601      	mov	r1, r0
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	1c5a      	adds	r2, r3, #1
 80011f8:	60ba      	str	r2, [r7, #8]
 80011fa:	b2ca      	uxtb	r2, r1
 80011fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	3301      	adds	r3, #1
 8001202:	617b      	str	r3, [r7, #20]
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	429a      	cmp	r2, r3
 800120a:	dbf0      	blt.n	80011ee <_read+0x12>
	}

return len;
 800120c:	687b      	ldr	r3, [r7, #4]
}
 800120e:	4618      	mov	r0, r3
 8001210:	3718      	adds	r7, #24
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b086      	sub	sp, #24
 800121a:	af00      	add	r7, sp, #0
 800121c:	60f8      	str	r0, [r7, #12]
 800121e:	60b9      	str	r1, [r7, #8]
 8001220:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001222:	2300      	movs	r3, #0
 8001224:	617b      	str	r3, [r7, #20]
 8001226:	e009      	b.n	800123c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	1c5a      	adds	r2, r3, #1
 800122c:	60ba      	str	r2, [r7, #8]
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff fe99 	bl	8000f68 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	3301      	adds	r3, #1
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	429a      	cmp	r2, r3
 8001242:	dbf1      	blt.n	8001228 <_write+0x12>
	}
	return len;
 8001244:	687b      	ldr	r3, [r7, #4]
}
 8001246:	4618      	mov	r0, r3
 8001248:	3718      	adds	r7, #24
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <_close>:

int _close(int file)
{
 800124e:	b480      	push	{r7}
 8001250:	b083      	sub	sp, #12
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
	return -1;
 8001256:	f04f 33ff 	mov.w	r3, #4294967295
}
 800125a:	4618      	mov	r0, r3
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
 800126e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001276:	605a      	str	r2, [r3, #4]
	return 0;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <_isatty>:

int _isatty(int file)
{
 8001286:	b480      	push	{r7}
 8001288:	b083      	sub	sp, #12
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
	return 1;
 800128e:	2301      	movs	r3, #1
}
 8001290:	4618      	mov	r0, r3
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
	return 0;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3714      	adds	r7, #20
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
	...

080012b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012c0:	4a14      	ldr	r2, [pc, #80]	; (8001314 <_sbrk+0x5c>)
 80012c2:	4b15      	ldr	r3, [pc, #84]	; (8001318 <_sbrk+0x60>)
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012cc:	4b13      	ldr	r3, [pc, #76]	; (800131c <_sbrk+0x64>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d102      	bne.n	80012da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012d4:	4b11      	ldr	r3, [pc, #68]	; (800131c <_sbrk+0x64>)
 80012d6:	4a12      	ldr	r2, [pc, #72]	; (8001320 <_sbrk+0x68>)
 80012d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012da:	4b10      	ldr	r3, [pc, #64]	; (800131c <_sbrk+0x64>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4413      	add	r3, r2
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d207      	bcs.n	80012f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012e8:	f004 fc5c 	bl	8005ba4 <__errno>
 80012ec:	4603      	mov	r3, r0
 80012ee:	220c      	movs	r2, #12
 80012f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295
 80012f6:	e009      	b.n	800130c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012f8:	4b08      	ldr	r3, [pc, #32]	; (800131c <_sbrk+0x64>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012fe:	4b07      	ldr	r3, [pc, #28]	; (800131c <_sbrk+0x64>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4413      	add	r3, r2
 8001306:	4a05      	ldr	r2, [pc, #20]	; (800131c <_sbrk+0x64>)
 8001308:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800130a:	68fb      	ldr	r3, [r7, #12]
}
 800130c:	4618      	mov	r0, r3
 800130e:	3718      	adds	r7, #24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	24080000 	.word	0x24080000
 8001318:	00000400 	.word	0x00000400
 800131c:	240002e4 	.word	0x240002e4
 8001320:	24000300 	.word	0x24000300

08001324 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001324:	f8df d034 	ldr.w	sp, [pc, #52]	; 800135c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001328:	f7ff fba8 	bl	8000a7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800132c:	480c      	ldr	r0, [pc, #48]	; (8001360 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800132e:	490d      	ldr	r1, [pc, #52]	; (8001364 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001330:	4a0d      	ldr	r2, [pc, #52]	; (8001368 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001334:	e002      	b.n	800133c <LoopCopyDataInit>

08001336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800133a:	3304      	adds	r3, #4

0800133c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800133c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800133e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001340:	d3f9      	bcc.n	8001336 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001342:	4a0a      	ldr	r2, [pc, #40]	; (800136c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001344:	4c0a      	ldr	r4, [pc, #40]	; (8001370 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001348:	e001      	b.n	800134e <LoopFillZerobss>

0800134a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800134a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800134c:	3204      	adds	r2, #4

0800134e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800134e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001350:	d3fb      	bcc.n	800134a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001352:	f004 fc2d 	bl	8005bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001356:	f7ff fc43 	bl	8000be0 <main>
  bx  lr
 800135a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800135c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001360:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001364:	240001e4 	.word	0x240001e4
  ldr r2, =_sidata
 8001368:	0800a824 	.word	0x0800a824
  ldr r2, =_sbss
 800136c:	240001e4 	.word	0x240001e4
  ldr r4, =_ebss
 8001370:	240002fc 	.word	0x240002fc

08001374 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001374:	e7fe      	b.n	8001374 <ADC3_IRQHandler>
	...

08001378 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800137e:	2003      	movs	r0, #3
 8001380:	f000 f968 	bl	8001654 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001384:	f001 f9c2 	bl	800270c <HAL_RCC_GetSysClockFreq>
 8001388:	4602      	mov	r2, r0
 800138a:	4b15      	ldr	r3, [pc, #84]	; (80013e0 <HAL_Init+0x68>)
 800138c:	699b      	ldr	r3, [r3, #24]
 800138e:	0a1b      	lsrs	r3, r3, #8
 8001390:	f003 030f 	and.w	r3, r3, #15
 8001394:	4913      	ldr	r1, [pc, #76]	; (80013e4 <HAL_Init+0x6c>)
 8001396:	5ccb      	ldrb	r3, [r1, r3]
 8001398:	f003 031f 	and.w	r3, r3, #31
 800139c:	fa22 f303 	lsr.w	r3, r2, r3
 80013a0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013a2:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <HAL_Init+0x68>)
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	4a0e      	ldr	r2, [pc, #56]	; (80013e4 <HAL_Init+0x6c>)
 80013ac:	5cd3      	ldrb	r3, [r2, r3]
 80013ae:	f003 031f 	and.w	r3, r3, #31
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	fa22 f303 	lsr.w	r3, r2, r3
 80013b8:	4a0b      	ldr	r2, [pc, #44]	; (80013e8 <HAL_Init+0x70>)
 80013ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80013bc:	4a0b      	ldr	r2, [pc, #44]	; (80013ec <HAL_Init+0x74>)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013c2:	2000      	movs	r0, #0
 80013c4:	f000 f814 	bl	80013f0 <HAL_InitTick>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e002      	b.n	80013d8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013d2:	f7ff fddb 	bl	8000f8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013d6:	2300      	movs	r3, #0
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	58024400 	.word	0x58024400
 80013e4:	0800a32c 	.word	0x0800a32c
 80013e8:	24000004 	.word	0x24000004
 80013ec:	24000000 	.word	0x24000000

080013f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80013f8:	4b15      	ldr	r3, [pc, #84]	; (8001450 <HAL_InitTick+0x60>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d101      	bne.n	8001404 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e021      	b.n	8001448 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <HAL_InitTick+0x64>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <HAL_InitTick+0x60>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	4619      	mov	r1, r3
 800140e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001412:	fbb3 f3f1 	udiv	r3, r3, r1
 8001416:	fbb2 f3f3 	udiv	r3, r2, r3
 800141a:	4618      	mov	r0, r3
 800141c:	f000 f94d 	bl	80016ba <HAL_SYSTICK_Config>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e00e      	b.n	8001448 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b0f      	cmp	r3, #15
 800142e:	d80a      	bhi.n	8001446 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001430:	2200      	movs	r2, #0
 8001432:	6879      	ldr	r1, [r7, #4]
 8001434:	f04f 30ff 	mov.w	r0, #4294967295
 8001438:	f000 f917 	bl	800166a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800143c:	4a06      	ldr	r2, [pc, #24]	; (8001458 <HAL_InitTick+0x68>)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001442:	2300      	movs	r3, #0
 8001444:	e000      	b.n	8001448 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	2400000c 	.word	0x2400000c
 8001454:	24000000 	.word	0x24000000
 8001458:	24000008 	.word	0x24000008

0800145c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001460:	4b06      	ldr	r3, [pc, #24]	; (800147c <HAL_IncTick+0x20>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	461a      	mov	r2, r3
 8001466:	4b06      	ldr	r3, [pc, #24]	; (8001480 <HAL_IncTick+0x24>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4413      	add	r3, r2
 800146c:	4a04      	ldr	r2, [pc, #16]	; (8001480 <HAL_IncTick+0x24>)
 800146e:	6013      	str	r3, [r2, #0]
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	2400000c 	.word	0x2400000c
 8001480:	240002e8 	.word	0x240002e8

08001484 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  return uwTick;
 8001488:	4b03      	ldr	r3, [pc, #12]	; (8001498 <HAL_GetTick+0x14>)
 800148a:	681b      	ldr	r3, [r3, #0]
}
 800148c:	4618      	mov	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	240002e8 	.word	0x240002e8

0800149c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80014a0:	4b03      	ldr	r3, [pc, #12]	; (80014b0 <HAL_GetREVID+0x14>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	0c1b      	lsrs	r3, r3, #16
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr
 80014b0:	5c001000 	.word	0x5c001000

080014b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b085      	sub	sp, #20
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <__NVIC_SetPriorityGrouping+0x40>)
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ca:	68ba      	ldr	r2, [r7, #8]
 80014cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014d0:	4013      	ands	r3, r2
 80014d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80014dc:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <__NVIC_SetPriorityGrouping+0x44>)
 80014de:	4313      	orrs	r3, r2
 80014e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014e2:	4a04      	ldr	r2, [pc, #16]	; (80014f4 <__NVIC_SetPriorityGrouping+0x40>)
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	60d3      	str	r3, [r2, #12]
}
 80014e8:	bf00      	nop
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	e000ed00 	.word	0xe000ed00
 80014f8:	05fa0000 	.word	0x05fa0000

080014fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001500:	4b04      	ldr	r3, [pc, #16]	; (8001514 <__NVIC_GetPriorityGrouping+0x18>)
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	0a1b      	lsrs	r3, r3, #8
 8001506:	f003 0307 	and.w	r3, r3, #7
}
 800150a:	4618      	mov	r0, r3
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	e000ed00 	.word	0xe000ed00

08001518 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001522:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001526:	2b00      	cmp	r3, #0
 8001528:	db0b      	blt.n	8001542 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800152a:	88fb      	ldrh	r3, [r7, #6]
 800152c:	f003 021f 	and.w	r2, r3, #31
 8001530:	4907      	ldr	r1, [pc, #28]	; (8001550 <__NVIC_EnableIRQ+0x38>)
 8001532:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001536:	095b      	lsrs	r3, r3, #5
 8001538:	2001      	movs	r0, #1
 800153a:	fa00 f202 	lsl.w	r2, r0, r2
 800153e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001542:	bf00      	nop
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000e100 	.word	0xe000e100

08001554 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	6039      	str	r1, [r7, #0]
 800155e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001560:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001564:	2b00      	cmp	r3, #0
 8001566:	db0a      	blt.n	800157e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	b2da      	uxtb	r2, r3
 800156c:	490c      	ldr	r1, [pc, #48]	; (80015a0 <__NVIC_SetPriority+0x4c>)
 800156e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001572:	0112      	lsls	r2, r2, #4
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	440b      	add	r3, r1
 8001578:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800157c:	e00a      	b.n	8001594 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	b2da      	uxtb	r2, r3
 8001582:	4908      	ldr	r1, [pc, #32]	; (80015a4 <__NVIC_SetPriority+0x50>)
 8001584:	88fb      	ldrh	r3, [r7, #6]
 8001586:	f003 030f 	and.w	r3, r3, #15
 800158a:	3b04      	subs	r3, #4
 800158c:	0112      	lsls	r2, r2, #4
 800158e:	b2d2      	uxtb	r2, r2
 8001590:	440b      	add	r3, r1
 8001592:	761a      	strb	r2, [r3, #24]
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	e000e100 	.word	0xe000e100
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b089      	sub	sp, #36	; 0x24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	f1c3 0307 	rsb	r3, r3, #7
 80015c2:	2b04      	cmp	r3, #4
 80015c4:	bf28      	it	cs
 80015c6:	2304      	movcs	r3, #4
 80015c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	3304      	adds	r3, #4
 80015ce:	2b06      	cmp	r3, #6
 80015d0:	d902      	bls.n	80015d8 <NVIC_EncodePriority+0x30>
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	3b03      	subs	r3, #3
 80015d6:	e000      	b.n	80015da <NVIC_EncodePriority+0x32>
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015dc:	f04f 32ff 	mov.w	r2, #4294967295
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	fa02 f303 	lsl.w	r3, r2, r3
 80015e6:	43da      	mvns	r2, r3
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	401a      	ands	r2, r3
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015f0:	f04f 31ff 	mov.w	r1, #4294967295
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	fa01 f303 	lsl.w	r3, r1, r3
 80015fa:	43d9      	mvns	r1, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001600:	4313      	orrs	r3, r2
         );
}
 8001602:	4618      	mov	r0, r3
 8001604:	3724      	adds	r7, #36	; 0x24
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
	...

08001610 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	3b01      	subs	r3, #1
 800161c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001620:	d301      	bcc.n	8001626 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001622:	2301      	movs	r3, #1
 8001624:	e00f      	b.n	8001646 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001626:	4a0a      	ldr	r2, [pc, #40]	; (8001650 <SysTick_Config+0x40>)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	3b01      	subs	r3, #1
 800162c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800162e:	210f      	movs	r1, #15
 8001630:	f04f 30ff 	mov.w	r0, #4294967295
 8001634:	f7ff ff8e 	bl	8001554 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001638:	4b05      	ldr	r3, [pc, #20]	; (8001650 <SysTick_Config+0x40>)
 800163a:	2200      	movs	r2, #0
 800163c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800163e:	4b04      	ldr	r3, [pc, #16]	; (8001650 <SysTick_Config+0x40>)
 8001640:	2207      	movs	r2, #7
 8001642:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	e000e010 	.word	0xe000e010

08001654 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f7ff ff29 	bl	80014b4 <__NVIC_SetPriorityGrouping>
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b086      	sub	sp, #24
 800166e:	af00      	add	r7, sp, #0
 8001670:	4603      	mov	r3, r0
 8001672:	60b9      	str	r1, [r7, #8]
 8001674:	607a      	str	r2, [r7, #4]
 8001676:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001678:	f7ff ff40 	bl	80014fc <__NVIC_GetPriorityGrouping>
 800167c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	68b9      	ldr	r1, [r7, #8]
 8001682:	6978      	ldr	r0, [r7, #20]
 8001684:	f7ff ff90 	bl	80015a8 <NVIC_EncodePriority>
 8001688:	4602      	mov	r2, r0
 800168a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800168e:	4611      	mov	r1, r2
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff ff5f 	bl	8001554 <__NVIC_SetPriority>
}
 8001696:	bf00      	nop
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	4603      	mov	r3, r0
 80016a6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff ff33 	bl	8001518 <__NVIC_EnableIRQ>
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b082      	sub	sp, #8
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7ff ffa4 	bl	8001610 <SysTick_Config>
 80016c8:	4603      	mov	r3, r0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b089      	sub	sp, #36	; 0x24
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80016e2:	4b89      	ldr	r3, [pc, #548]	; (8001908 <HAL_GPIO_Init+0x234>)
 80016e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016e6:	e194      	b.n	8001a12 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	2101      	movs	r1, #1
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	fa01 f303 	lsl.w	r3, r1, r3
 80016f4:	4013      	ands	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f000 8186 	beq.w	8001a0c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f003 0303 	and.w	r3, r3, #3
 8001708:	2b01      	cmp	r3, #1
 800170a:	d005      	beq.n	8001718 <HAL_GPIO_Init+0x44>
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 0303 	and.w	r3, r3, #3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d130      	bne.n	800177a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	2203      	movs	r2, #3
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	4013      	ands	r3, r2
 800172e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	68da      	ldr	r2, [r3, #12]
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4313      	orrs	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800174e:	2201      	movs	r2, #1
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	43db      	mvns	r3, r3
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	4013      	ands	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	091b      	lsrs	r3, r3, #4
 8001764:	f003 0201 	and.w	r2, r3, #1
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	4313      	orrs	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f003 0303 	and.w	r3, r3, #3
 8001782:	2b03      	cmp	r3, #3
 8001784:	d017      	beq.n	80017b6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	2203      	movs	r2, #3
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	43db      	mvns	r3, r3
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	4013      	ands	r3, r2
 800179c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f003 0303 	and.w	r3, r3, #3
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d123      	bne.n	800180a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	08da      	lsrs	r2, r3, #3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	3208      	adds	r2, #8
 80017ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	f003 0307 	and.w	r3, r3, #7
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	220f      	movs	r2, #15
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43db      	mvns	r3, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4013      	ands	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	691a      	ldr	r2, [r3, #16]
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	08da      	lsrs	r2, r3, #3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	3208      	adds	r2, #8
 8001804:	69b9      	ldr	r1, [r7, #24]
 8001806:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	2203      	movs	r2, #3
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43db      	mvns	r3, r3
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	4013      	ands	r3, r2
 8001820:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f003 0203 	and.w	r2, r3, #3
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4313      	orrs	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001846:	2b00      	cmp	r3, #0
 8001848:	f000 80e0 	beq.w	8001a0c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800184c:	4b2f      	ldr	r3, [pc, #188]	; (800190c <HAL_GPIO_Init+0x238>)
 800184e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001852:	4a2e      	ldr	r2, [pc, #184]	; (800190c <HAL_GPIO_Init+0x238>)
 8001854:	f043 0302 	orr.w	r3, r3, #2
 8001858:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800185c:	4b2b      	ldr	r3, [pc, #172]	; (800190c <HAL_GPIO_Init+0x238>)
 800185e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800186a:	4a29      	ldr	r2, [pc, #164]	; (8001910 <HAL_GPIO_Init+0x23c>)
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	089b      	lsrs	r3, r3, #2
 8001870:	3302      	adds	r3, #2
 8001872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001876:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	f003 0303 	and.w	r3, r3, #3
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	220f      	movs	r2, #15
 8001882:	fa02 f303 	lsl.w	r3, r2, r3
 8001886:	43db      	mvns	r3, r3
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	4013      	ands	r3, r2
 800188c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a20      	ldr	r2, [pc, #128]	; (8001914 <HAL_GPIO_Init+0x240>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d052      	beq.n	800193c <HAL_GPIO_Init+0x268>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a1f      	ldr	r2, [pc, #124]	; (8001918 <HAL_GPIO_Init+0x244>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d031      	beq.n	8001902 <HAL_GPIO_Init+0x22e>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a1e      	ldr	r2, [pc, #120]	; (800191c <HAL_GPIO_Init+0x248>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d02b      	beq.n	80018fe <HAL_GPIO_Init+0x22a>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a1d      	ldr	r2, [pc, #116]	; (8001920 <HAL_GPIO_Init+0x24c>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d025      	beq.n	80018fa <HAL_GPIO_Init+0x226>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a1c      	ldr	r2, [pc, #112]	; (8001924 <HAL_GPIO_Init+0x250>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d01f      	beq.n	80018f6 <HAL_GPIO_Init+0x222>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a1b      	ldr	r2, [pc, #108]	; (8001928 <HAL_GPIO_Init+0x254>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d019      	beq.n	80018f2 <HAL_GPIO_Init+0x21e>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a1a      	ldr	r2, [pc, #104]	; (800192c <HAL_GPIO_Init+0x258>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d013      	beq.n	80018ee <HAL_GPIO_Init+0x21a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a19      	ldr	r2, [pc, #100]	; (8001930 <HAL_GPIO_Init+0x25c>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d00d      	beq.n	80018ea <HAL_GPIO_Init+0x216>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a18      	ldr	r2, [pc, #96]	; (8001934 <HAL_GPIO_Init+0x260>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d007      	beq.n	80018e6 <HAL_GPIO_Init+0x212>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a17      	ldr	r2, [pc, #92]	; (8001938 <HAL_GPIO_Init+0x264>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d101      	bne.n	80018e2 <HAL_GPIO_Init+0x20e>
 80018de:	2309      	movs	r3, #9
 80018e0:	e02d      	b.n	800193e <HAL_GPIO_Init+0x26a>
 80018e2:	230a      	movs	r3, #10
 80018e4:	e02b      	b.n	800193e <HAL_GPIO_Init+0x26a>
 80018e6:	2308      	movs	r3, #8
 80018e8:	e029      	b.n	800193e <HAL_GPIO_Init+0x26a>
 80018ea:	2307      	movs	r3, #7
 80018ec:	e027      	b.n	800193e <HAL_GPIO_Init+0x26a>
 80018ee:	2306      	movs	r3, #6
 80018f0:	e025      	b.n	800193e <HAL_GPIO_Init+0x26a>
 80018f2:	2305      	movs	r3, #5
 80018f4:	e023      	b.n	800193e <HAL_GPIO_Init+0x26a>
 80018f6:	2304      	movs	r3, #4
 80018f8:	e021      	b.n	800193e <HAL_GPIO_Init+0x26a>
 80018fa:	2303      	movs	r3, #3
 80018fc:	e01f      	b.n	800193e <HAL_GPIO_Init+0x26a>
 80018fe:	2302      	movs	r3, #2
 8001900:	e01d      	b.n	800193e <HAL_GPIO_Init+0x26a>
 8001902:	2301      	movs	r3, #1
 8001904:	e01b      	b.n	800193e <HAL_GPIO_Init+0x26a>
 8001906:	bf00      	nop
 8001908:	58000080 	.word	0x58000080
 800190c:	58024400 	.word	0x58024400
 8001910:	58000400 	.word	0x58000400
 8001914:	58020000 	.word	0x58020000
 8001918:	58020400 	.word	0x58020400
 800191c:	58020800 	.word	0x58020800
 8001920:	58020c00 	.word	0x58020c00
 8001924:	58021000 	.word	0x58021000
 8001928:	58021400 	.word	0x58021400
 800192c:	58021800 	.word	0x58021800
 8001930:	58021c00 	.word	0x58021c00
 8001934:	58022000 	.word	0x58022000
 8001938:	58022400 	.word	0x58022400
 800193c:	2300      	movs	r3, #0
 800193e:	69fa      	ldr	r2, [r7, #28]
 8001940:	f002 0203 	and.w	r2, r2, #3
 8001944:	0092      	lsls	r2, r2, #2
 8001946:	4093      	lsls	r3, r2
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	4313      	orrs	r3, r2
 800194c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800194e:	4938      	ldr	r1, [pc, #224]	; (8001a30 <HAL_GPIO_Init+0x35c>)
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	089b      	lsrs	r3, r3, #2
 8001954:	3302      	adds	r3, #2
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800195c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	43db      	mvns	r3, r3
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	4013      	ands	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d003      	beq.n	8001982 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800197a:	69ba      	ldr	r2, [r7, #24]
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	4313      	orrs	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001982:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800198a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	43db      	mvns	r3, r3
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	4013      	ands	r3, r2
 800199a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d003      	beq.n	80019b0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80019b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	4313      	orrs	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	43db      	mvns	r3, r3
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	4013      	ands	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d003      	beq.n	8001a06 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	fa22 f303 	lsr.w	r3, r2, r3
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f47f ae63 	bne.w	80016e8 <HAL_GPIO_Init+0x14>
  }
}
 8001a22:	bf00      	nop
 8001a24:	bf00      	nop
 8001a26:	3724      	adds	r7, #36	; 0x24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	58000400 	.word	0x58000400

08001a34 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001a3c:	4a08      	ldr	r2, [pc, #32]	; (8001a60 <HAL_HSEM_FastTake+0x2c>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	3320      	adds	r3, #32
 8001a42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a46:	4a07      	ldr	r2, [pc, #28]	; (8001a64 <HAL_HSEM_FastTake+0x30>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d101      	bne.n	8001a50 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	e000      	b.n	8001a52 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	58026400 	.word	0x58026400
 8001a64:	80000300 	.word	0x80000300

08001a68 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001a72:	4906      	ldr	r1, [pc, #24]	; (8001a8c <HAL_HSEM_Release+0x24>)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	58026400 	.word	0x58026400

08001a90 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001a98:	4b29      	ldr	r3, [pc, #164]	; (8001b40 <HAL_PWREx_ConfigSupply+0xb0>)
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	f003 0307 	and.w	r3, r3, #7
 8001aa0:	2b06      	cmp	r3, #6
 8001aa2:	d00a      	beq.n	8001aba <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001aa4:	4b26      	ldr	r3, [pc, #152]	; (8001b40 <HAL_PWREx_ConfigSupply+0xb0>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d001      	beq.n	8001ab6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e040      	b.n	8001b38 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	e03e      	b.n	8001b38 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001aba:	4b21      	ldr	r3, [pc, #132]	; (8001b40 <HAL_PWREx_ConfigSupply+0xb0>)
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001ac2:	491f      	ldr	r1, [pc, #124]	; (8001b40 <HAL_PWREx_ConfigSupply+0xb0>)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001aca:	f7ff fcdb 	bl	8001484 <HAL_GetTick>
 8001ace:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001ad0:	e009      	b.n	8001ae6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001ad2:	f7ff fcd7 	bl	8001484 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ae0:	d901      	bls.n	8001ae6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e028      	b.n	8001b38 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001ae6:	4b16      	ldr	r3, [pc, #88]	; (8001b40 <HAL_PWREx_ConfigSupply+0xb0>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001aee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001af2:	d1ee      	bne.n	8001ad2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2b1e      	cmp	r3, #30
 8001af8:	d008      	beq.n	8001b0c <HAL_PWREx_ConfigSupply+0x7c>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b2e      	cmp	r3, #46	; 0x2e
 8001afe:	d005      	beq.n	8001b0c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b1d      	cmp	r3, #29
 8001b04:	d002      	beq.n	8001b0c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2b2d      	cmp	r3, #45	; 0x2d
 8001b0a:	d114      	bne.n	8001b36 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001b0c:	f7ff fcba 	bl	8001484 <HAL_GetTick>
 8001b10:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001b12:	e009      	b.n	8001b28 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001b14:	f7ff fcb6 	bl	8001484 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b22:	d901      	bls.n	8001b28 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e007      	b.n	8001b38 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001b28:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <HAL_PWREx_ConfigSupply+0xb0>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b34:	d1ee      	bne.n	8001b14 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	58024800 	.word	0x58024800

08001b44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b08c      	sub	sp, #48	; 0x30
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d102      	bne.n	8001b58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	f000 bc1d 	b.w	8002392 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	f000 8087 	beq.w	8001c74 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b66:	4b99      	ldr	r3, [pc, #612]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b70:	4b96      	ldr	r3, [pc, #600]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b74:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b78:	2b10      	cmp	r3, #16
 8001b7a:	d007      	beq.n	8001b8c <HAL_RCC_OscConfig+0x48>
 8001b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b7e:	2b18      	cmp	r3, #24
 8001b80:	d110      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x60>
 8001b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b84:	f003 0303 	and.w	r3, r3, #3
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d10b      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b8c:	4b8f      	ldr	r3, [pc, #572]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d06c      	beq.n	8001c72 <HAL_RCC_OscConfig+0x12e>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d168      	bne.n	8001c72 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e3f6      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bac:	d106      	bne.n	8001bbc <HAL_RCC_OscConfig+0x78>
 8001bae:	4b87      	ldr	r3, [pc, #540]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a86      	ldr	r2, [pc, #536]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	e02e      	b.n	8001c1a <HAL_RCC_OscConfig+0xd6>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d10c      	bne.n	8001bde <HAL_RCC_OscConfig+0x9a>
 8001bc4:	4b81      	ldr	r3, [pc, #516]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a80      	ldr	r2, [pc, #512]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bce:	6013      	str	r3, [r2, #0]
 8001bd0:	4b7e      	ldr	r3, [pc, #504]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a7d      	ldr	r2, [pc, #500]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001bd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	e01d      	b.n	8001c1a <HAL_RCC_OscConfig+0xd6>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001be6:	d10c      	bne.n	8001c02 <HAL_RCC_OscConfig+0xbe>
 8001be8:	4b78      	ldr	r3, [pc, #480]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a77      	ldr	r2, [pc, #476]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001bee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bf2:	6013      	str	r3, [r2, #0]
 8001bf4:	4b75      	ldr	r3, [pc, #468]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a74      	ldr	r2, [pc, #464]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001bfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bfe:	6013      	str	r3, [r2, #0]
 8001c00:	e00b      	b.n	8001c1a <HAL_RCC_OscConfig+0xd6>
 8001c02:	4b72      	ldr	r3, [pc, #456]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a71      	ldr	r2, [pc, #452]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001c08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c0c:	6013      	str	r3, [r2, #0]
 8001c0e:	4b6f      	ldr	r3, [pc, #444]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a6e      	ldr	r2, [pc, #440]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001c14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c18:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d013      	beq.n	8001c4a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c22:	f7ff fc2f 	bl	8001484 <HAL_GetTick>
 8001c26:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c28:	e008      	b.n	8001c3c <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c2a:	f7ff fc2b 	bl	8001484 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b64      	cmp	r3, #100	; 0x64
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e3aa      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c3c:	4b63      	ldr	r3, [pc, #396]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d0f0      	beq.n	8001c2a <HAL_RCC_OscConfig+0xe6>
 8001c48:	e014      	b.n	8001c74 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c4a:	f7ff fc1b 	bl	8001484 <HAL_GetTick>
 8001c4e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c52:	f7ff fc17 	bl	8001484 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b64      	cmp	r3, #100	; 0x64
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e396      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c64:	4b59      	ldr	r3, [pc, #356]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1f0      	bne.n	8001c52 <HAL_RCC_OscConfig+0x10e>
 8001c70:	e000      	b.n	8001c74 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c72:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f000 80cb 	beq.w	8001e18 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c82:	4b52      	ldr	r3, [pc, #328]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c8a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c8c:	4b4f      	ldr	r3, [pc, #316]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c90:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001c92:	6a3b      	ldr	r3, [r7, #32]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d007      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x164>
 8001c98:	6a3b      	ldr	r3, [r7, #32]
 8001c9a:	2b18      	cmp	r3, #24
 8001c9c:	d156      	bne.n	8001d4c <HAL_RCC_OscConfig+0x208>
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	f003 0303 	and.w	r3, r3, #3
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d151      	bne.n	8001d4c <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ca8:	4b48      	ldr	r3, [pc, #288]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d005      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x17c>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d101      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e368      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001cc0:	4b42      	ldr	r3, [pc, #264]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f023 0219 	bic.w	r2, r3, #25
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	493f      	ldr	r1, [pc, #252]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001cd2:	f7ff fbd7 	bl	8001484 <HAL_GetTick>
 8001cd6:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cd8:	e008      	b.n	8001cec <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cda:	f7ff fbd3 	bl	8001484 <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e352      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cec:	4b37      	ldr	r3, [pc, #220]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0304 	and.w	r3, r3, #4
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d0f0      	beq.n	8001cda <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf8:	f7ff fbd0 	bl	800149c <HAL_GetREVID>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	f241 0203 	movw	r2, #4099	; 0x1003
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d817      	bhi.n	8001d36 <HAL_RCC_OscConfig+0x1f2>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	2b40      	cmp	r3, #64	; 0x40
 8001d0c:	d108      	bne.n	8001d20 <HAL_RCC_OscConfig+0x1dc>
 8001d0e:	4b2f      	ldr	r3, [pc, #188]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001d16:	4a2d      	ldr	r2, [pc, #180]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001d18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d1c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d1e:	e07b      	b.n	8001e18 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d20:	4b2a      	ldr	r3, [pc, #168]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	031b      	lsls	r3, r3, #12
 8001d2e:	4927      	ldr	r1, [pc, #156]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001d30:	4313      	orrs	r3, r2
 8001d32:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d34:	e070      	b.n	8001e18 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d36:	4b25      	ldr	r3, [pc, #148]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	061b      	lsls	r3, r3, #24
 8001d44:	4921      	ldr	r1, [pc, #132]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001d46:	4313      	orrs	r3, r2
 8001d48:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d4a:	e065      	b.n	8001e18 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d048      	beq.n	8001de6 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001d54:	4b1d      	ldr	r3, [pc, #116]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f023 0219 	bic.w	r2, r3, #25
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	491a      	ldr	r1, [pc, #104]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d66:	f7ff fb8d 	bl	8001484 <HAL_GetTick>
 8001d6a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d6e:	f7ff fb89 	bl	8001484 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e308      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d80:	4b12      	ldr	r3, [pc, #72]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0304 	and.w	r3, r3, #4
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0f0      	beq.n	8001d6e <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d8c:	f7ff fb86 	bl	800149c <HAL_GetREVID>
 8001d90:	4603      	mov	r3, r0
 8001d92:	f241 0203 	movw	r2, #4099	; 0x1003
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d81a      	bhi.n	8001dd0 <HAL_RCC_OscConfig+0x28c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	2b40      	cmp	r3, #64	; 0x40
 8001da0:	d108      	bne.n	8001db4 <HAL_RCC_OscConfig+0x270>
 8001da2:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001daa:	4a08      	ldr	r2, [pc, #32]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001dac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001db0:	6053      	str	r3, [r2, #4]
 8001db2:	e031      	b.n	8001e18 <HAL_RCC_OscConfig+0x2d4>
 8001db4:	4b05      	ldr	r3, [pc, #20]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	031b      	lsls	r3, r3, #12
 8001dc2:	4902      	ldr	r1, [pc, #8]	; (8001dcc <HAL_RCC_OscConfig+0x288>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	604b      	str	r3, [r1, #4]
 8001dc8:	e026      	b.n	8001e18 <HAL_RCC_OscConfig+0x2d4>
 8001dca:	bf00      	nop
 8001dcc:	58024400 	.word	0x58024400
 8001dd0:	4b9a      	ldr	r3, [pc, #616]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	061b      	lsls	r3, r3, #24
 8001dde:	4997      	ldr	r1, [pc, #604]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	604b      	str	r3, [r1, #4]
 8001de4:	e018      	b.n	8001e18 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001de6:	4b95      	ldr	r3, [pc, #596]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a94      	ldr	r2, [pc, #592]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001dec:	f023 0301 	bic.w	r3, r3, #1
 8001df0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df2:	f7ff fb47 	bl	8001484 <HAL_GetTick>
 8001df6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dfa:	f7ff fb43 	bl	8001484 <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e2c2      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e0c:	4b8b      	ldr	r3, [pc, #556]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1f0      	bne.n	8001dfa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0310 	and.w	r3, r3, #16
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f000 80a9 	beq.w	8001f78 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e26:	4b85      	ldr	r3, [pc, #532]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e2e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e30:	4b82      	ldr	r3, [pc, #520]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e34:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	2b08      	cmp	r3, #8
 8001e3a:	d007      	beq.n	8001e4c <HAL_RCC_OscConfig+0x308>
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	2b18      	cmp	r3, #24
 8001e40:	d13a      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x374>
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d135      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e4c:	4b7b      	ldr	r3, [pc, #492]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d005      	beq.n	8001e64 <HAL_RCC_OscConfig+0x320>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	69db      	ldr	r3, [r3, #28]
 8001e5c:	2b80      	cmp	r3, #128	; 0x80
 8001e5e:	d001      	beq.n	8001e64 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e296      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e64:	f7ff fb1a 	bl	800149c <HAL_GetREVID>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	f241 0203 	movw	r2, #4099	; 0x1003
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d817      	bhi.n	8001ea2 <HAL_RCC_OscConfig+0x35e>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	2b20      	cmp	r3, #32
 8001e78:	d108      	bne.n	8001e8c <HAL_RCC_OscConfig+0x348>
 8001e7a:	4b70      	ldr	r3, [pc, #448]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001e82:	4a6e      	ldr	r2, [pc, #440]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001e84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001e88:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e8a:	e075      	b.n	8001f78 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e8c:	4b6b      	ldr	r3, [pc, #428]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	069b      	lsls	r3, r3, #26
 8001e9a:	4968      	ldr	r1, [pc, #416]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ea0:	e06a      	b.n	8001f78 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ea2:	4b66      	ldr	r3, [pc, #408]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	061b      	lsls	r3, r3, #24
 8001eb0:	4962      	ldr	r1, [pc, #392]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001eb6:	e05f      	b.n	8001f78 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d042      	beq.n	8001f46 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001ec0:	4b5e      	ldr	r3, [pc, #376]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a5d      	ldr	r2, [pc, #372]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001eca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ecc:	f7ff fada 	bl	8001484 <HAL_GetTick>
 8001ed0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001ed4:	f7ff fad6 	bl	8001484 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e255      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ee6:	4b55      	ldr	r3, [pc, #340]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d0f0      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ef2:	f7ff fad3 	bl	800149c <HAL_GetREVID>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	f241 0203 	movw	r2, #4099	; 0x1003
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d817      	bhi.n	8001f30 <HAL_RCC_OscConfig+0x3ec>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	2b20      	cmp	r3, #32
 8001f06:	d108      	bne.n	8001f1a <HAL_RCC_OscConfig+0x3d6>
 8001f08:	4b4c      	ldr	r3, [pc, #304]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001f10:	4a4a      	ldr	r2, [pc, #296]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f12:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001f16:	6053      	str	r3, [r2, #4]
 8001f18:	e02e      	b.n	8001f78 <HAL_RCC_OscConfig+0x434>
 8001f1a:	4b48      	ldr	r3, [pc, #288]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a1b      	ldr	r3, [r3, #32]
 8001f26:	069b      	lsls	r3, r3, #26
 8001f28:	4944      	ldr	r1, [pc, #272]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	604b      	str	r3, [r1, #4]
 8001f2e:	e023      	b.n	8001f78 <HAL_RCC_OscConfig+0x434>
 8001f30:	4b42      	ldr	r3, [pc, #264]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	061b      	lsls	r3, r3, #24
 8001f3e:	493f      	ldr	r1, [pc, #252]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f40:	4313      	orrs	r3, r2
 8001f42:	60cb      	str	r3, [r1, #12]
 8001f44:	e018      	b.n	8001f78 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001f46:	4b3d      	ldr	r3, [pc, #244]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a3c      	ldr	r2, [pc, #240]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f52:	f7ff fa97 	bl	8001484 <HAL_GetTick>
 8001f56:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001f5a:	f7ff fa93 	bl	8001484 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e212      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001f6c:	4b33      	ldr	r3, [pc, #204]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1f0      	bne.n	8001f5a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d036      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	695b      	ldr	r3, [r3, #20]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d019      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f8c:	4b2b      	ldr	r3, [pc, #172]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f90:	4a2a      	ldr	r2, [pc, #168]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001f92:	f043 0301 	orr.w	r3, r3, #1
 8001f96:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f98:	f7ff fa74 	bl	8001484 <HAL_GetTick>
 8001f9c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fa0:	f7ff fa70 	bl	8001484 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e1ef      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001fb2:	4b22      	ldr	r3, [pc, #136]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001fb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0f0      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x45c>
 8001fbe:	e018      	b.n	8001ff2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fc0:	4b1e      	ldr	r3, [pc, #120]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001fc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fc4:	4a1d      	ldr	r2, [pc, #116]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001fc6:	f023 0301 	bic.w	r3, r3, #1
 8001fca:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fcc:	f7ff fa5a 	bl	8001484 <HAL_GetTick>
 8001fd0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fd4:	f7ff fa56 	bl	8001484 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e1d5      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fe6:	4b15      	ldr	r3, [pc, #84]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8001fe8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1f0      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0320 	and.w	r3, r3, #32
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d039      	beq.n	8002072 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d01c      	beq.n	8002040 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002006:	4b0d      	ldr	r3, [pc, #52]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a0c      	ldr	r2, [pc, #48]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 800200c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002010:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002012:	f7ff fa37 	bl	8001484 <HAL_GetTick>
 8002016:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002018:	e008      	b.n	800202c <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800201a:	f7ff fa33 	bl	8001484 <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	2b02      	cmp	r3, #2
 8002026:	d901      	bls.n	800202c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002028:	2303      	movs	r3, #3
 800202a:	e1b2      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800202c:	4b03      	ldr	r3, [pc, #12]	; (800203c <HAL_RCC_OscConfig+0x4f8>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d0f0      	beq.n	800201a <HAL_RCC_OscConfig+0x4d6>
 8002038:	e01b      	b.n	8002072 <HAL_RCC_OscConfig+0x52e>
 800203a:	bf00      	nop
 800203c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002040:	4b9b      	ldr	r3, [pc, #620]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a9a      	ldr	r2, [pc, #616]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002046:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800204a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800204c:	f7ff fa1a 	bl	8001484 <HAL_GetTick>
 8002050:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002052:	e008      	b.n	8002066 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002054:	f7ff fa16 	bl	8001484 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b02      	cmp	r3, #2
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e195      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002066:	4b92      	ldr	r3, [pc, #584]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1f0      	bne.n	8002054 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0304 	and.w	r3, r3, #4
 800207a:	2b00      	cmp	r3, #0
 800207c:	f000 8081 	beq.w	8002182 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002080:	4b8c      	ldr	r3, [pc, #560]	; (80022b4 <HAL_RCC_OscConfig+0x770>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a8b      	ldr	r2, [pc, #556]	; (80022b4 <HAL_RCC_OscConfig+0x770>)
 8002086:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800208a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800208c:	f7ff f9fa 	bl	8001484 <HAL_GetTick>
 8002090:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002094:	f7ff f9f6 	bl	8001484 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b64      	cmp	r3, #100	; 0x64
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e175      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80020a6:	4b83      	ldr	r3, [pc, #524]	; (80022b4 <HAL_RCC_OscConfig+0x770>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d0f0      	beq.n	8002094 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d106      	bne.n	80020c8 <HAL_RCC_OscConfig+0x584>
 80020ba:	4b7d      	ldr	r3, [pc, #500]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80020bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020be:	4a7c      	ldr	r2, [pc, #496]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6713      	str	r3, [r2, #112]	; 0x70
 80020c6:	e02d      	b.n	8002124 <HAL_RCC_OscConfig+0x5e0>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d10c      	bne.n	80020ea <HAL_RCC_OscConfig+0x5a6>
 80020d0:	4b77      	ldr	r3, [pc, #476]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80020d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d4:	4a76      	ldr	r2, [pc, #472]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80020d6:	f023 0301 	bic.w	r3, r3, #1
 80020da:	6713      	str	r3, [r2, #112]	; 0x70
 80020dc:	4b74      	ldr	r3, [pc, #464]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80020de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020e0:	4a73      	ldr	r2, [pc, #460]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80020e2:	f023 0304 	bic.w	r3, r3, #4
 80020e6:	6713      	str	r3, [r2, #112]	; 0x70
 80020e8:	e01c      	b.n	8002124 <HAL_RCC_OscConfig+0x5e0>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	2b05      	cmp	r3, #5
 80020f0:	d10c      	bne.n	800210c <HAL_RCC_OscConfig+0x5c8>
 80020f2:	4b6f      	ldr	r3, [pc, #444]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80020f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f6:	4a6e      	ldr	r2, [pc, #440]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80020f8:	f043 0304 	orr.w	r3, r3, #4
 80020fc:	6713      	str	r3, [r2, #112]	; 0x70
 80020fe:	4b6c      	ldr	r3, [pc, #432]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002102:	4a6b      	ldr	r2, [pc, #428]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6713      	str	r3, [r2, #112]	; 0x70
 800210a:	e00b      	b.n	8002124 <HAL_RCC_OscConfig+0x5e0>
 800210c:	4b68      	ldr	r3, [pc, #416]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 800210e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002110:	4a67      	ldr	r2, [pc, #412]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002112:	f023 0301 	bic.w	r3, r3, #1
 8002116:	6713      	str	r3, [r2, #112]	; 0x70
 8002118:	4b65      	ldr	r3, [pc, #404]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 800211a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800211c:	4a64      	ldr	r2, [pc, #400]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 800211e:	f023 0304 	bic.w	r3, r3, #4
 8002122:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d015      	beq.n	8002158 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212c:	f7ff f9aa 	bl	8001484 <HAL_GetTick>
 8002130:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002132:	e00a      	b.n	800214a <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002134:	f7ff f9a6 	bl	8001484 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002142:	4293      	cmp	r3, r2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e123      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800214a:	4b59      	ldr	r3, [pc, #356]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 800214c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d0ee      	beq.n	8002134 <HAL_RCC_OscConfig+0x5f0>
 8002156:	e014      	b.n	8002182 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002158:	f7ff f994 	bl	8001484 <HAL_GetTick>
 800215c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800215e:	e00a      	b.n	8002176 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002160:	f7ff f990 	bl	8001484 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	f241 3288 	movw	r2, #5000	; 0x1388
 800216e:	4293      	cmp	r3, r2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e10d      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002176:	4b4e      	ldr	r3, [pc, #312]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1ee      	bne.n	8002160 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002186:	2b00      	cmp	r3, #0
 8002188:	f000 8102 	beq.w	8002390 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800218c:	4b48      	ldr	r3, [pc, #288]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002194:	2b18      	cmp	r3, #24
 8002196:	f000 80bd 	beq.w	8002314 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219e:	2b02      	cmp	r3, #2
 80021a0:	f040 809e 	bne.w	80022e0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a4:	4b42      	ldr	r3, [pc, #264]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a41      	ldr	r2, [pc, #260]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80021aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b0:	f7ff f968 	bl	8001484 <HAL_GetTick>
 80021b4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021b8:	f7ff f964 	bl	8001484 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e0e3      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021ca:	4b39      	ldr	r3, [pc, #228]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f0      	bne.n	80021b8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021d6:	4b36      	ldr	r3, [pc, #216]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80021d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021da:	4b37      	ldr	r3, [pc, #220]	; (80022b8 <HAL_RCC_OscConfig+0x774>)
 80021dc:	4013      	ands	r3, r2
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80021e6:	0112      	lsls	r2, r2, #4
 80021e8:	430a      	orrs	r2, r1
 80021ea:	4931      	ldr	r1, [pc, #196]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	628b      	str	r3, [r1, #40]	; 0x28
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f4:	3b01      	subs	r3, #1
 80021f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021fe:	3b01      	subs	r3, #1
 8002200:	025b      	lsls	r3, r3, #9
 8002202:	b29b      	uxth	r3, r3
 8002204:	431a      	orrs	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800220a:	3b01      	subs	r3, #1
 800220c:	041b      	lsls	r3, r3, #16
 800220e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002218:	3b01      	subs	r3, #1
 800221a:	061b      	lsls	r3, r3, #24
 800221c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002220:	4923      	ldr	r1, [pc, #140]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002222:	4313      	orrs	r3, r2
 8002224:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002226:	4b22      	ldr	r3, [pc, #136]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800222a:	4a21      	ldr	r2, [pc, #132]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 800222c:	f023 0301 	bic.w	r3, r3, #1
 8002230:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002232:	4b1f      	ldr	r3, [pc, #124]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002234:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002236:	4b21      	ldr	r3, [pc, #132]	; (80022bc <HAL_RCC_OscConfig+0x778>)
 8002238:	4013      	ands	r3, r2
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800223e:	00d2      	lsls	r2, r2, #3
 8002240:	491b      	ldr	r1, [pc, #108]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002242:	4313      	orrs	r3, r2
 8002244:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002246:	4b1a      	ldr	r3, [pc, #104]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224a:	f023 020c 	bic.w	r2, r3, #12
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	4917      	ldr	r1, [pc, #92]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002254:	4313      	orrs	r3, r2
 8002256:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002258:	4b15      	ldr	r3, [pc, #84]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 800225a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225c:	f023 0202 	bic.w	r2, r3, #2
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002264:	4912      	ldr	r1, [pc, #72]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002266:	4313      	orrs	r3, r2
 8002268:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800226a:	4b11      	ldr	r3, [pc, #68]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 800226c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226e:	4a10      	ldr	r2, [pc, #64]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002270:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002274:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002276:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227a:	4a0d      	ldr	r2, [pc, #52]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 800227c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002280:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002282:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002286:	4a0a      	ldr	r2, [pc, #40]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002288:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800228c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800228e:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002292:	4a07      	ldr	r2, [pc, #28]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800229a:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a04      	ldr	r2, [pc, #16]	; (80022b0 <HAL_RCC_OscConfig+0x76c>)
 80022a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a6:	f7ff f8ed 	bl	8001484 <HAL_GetTick>
 80022aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80022ac:	e011      	b.n	80022d2 <HAL_RCC_OscConfig+0x78e>
 80022ae:	bf00      	nop
 80022b0:	58024400 	.word	0x58024400
 80022b4:	58024800 	.word	0x58024800
 80022b8:	fffffc0c 	.word	0xfffffc0c
 80022bc:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022c0:	f7ff f8e0 	bl	8001484 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e05f      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80022d2:	4b32      	ldr	r3, [pc, #200]	; (800239c <HAL_RCC_OscConfig+0x858>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d0f0      	beq.n	80022c0 <HAL_RCC_OscConfig+0x77c>
 80022de:	e057      	b.n	8002390 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e0:	4b2e      	ldr	r3, [pc, #184]	; (800239c <HAL_RCC_OscConfig+0x858>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a2d      	ldr	r2, [pc, #180]	; (800239c <HAL_RCC_OscConfig+0x858>)
 80022e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ec:	f7ff f8ca 	bl	8001484 <HAL_GetTick>
 80022f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022f4:	f7ff f8c6 	bl	8001484 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e045      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002306:	4b25      	ldr	r3, [pc, #148]	; (800239c <HAL_RCC_OscConfig+0x858>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1f0      	bne.n	80022f4 <HAL_RCC_OscConfig+0x7b0>
 8002312:	e03d      	b.n	8002390 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002314:	4b21      	ldr	r3, [pc, #132]	; (800239c <HAL_RCC_OscConfig+0x858>)
 8002316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002318:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800231a:	4b20      	ldr	r3, [pc, #128]	; (800239c <HAL_RCC_OscConfig+0x858>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002324:	2b01      	cmp	r3, #1
 8002326:	d031      	beq.n	800238c <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	f003 0203 	and.w	r2, r3, #3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002332:	429a      	cmp	r2, r3
 8002334:	d12a      	bne.n	800238c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002342:	429a      	cmp	r2, r3
 8002344:	d122      	bne.n	800238c <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002350:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002352:	429a      	cmp	r2, r3
 8002354:	d11a      	bne.n	800238c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	0a5b      	lsrs	r3, r3, #9
 800235a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002362:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002364:	429a      	cmp	r2, r3
 8002366:	d111      	bne.n	800238c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	0c1b      	lsrs	r3, r3, #16
 800236c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002374:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002376:	429a      	cmp	r2, r3
 8002378:	d108      	bne.n	800238c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	0e1b      	lsrs	r3, r3, #24
 800237e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002386:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002388:	429a      	cmp	r2, r3
 800238a:	d001      	beq.n	8002390 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e000      	b.n	8002392 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3730      	adds	r7, #48	; 0x30
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	58024400 	.word	0x58024400

080023a0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d101      	bne.n	80023b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e19c      	b.n	80026ee <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023b4:	4b8a      	ldr	r3, [pc, #552]	; (80025e0 <HAL_RCC_ClockConfig+0x240>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 030f 	and.w	r3, r3, #15
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d910      	bls.n	80023e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023c2:	4b87      	ldr	r3, [pc, #540]	; (80025e0 <HAL_RCC_ClockConfig+0x240>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f023 020f 	bic.w	r2, r3, #15
 80023ca:	4985      	ldr	r1, [pc, #532]	; (80025e0 <HAL_RCC_ClockConfig+0x240>)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d2:	4b83      	ldr	r3, [pc, #524]	; (80025e0 <HAL_RCC_ClockConfig+0x240>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	683a      	ldr	r2, [r7, #0]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d001      	beq.n	80023e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e184      	b.n	80026ee <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d010      	beq.n	8002412 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	691a      	ldr	r2, [r3, #16]
 80023f4:	4b7b      	ldr	r3, [pc, #492]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d908      	bls.n	8002412 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002400:	4b78      	ldr	r3, [pc, #480]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	691b      	ldr	r3, [r3, #16]
 800240c:	4975      	ldr	r1, [pc, #468]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 800240e:	4313      	orrs	r3, r2
 8002410:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0308 	and.w	r3, r3, #8
 800241a:	2b00      	cmp	r3, #0
 800241c:	d010      	beq.n	8002440 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	695a      	ldr	r2, [r3, #20]
 8002422:	4b70      	ldr	r3, [pc, #448]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800242a:	429a      	cmp	r2, r3
 800242c:	d908      	bls.n	8002440 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800242e:	4b6d      	ldr	r3, [pc, #436]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	496a      	ldr	r1, [pc, #424]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 800243c:	4313      	orrs	r3, r2
 800243e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0310 	and.w	r3, r3, #16
 8002448:	2b00      	cmp	r3, #0
 800244a:	d010      	beq.n	800246e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	699a      	ldr	r2, [r3, #24]
 8002450:	4b64      	ldr	r3, [pc, #400]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002452:	69db      	ldr	r3, [r3, #28]
 8002454:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002458:	429a      	cmp	r2, r3
 800245a:	d908      	bls.n	800246e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800245c:	4b61      	ldr	r3, [pc, #388]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	495e      	ldr	r1, [pc, #376]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 800246a:	4313      	orrs	r3, r2
 800246c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0320 	and.w	r3, r3, #32
 8002476:	2b00      	cmp	r3, #0
 8002478:	d010      	beq.n	800249c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	69da      	ldr	r2, [r3, #28]
 800247e:	4b59      	ldr	r3, [pc, #356]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002486:	429a      	cmp	r2, r3
 8002488:	d908      	bls.n	800249c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800248a:	4b56      	ldr	r3, [pc, #344]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	69db      	ldr	r3, [r3, #28]
 8002496:	4953      	ldr	r1, [pc, #332]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002498:	4313      	orrs	r3, r2
 800249a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d010      	beq.n	80024ca <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	68da      	ldr	r2, [r3, #12]
 80024ac:	4b4d      	ldr	r3, [pc, #308]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d908      	bls.n	80024ca <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024b8:	4b4a      	ldr	r3, [pc, #296]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	f023 020f 	bic.w	r2, r3, #15
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	4947      	ldr	r1, [pc, #284]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d055      	beq.n	8002582 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80024d6:	4b43      	ldr	r3, [pc, #268]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	4940      	ldr	r1, [pc, #256]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 80024e4:	4313      	orrs	r3, r2
 80024e6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d107      	bne.n	8002500 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024f0:	4b3c      	ldr	r3, [pc, #240]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d121      	bne.n	8002540 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e0f6      	b.n	80026ee <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	2b03      	cmp	r3, #3
 8002506:	d107      	bne.n	8002518 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002508:	4b36      	ldr	r3, [pc, #216]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d115      	bne.n	8002540 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e0ea      	b.n	80026ee <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d107      	bne.n	8002530 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002520:	4b30      	ldr	r3, [pc, #192]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002528:	2b00      	cmp	r3, #0
 800252a:	d109      	bne.n	8002540 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e0de      	b.n	80026ee <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002530:	4b2c      	ldr	r3, [pc, #176]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0304 	and.w	r3, r3, #4
 8002538:	2b00      	cmp	r3, #0
 800253a:	d101      	bne.n	8002540 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e0d6      	b.n	80026ee <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002540:	4b28      	ldr	r3, [pc, #160]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	f023 0207 	bic.w	r2, r3, #7
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	4925      	ldr	r1, [pc, #148]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 800254e:	4313      	orrs	r3, r2
 8002550:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002552:	f7fe ff97 	bl	8001484 <HAL_GetTick>
 8002556:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002558:	e00a      	b.n	8002570 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800255a:	f7fe ff93 	bl	8001484 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	f241 3288 	movw	r2, #5000	; 0x1388
 8002568:	4293      	cmp	r3, r2
 800256a:	d901      	bls.n	8002570 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e0be      	b.n	80026ee <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002570:	4b1c      	ldr	r3, [pc, #112]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	429a      	cmp	r2, r3
 8002580:	d1eb      	bne.n	800255a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d010      	beq.n	80025b0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	4b14      	ldr	r3, [pc, #80]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	429a      	cmp	r2, r3
 800259c:	d208      	bcs.n	80025b0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800259e:	4b11      	ldr	r3, [pc, #68]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	f023 020f 	bic.w	r2, r3, #15
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	490e      	ldr	r1, [pc, #56]	; (80025e4 <HAL_RCC_ClockConfig+0x244>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025b0:	4b0b      	ldr	r3, [pc, #44]	; (80025e0 <HAL_RCC_ClockConfig+0x240>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 030f 	and.w	r3, r3, #15
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d214      	bcs.n	80025e8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025be:	4b08      	ldr	r3, [pc, #32]	; (80025e0 <HAL_RCC_ClockConfig+0x240>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f023 020f 	bic.w	r2, r3, #15
 80025c6:	4906      	ldr	r1, [pc, #24]	; (80025e0 <HAL_RCC_ClockConfig+0x240>)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ce:	4b04      	ldr	r3, [pc, #16]	; (80025e0 <HAL_RCC_ClockConfig+0x240>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d005      	beq.n	80025e8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e086      	b.n	80026ee <HAL_RCC_ClockConfig+0x34e>
 80025e0:	52002000 	.word	0x52002000
 80025e4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0304 	and.w	r3, r3, #4
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d010      	beq.n	8002616 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	691a      	ldr	r2, [r3, #16]
 80025f8:	4b3f      	ldr	r3, [pc, #252]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002600:	429a      	cmp	r2, r3
 8002602:	d208      	bcs.n	8002616 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002604:	4b3c      	ldr	r3, [pc, #240]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	4939      	ldr	r1, [pc, #228]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 8002612:	4313      	orrs	r3, r2
 8002614:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0308 	and.w	r3, r3, #8
 800261e:	2b00      	cmp	r3, #0
 8002620:	d010      	beq.n	8002644 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	695a      	ldr	r2, [r3, #20]
 8002626:	4b34      	ldr	r3, [pc, #208]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800262e:	429a      	cmp	r2, r3
 8002630:	d208      	bcs.n	8002644 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002632:	4b31      	ldr	r3, [pc, #196]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	492e      	ldr	r1, [pc, #184]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 8002640:	4313      	orrs	r3, r2
 8002642:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0310 	and.w	r3, r3, #16
 800264c:	2b00      	cmp	r3, #0
 800264e:	d010      	beq.n	8002672 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	699a      	ldr	r2, [r3, #24]
 8002654:	4b28      	ldr	r3, [pc, #160]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 8002656:	69db      	ldr	r3, [r3, #28]
 8002658:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800265c:	429a      	cmp	r2, r3
 800265e:	d208      	bcs.n	8002672 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002660:	4b25      	ldr	r3, [pc, #148]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	4922      	ldr	r1, [pc, #136]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 800266e:	4313      	orrs	r3, r2
 8002670:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0320 	and.w	r3, r3, #32
 800267a:	2b00      	cmp	r3, #0
 800267c:	d010      	beq.n	80026a0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	69da      	ldr	r2, [r3, #28]
 8002682:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 8002684:	6a1b      	ldr	r3, [r3, #32]
 8002686:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800268a:	429a      	cmp	r2, r3
 800268c:	d208      	bcs.n	80026a0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800268e:	4b1a      	ldr	r3, [pc, #104]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	4917      	ldr	r1, [pc, #92]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 800269c:	4313      	orrs	r3, r2
 800269e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80026a0:	f000 f834 	bl	800270c <HAL_RCC_GetSysClockFreq>
 80026a4:	4602      	mov	r2, r0
 80026a6:	4b14      	ldr	r3, [pc, #80]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	0a1b      	lsrs	r3, r3, #8
 80026ac:	f003 030f 	and.w	r3, r3, #15
 80026b0:	4912      	ldr	r1, [pc, #72]	; (80026fc <HAL_RCC_ClockConfig+0x35c>)
 80026b2:	5ccb      	ldrb	r3, [r1, r3]
 80026b4:	f003 031f 	and.w	r3, r3, #31
 80026b8:	fa22 f303 	lsr.w	r3, r2, r3
 80026bc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80026be:	4b0e      	ldr	r3, [pc, #56]	; (80026f8 <HAL_RCC_ClockConfig+0x358>)
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	4a0d      	ldr	r2, [pc, #52]	; (80026fc <HAL_RCC_ClockConfig+0x35c>)
 80026c8:	5cd3      	ldrb	r3, [r2, r3]
 80026ca:	f003 031f 	and.w	r3, r3, #31
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	fa22 f303 	lsr.w	r3, r2, r3
 80026d4:	4a0a      	ldr	r2, [pc, #40]	; (8002700 <HAL_RCC_ClockConfig+0x360>)
 80026d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80026d8:	4a0a      	ldr	r2, [pc, #40]	; (8002704 <HAL_RCC_ClockConfig+0x364>)
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80026de:	4b0a      	ldr	r3, [pc, #40]	; (8002708 <HAL_RCC_ClockConfig+0x368>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fe fe84 	bl	80013f0 <HAL_InitTick>
 80026e8:	4603      	mov	r3, r0
 80026ea:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3718      	adds	r7, #24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	58024400 	.word	0x58024400
 80026fc:	0800a32c 	.word	0x0800a32c
 8002700:	24000004 	.word	0x24000004
 8002704:	24000000 	.word	0x24000000
 8002708:	24000008 	.word	0x24000008

0800270c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800270c:	b480      	push	{r7}
 800270e:	b089      	sub	sp, #36	; 0x24
 8002710:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002712:	4bb3      	ldr	r3, [pc, #716]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800271a:	2b18      	cmp	r3, #24
 800271c:	f200 8155 	bhi.w	80029ca <HAL_RCC_GetSysClockFreq+0x2be>
 8002720:	a201      	add	r2, pc, #4	; (adr r2, 8002728 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002726:	bf00      	nop
 8002728:	0800278d 	.word	0x0800278d
 800272c:	080029cb 	.word	0x080029cb
 8002730:	080029cb 	.word	0x080029cb
 8002734:	080029cb 	.word	0x080029cb
 8002738:	080029cb 	.word	0x080029cb
 800273c:	080029cb 	.word	0x080029cb
 8002740:	080029cb 	.word	0x080029cb
 8002744:	080029cb 	.word	0x080029cb
 8002748:	080027b3 	.word	0x080027b3
 800274c:	080029cb 	.word	0x080029cb
 8002750:	080029cb 	.word	0x080029cb
 8002754:	080029cb 	.word	0x080029cb
 8002758:	080029cb 	.word	0x080029cb
 800275c:	080029cb 	.word	0x080029cb
 8002760:	080029cb 	.word	0x080029cb
 8002764:	080029cb 	.word	0x080029cb
 8002768:	080027b9 	.word	0x080027b9
 800276c:	080029cb 	.word	0x080029cb
 8002770:	080029cb 	.word	0x080029cb
 8002774:	080029cb 	.word	0x080029cb
 8002778:	080029cb 	.word	0x080029cb
 800277c:	080029cb 	.word	0x080029cb
 8002780:	080029cb 	.word	0x080029cb
 8002784:	080029cb 	.word	0x080029cb
 8002788:	080027bf 	.word	0x080027bf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800278c:	4b94      	ldr	r3, [pc, #592]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0320 	and.w	r3, r3, #32
 8002794:	2b00      	cmp	r3, #0
 8002796:	d009      	beq.n	80027ac <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002798:	4b91      	ldr	r3, [pc, #580]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	08db      	lsrs	r3, r3, #3
 800279e:	f003 0303 	and.w	r3, r3, #3
 80027a2:	4a90      	ldr	r2, [pc, #576]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80027a4:	fa22 f303 	lsr.w	r3, r2, r3
 80027a8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80027aa:	e111      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80027ac:	4b8d      	ldr	r3, [pc, #564]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80027ae:	61bb      	str	r3, [r7, #24]
    break;
 80027b0:	e10e      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80027b2:	4b8d      	ldr	r3, [pc, #564]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80027b4:	61bb      	str	r3, [r7, #24]
    break;
 80027b6:	e10b      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80027b8:	4b8c      	ldr	r3, [pc, #560]	; (80029ec <HAL_RCC_GetSysClockFreq+0x2e0>)
 80027ba:	61bb      	str	r3, [r7, #24]
    break;
 80027bc:	e108      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80027be:	4b88      	ldr	r3, [pc, #544]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c2:	f003 0303 	and.w	r3, r3, #3
 80027c6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80027c8:	4b85      	ldr	r3, [pc, #532]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027cc:	091b      	lsrs	r3, r3, #4
 80027ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027d2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80027d4:	4b82      	ldr	r3, [pc, #520]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d8:	f003 0301 	and.w	r3, r3, #1
 80027dc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80027de:	4b80      	ldr	r3, [pc, #512]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e2:	08db      	lsrs	r3, r3, #3
 80027e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	fb02 f303 	mul.w	r3, r2, r3
 80027ee:	ee07 3a90 	vmov	s15, r3
 80027f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027f6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	f000 80e1 	beq.w	80029c4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	2b02      	cmp	r3, #2
 8002806:	f000 8083 	beq.w	8002910 <HAL_RCC_GetSysClockFreq+0x204>
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	2b02      	cmp	r3, #2
 800280e:	f200 80a1 	bhi.w	8002954 <HAL_RCC_GetSysClockFreq+0x248>
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <HAL_RCC_GetSysClockFreq+0x114>
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d056      	beq.n	80028cc <HAL_RCC_GetSysClockFreq+0x1c0>
 800281e:	e099      	b.n	8002954 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002820:	4b6f      	ldr	r3, [pc, #444]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0320 	and.w	r3, r3, #32
 8002828:	2b00      	cmp	r3, #0
 800282a:	d02d      	beq.n	8002888 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800282c:	4b6c      	ldr	r3, [pc, #432]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	08db      	lsrs	r3, r3, #3
 8002832:	f003 0303 	and.w	r3, r3, #3
 8002836:	4a6b      	ldr	r2, [pc, #428]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002838:	fa22 f303 	lsr.w	r3, r2, r3
 800283c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	ee07 3a90 	vmov	s15, r3
 8002844:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	ee07 3a90 	vmov	s15, r3
 800284e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002856:	4b62      	ldr	r3, [pc, #392]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800285e:	ee07 3a90 	vmov	s15, r3
 8002862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002866:	ed97 6a02 	vldr	s12, [r7, #8]
 800286a:	eddf 5a61 	vldr	s11, [pc, #388]	; 80029f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800286e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002876:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800287a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800287e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002882:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8002886:	e087      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	ee07 3a90 	vmov	s15, r3
 800288e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002892:	eddf 6a58 	vldr	s13, [pc, #352]	; 80029f4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800289a:	4b51      	ldr	r3, [pc, #324]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028a2:	ee07 3a90 	vmov	s15, r3
 80028a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80028ae:	eddf 5a50 	vldr	s11, [pc, #320]	; 80029f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80028be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80028ca:	e065      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	ee07 3a90 	vmov	s15, r3
 80028d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028d6:	eddf 6a48 	vldr	s13, [pc, #288]	; 80029f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80028da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028de:	4b40      	ldr	r3, [pc, #256]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028e6:	ee07 3a90 	vmov	s15, r3
 80028ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80028f2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80029f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800290a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800290e:	e043      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	ee07 3a90 	vmov	s15, r3
 8002916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800291a:	eddf 6a38 	vldr	s13, [pc, #224]	; 80029fc <HAL_RCC_GetSysClockFreq+0x2f0>
 800291e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002922:	4b2f      	ldr	r3, [pc, #188]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800292a:	ee07 3a90 	vmov	s15, r3
 800292e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002932:	ed97 6a02 	vldr	s12, [r7, #8]
 8002936:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80029f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800293a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800293e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002942:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800294a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800294e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002952:	e021      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	ee07 3a90 	vmov	s15, r3
 800295a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800295e:	eddf 6a26 	vldr	s13, [pc, #152]	; 80029f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002966:	4b1e      	ldr	r3, [pc, #120]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800296e:	ee07 3a90 	vmov	s15, r3
 8002972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002976:	ed97 6a02 	vldr	s12, [r7, #8]
 800297a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80029f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800297e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002986:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800298a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800298e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002992:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002996:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8002998:	4b11      	ldr	r3, [pc, #68]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800299a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299c:	0a5b      	lsrs	r3, r3, #9
 800299e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029a2:	3301      	adds	r3, #1
 80029a4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	ee07 3a90 	vmov	s15, r3
 80029ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80029b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029bc:	ee17 3a90 	vmov	r3, s15
 80029c0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80029c2:	e005      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80029c4:	2300      	movs	r3, #0
 80029c6:	61bb      	str	r3, [r7, #24]
    break;
 80029c8:	e002      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80029ca:	4b07      	ldr	r3, [pc, #28]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80029cc:	61bb      	str	r3, [r7, #24]
    break;
 80029ce:	bf00      	nop
  }

  return sysclockfreq;
 80029d0:	69bb      	ldr	r3, [r7, #24]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3724      	adds	r7, #36	; 0x24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	58024400 	.word	0x58024400
 80029e4:	03d09000 	.word	0x03d09000
 80029e8:	003d0900 	.word	0x003d0900
 80029ec:	007a1200 	.word	0x007a1200
 80029f0:	46000000 	.word	0x46000000
 80029f4:	4c742400 	.word	0x4c742400
 80029f8:	4a742400 	.word	0x4a742400
 80029fc:	4af42400 	.word	0x4af42400

08002a00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002a06:	f7ff fe81 	bl	800270c <HAL_RCC_GetSysClockFreq>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	4b10      	ldr	r3, [pc, #64]	; (8002a50 <HAL_RCC_GetHCLKFreq+0x50>)
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	0a1b      	lsrs	r3, r3, #8
 8002a12:	f003 030f 	and.w	r3, r3, #15
 8002a16:	490f      	ldr	r1, [pc, #60]	; (8002a54 <HAL_RCC_GetHCLKFreq+0x54>)
 8002a18:	5ccb      	ldrb	r3, [r1, r3]
 8002a1a:	f003 031f 	and.w	r3, r3, #31
 8002a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a22:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002a24:	4b0a      	ldr	r3, [pc, #40]	; (8002a50 <HAL_RCC_GetHCLKFreq+0x50>)
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	f003 030f 	and.w	r3, r3, #15
 8002a2c:	4a09      	ldr	r2, [pc, #36]	; (8002a54 <HAL_RCC_GetHCLKFreq+0x54>)
 8002a2e:	5cd3      	ldrb	r3, [r2, r3]
 8002a30:	f003 031f 	and.w	r3, r3, #31
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	fa22 f303 	lsr.w	r3, r2, r3
 8002a3a:	4a07      	ldr	r2, [pc, #28]	; (8002a58 <HAL_RCC_GetHCLKFreq+0x58>)
 8002a3c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002a3e:	4a07      	ldr	r2, [pc, #28]	; (8002a5c <HAL_RCC_GetHCLKFreq+0x5c>)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002a44:	4b04      	ldr	r3, [pc, #16]	; (8002a58 <HAL_RCC_GetHCLKFreq+0x58>)
 8002a46:	681b      	ldr	r3, [r3, #0]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	58024400 	.word	0x58024400
 8002a54:	0800a32c 	.word	0x0800a32c
 8002a58:	24000004 	.word	0x24000004
 8002a5c:	24000000 	.word	0x24000000

08002a60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002a64:	f7ff ffcc 	bl	8002a00 <HAL_RCC_GetHCLKFreq>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	4b06      	ldr	r3, [pc, #24]	; (8002a84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	091b      	lsrs	r3, r3, #4
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	4904      	ldr	r1, [pc, #16]	; (8002a88 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a76:	5ccb      	ldrb	r3, [r1, r3]
 8002a78:	f003 031f 	and.w	r3, r3, #31
 8002a7c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	58024400 	.word	0x58024400
 8002a88:	0800a32c 	.word	0x0800a32c

08002a8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002a90:	f7ff ffb6 	bl	8002a00 <HAL_RCC_GetHCLKFreq>
 8002a94:	4602      	mov	r2, r0
 8002a96:	4b06      	ldr	r3, [pc, #24]	; (8002ab0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	0a1b      	lsrs	r3, r3, #8
 8002a9c:	f003 0307 	and.w	r3, r3, #7
 8002aa0:	4904      	ldr	r1, [pc, #16]	; (8002ab4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002aa2:	5ccb      	ldrb	r3, [r1, r3]
 8002aa4:	f003 031f 	and.w	r3, r3, #31
 8002aa8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	58024400 	.word	0x58024400
 8002ab4:	0800a32c 	.word	0x0800a32c

08002ab8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d03f      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ad8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002adc:	d02a      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002ade:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002ae2:	d824      	bhi.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ae4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ae8:	d018      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002aea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002aee:	d81e      	bhi.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002af4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002af8:	d007      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002afa:	e018      	b.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002afc:	4ba3      	ldr	r3, [pc, #652]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b00:	4aa2      	ldr	r2, [pc, #648]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b06:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002b08:	e015      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	3304      	adds	r3, #4
 8002b0e:	2102      	movs	r1, #2
 8002b10:	4618      	mov	r0, r3
 8002b12:	f001 f9d5 	bl	8003ec0 <RCCEx_PLL2_Config>
 8002b16:	4603      	mov	r3, r0
 8002b18:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002b1a:	e00c      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	3324      	adds	r3, #36	; 0x24
 8002b20:	2102      	movs	r1, #2
 8002b22:	4618      	mov	r0, r3
 8002b24:	f001 fa7e 	bl	8004024 <RCCEx_PLL3_Config>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002b2c:	e003      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	75fb      	strb	r3, [r7, #23]
      break;
 8002b32:	e000      	b.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002b34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b36:	7dfb      	ldrb	r3, [r7, #23]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d109      	bne.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002b3c:	4b93      	ldr	r3, [pc, #588]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b40:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b48:	4990      	ldr	r1, [pc, #576]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	650b      	str	r3, [r1, #80]	; 0x50
 8002b4e:	e001      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b50:	7dfb      	ldrb	r3, [r7, #23]
 8002b52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d03d      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b64:	2b04      	cmp	r3, #4
 8002b66:	d826      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002b68:	a201      	add	r2, pc, #4	; (adr r2, 8002b70 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8002b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b6e:	bf00      	nop
 8002b70:	08002b85 	.word	0x08002b85
 8002b74:	08002b93 	.word	0x08002b93
 8002b78:	08002ba5 	.word	0x08002ba5
 8002b7c:	08002bbd 	.word	0x08002bbd
 8002b80:	08002bbd 	.word	0x08002bbd
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b84:	4b81      	ldr	r3, [pc, #516]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b88:	4a80      	ldr	r2, [pc, #512]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002b8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b8e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002b90:	e015      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3304      	adds	r3, #4
 8002b96:	2100      	movs	r1, #0
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f001 f991 	bl	8003ec0 <RCCEx_PLL2_Config>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002ba2:	e00c      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3324      	adds	r3, #36	; 0x24
 8002ba8:	2100      	movs	r1, #0
 8002baa:	4618      	mov	r0, r3
 8002bac:	f001 fa3a 	bl	8004024 <RCCEx_PLL3_Config>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002bb4:	e003      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	75fb      	strb	r3, [r7, #23]
      break;
 8002bba:	e000      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002bbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bbe:	7dfb      	ldrb	r3, [r7, #23]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d109      	bne.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bc4:	4b71      	ldr	r3, [pc, #452]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002bc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bc8:	f023 0207 	bic.w	r2, r3, #7
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd0:	496e      	ldr	r1, [pc, #440]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	650b      	str	r3, [r1, #80]	; 0x50
 8002bd6:	e001      	b.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bd8:	7dfb      	ldrb	r3, [r7, #23]
 8002bda:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d042      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bf0:	d02b      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x192>
 8002bf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bf6:	d825      	bhi.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002bf8:	2bc0      	cmp	r3, #192	; 0xc0
 8002bfa:	d028      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002bfc:	2bc0      	cmp	r3, #192	; 0xc0
 8002bfe:	d821      	bhi.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002c00:	2b80      	cmp	r3, #128	; 0x80
 8002c02:	d016      	beq.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8002c04:	2b80      	cmp	r3, #128	; 0x80
 8002c06:	d81d      	bhi.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d002      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8002c0c:	2b40      	cmp	r3, #64	; 0x40
 8002c0e:	d007      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002c10:	e018      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c12:	4b5e      	ldr	r3, [pc, #376]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c16:	4a5d      	ldr	r2, [pc, #372]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c1c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002c1e:	e017      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3304      	adds	r3, #4
 8002c24:	2100      	movs	r1, #0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f001 f94a 	bl	8003ec0 <RCCEx_PLL2_Config>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002c30:	e00e      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	3324      	adds	r3, #36	; 0x24
 8002c36:	2100      	movs	r1, #0
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f001 f9f3 	bl	8004024 <RCCEx_PLL3_Config>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002c42:	e005      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	75fb      	strb	r3, [r7, #23]
      break;
 8002c48:	e002      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8002c4a:	bf00      	nop
 8002c4c:	e000      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8002c4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c50:	7dfb      	ldrb	r3, [r7, #23]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d109      	bne.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002c56:	4b4d      	ldr	r3, [pc, #308]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002c58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c5a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c62:	494a      	ldr	r1, [pc, #296]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	650b      	str	r3, [r1, #80]	; 0x50
 8002c68:	e001      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c6a:	7dfb      	ldrb	r3, [r7, #23]
 8002c6c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d049      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002c80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002c84:	d030      	beq.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8002c86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002c8a:	d82a      	bhi.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002c8c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002c90:	d02c      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x234>
 8002c92:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002c96:	d824      	bhi.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002c98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c9c:	d018      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8002c9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ca2:	d81e      	bhi.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d003      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002ca8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002cac:	d007      	beq.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002cae:	e018      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cb0:	4b36      	ldr	r3, [pc, #216]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb4:	4a35      	ldr	r2, [pc, #212]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002cb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002cbc:	e017      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	3304      	adds	r3, #4
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f001 f8fb 	bl	8003ec0 <RCCEx_PLL2_Config>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002cce:	e00e      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3324      	adds	r3, #36	; 0x24
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f001 f9a4 	bl	8004024 <RCCEx_PLL3_Config>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002ce0:	e005      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	75fb      	strb	r3, [r7, #23]
      break;
 8002ce6:	e002      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8002ce8:	bf00      	nop
 8002cea:	e000      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8002cec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002cee:	7dfb      	ldrb	r3, [r7, #23]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d10a      	bne.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002cf4:	4b25      	ldr	r3, [pc, #148]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf8:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002d02:	4922      	ldr	r1, [pc, #136]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	658b      	str	r3, [r1, #88]	; 0x58
 8002d08:	e001      	b.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d0a:	7dfb      	ldrb	r3, [r7, #23]
 8002d0c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d04b      	beq.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002d20:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d24:	d030      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8002d26:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d2a:	d82a      	bhi.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002d2c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d30:	d02e      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8002d32:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d36:	d824      	bhi.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002d38:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d3c:	d018      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8002d3e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d42:	d81e      	bhi.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002d48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d4c:	d007      	beq.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002d4e:	e018      	b.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d50:	4b0e      	ldr	r3, [pc, #56]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d54:	4a0d      	ldr	r2, [pc, #52]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002d56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d5a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002d5c:	e019      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	3304      	adds	r3, #4
 8002d62:	2100      	movs	r1, #0
 8002d64:	4618      	mov	r0, r3
 8002d66:	f001 f8ab 	bl	8003ec0 <RCCEx_PLL2_Config>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002d6e:	e010      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3324      	adds	r3, #36	; 0x24
 8002d74:	2100      	movs	r1, #0
 8002d76:	4618      	mov	r0, r3
 8002d78:	f001 f954 	bl	8004024 <RCCEx_PLL3_Config>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002d80:	e007      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	75fb      	strb	r3, [r7, #23]
      break;
 8002d86:	e004      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8002d88:	bf00      	nop
 8002d8a:	e002      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002d8c:	58024400 	.word	0x58024400
      break;
 8002d90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d92:	7dfb      	ldrb	r3, [r7, #23]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10a      	bne.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002d98:	4b99      	ldr	r3, [pc, #612]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002da6:	4996      	ldr	r1, [pc, #600]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	658b      	str	r3, [r1, #88]	; 0x58
 8002dac:	e001      	b.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dae:	7dfb      	ldrb	r3, [r7, #23]
 8002db0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d032      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dc2:	2b30      	cmp	r3, #48	; 0x30
 8002dc4:	d01c      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8002dc6:	2b30      	cmp	r3, #48	; 0x30
 8002dc8:	d817      	bhi.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x342>
 8002dca:	2b20      	cmp	r3, #32
 8002dcc:	d00c      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8002dce:	2b20      	cmp	r3, #32
 8002dd0:	d813      	bhi.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x342>
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d016      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002dd6:	2b10      	cmp	r3, #16
 8002dd8:	d10f      	bne.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dda:	4b89      	ldr	r3, [pc, #548]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dde:	4a88      	ldr	r2, [pc, #544]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002de0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002de4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002de6:	e00e      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	3304      	adds	r3, #4
 8002dec:	2102      	movs	r1, #2
 8002dee:	4618      	mov	r0, r3
 8002df0:	f001 f866 	bl	8003ec0 <RCCEx_PLL2_Config>
 8002df4:	4603      	mov	r3, r0
 8002df6:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002df8:	e005      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	75fb      	strb	r3, [r7, #23]
      break;
 8002dfe:	e002      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8002e00:	bf00      	nop
 8002e02:	e000      	b.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8002e04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e06:	7dfb      	ldrb	r3, [r7, #23]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d109      	bne.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002e0c:	4b7c      	ldr	r3, [pc, #496]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e10:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e18:	4979      	ldr	r1, [pc, #484]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002e1e:	e001      	b.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e20:	7dfb      	ldrb	r3, [r7, #23]
 8002e22:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d047      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e38:	d030      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002e3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e3e:	d82a      	bhi.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8002e40:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002e44:	d02c      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8002e46:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002e4a:	d824      	bhi.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8002e4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e50:	d018      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002e52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e56:	d81e      	bhi.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d003      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8002e5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e60:	d007      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8002e62:	e018      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e64:	4b66      	ldr	r3, [pc, #408]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e68:	4a65      	ldr	r2, [pc, #404]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002e6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e6e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002e70:	e017      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3304      	adds	r3, #4
 8002e76:	2100      	movs	r1, #0
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f001 f821 	bl	8003ec0 <RCCEx_PLL2_Config>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002e82:	e00e      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3324      	adds	r3, #36	; 0x24
 8002e88:	2100      	movs	r1, #0
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f001 f8ca 	bl	8004024 <RCCEx_PLL3_Config>
 8002e90:	4603      	mov	r3, r0
 8002e92:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002e94:	e005      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	75fb      	strb	r3, [r7, #23]
      break;
 8002e9a:	e002      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8002e9c:	bf00      	nop
 8002e9e:	e000      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8002ea0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ea2:	7dfb      	ldrb	r3, [r7, #23]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d109      	bne.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002ea8:	4b55      	ldr	r3, [pc, #340]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002eaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002eac:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb4:	4952      	ldr	r1, [pc, #328]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	650b      	str	r3, [r1, #80]	; 0x50
 8002eba:	e001      	b.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ebc:	7dfb      	ldrb	r3, [r7, #23]
 8002ebe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d049      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ed0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ed4:	d02e      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002ed6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002eda:	d828      	bhi.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002edc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002ee0:	d02a      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8002ee2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002ee6:	d822      	bhi.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002ee8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002eec:	d026      	beq.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x484>
 8002eee:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002ef2:	d81c      	bhi.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002ef4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ef8:	d010      	beq.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x464>
 8002efa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002efe:	d816      	bhi.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d01d      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8002f04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f08:	d111      	bne.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	3304      	adds	r3, #4
 8002f0e:	2101      	movs	r1, #1
 8002f10:	4618      	mov	r0, r3
 8002f12:	f000 ffd5 	bl	8003ec0 <RCCEx_PLL2_Config>
 8002f16:	4603      	mov	r3, r0
 8002f18:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002f1a:	e012      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	3324      	adds	r3, #36	; 0x24
 8002f20:	2101      	movs	r1, #1
 8002f22:	4618      	mov	r0, r3
 8002f24:	f001 f87e 	bl	8004024 <RCCEx_PLL3_Config>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002f2c:	e009      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	75fb      	strb	r3, [r7, #23]
      break;
 8002f32:	e006      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002f34:	bf00      	nop
 8002f36:	e004      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002f38:	bf00      	nop
 8002f3a:	e002      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002f3c:	bf00      	nop
 8002f3e:	e000      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002f40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f42:	7dfb      	ldrb	r3, [r7, #23]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d109      	bne.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002f48:	4b2d      	ldr	r3, [pc, #180]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f4c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f54:	492a      	ldr	r1, [pc, #168]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	650b      	str	r3, [r1, #80]	; 0x50
 8002f5a:	e001      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f5c:	7dfb      	ldrb	r3, [r7, #23]
 8002f5e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d04d      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002f72:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f76:	d02e      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8002f78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f7c:	d828      	bhi.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f82:	d02a      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x522>
 8002f84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f88:	d822      	bhi.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002f8a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002f8e:	d026      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x526>
 8002f90:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002f94:	d81c      	bhi.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002f96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f9a:	d010      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x506>
 8002f9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fa0:	d816      	bhi.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d01d      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8002fa6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002faa:	d111      	bne.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3304      	adds	r3, #4
 8002fb0:	2101      	movs	r1, #1
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f000 ff84 	bl	8003ec0 <RCCEx_PLL2_Config>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002fbc:	e012      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	3324      	adds	r3, #36	; 0x24
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f001 f82d 	bl	8004024 <RCCEx_PLL3_Config>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002fce:	e009      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	75fb      	strb	r3, [r7, #23]
      break;
 8002fd4:	e006      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002fd6:	bf00      	nop
 8002fd8:	e004      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002fda:	bf00      	nop
 8002fdc:	e002      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002fde:	bf00      	nop
 8002fe0:	e000      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002fe2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fe4:	7dfb      	ldrb	r3, [r7, #23]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10c      	bne.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002fea:	4b05      	ldr	r3, [pc, #20]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fee:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002ff8:	4901      	ldr	r1, [pc, #4]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	658b      	str	r3, [r1, #88]	; 0x58
 8002ffe:	e003      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8003000:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003004:	7dfb      	ldrb	r3, [r7, #23]
 8003006:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d02f      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003018:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800301c:	d00e      	beq.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x584>
 800301e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003022:	d814      	bhi.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x596>
 8003024:	2b00      	cmp	r3, #0
 8003026:	d015      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8003028:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800302c:	d10f      	bne.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800302e:	4baf      	ldr	r3, [pc, #700]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003032:	4aae      	ldr	r2, [pc, #696]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003038:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800303a:	e00c      	b.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	3304      	adds	r3, #4
 8003040:	2101      	movs	r1, #1
 8003042:	4618      	mov	r0, r3
 8003044:	f000 ff3c 	bl	8003ec0 <RCCEx_PLL2_Config>
 8003048:	4603      	mov	r3, r0
 800304a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800304c:	e003      	b.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	75fb      	strb	r3, [r7, #23]
      break;
 8003052:	e000      	b.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8003054:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003056:	7dfb      	ldrb	r3, [r7, #23]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d109      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800305c:	4ba3      	ldr	r3, [pc, #652]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800305e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003060:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003068:	49a0      	ldr	r1, [pc, #640]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800306a:	4313      	orrs	r3, r2
 800306c:	650b      	str	r3, [r1, #80]	; 0x50
 800306e:	e001      	b.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003070:	7dfb      	ldrb	r3, [r7, #23]
 8003072:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d032      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003084:	2b03      	cmp	r3, #3
 8003086:	d81b      	bhi.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003088:	a201      	add	r2, pc, #4	; (adr r2, 8003090 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800308a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800308e:	bf00      	nop
 8003090:	080030c7 	.word	0x080030c7
 8003094:	080030a1 	.word	0x080030a1
 8003098:	080030af 	.word	0x080030af
 800309c:	080030c7 	.word	0x080030c7
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030a0:	4b92      	ldr	r3, [pc, #584]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80030a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a4:	4a91      	ldr	r2, [pc, #580]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80030a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80030ac:	e00c      	b.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	3304      	adds	r3, #4
 80030b2:	2102      	movs	r1, #2
 80030b4:	4618      	mov	r0, r3
 80030b6:	f000 ff03 	bl	8003ec0 <RCCEx_PLL2_Config>
 80030ba:	4603      	mov	r3, r0
 80030bc:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80030be:	e003      	b.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	75fb      	strb	r3, [r7, #23]
      break;
 80030c4:	e000      	b.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 80030c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030c8:	7dfb      	ldrb	r3, [r7, #23]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d109      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80030ce:	4b87      	ldr	r3, [pc, #540]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80030d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030d2:	f023 0203 	bic.w	r2, r3, #3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030da:	4984      	ldr	r1, [pc, #528]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	64cb      	str	r3, [r1, #76]	; 0x4c
 80030e0:	e001      	b.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030e2:	7dfb      	ldrb	r3, [r7, #23]
 80030e4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f000 8086 	beq.w	8003200 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030f4:	4b7e      	ldr	r3, [pc, #504]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a7d      	ldr	r2, [pc, #500]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80030fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003100:	f7fe f9c0 	bl	8001484 <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003106:	e009      	b.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003108:	f7fe f9bc 	bl	8001484 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b64      	cmp	r3, #100	; 0x64
 8003114:	d902      	bls.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	75fb      	strb	r3, [r7, #23]
        break;
 800311a:	e005      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800311c:	4b74      	ldr	r3, [pc, #464]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003124:	2b00      	cmp	r3, #0
 8003126:	d0ef      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003128:	7dfb      	ldrb	r3, [r7, #23]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d166      	bne.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800312e:	4b6f      	ldr	r3, [pc, #444]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003130:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003138:	4053      	eors	r3, r2
 800313a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800313e:	2b00      	cmp	r3, #0
 8003140:	d013      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003142:	4b6a      	ldr	r3, [pc, #424]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003146:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800314a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800314c:	4b67      	ldr	r3, [pc, #412]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800314e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003150:	4a66      	ldr	r2, [pc, #408]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003152:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003156:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003158:	4b64      	ldr	r3, [pc, #400]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800315a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800315c:	4a63      	ldr	r2, [pc, #396]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800315e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003162:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003164:	4a61      	ldr	r2, [pc, #388]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003170:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003174:	d115      	bne.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003176:	f7fe f985 	bl	8001484 <HAL_GetTick>
 800317a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800317c:	e00b      	b.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800317e:	f7fe f981 	bl	8001484 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	f241 3288 	movw	r2, #5000	; 0x1388
 800318c:	4293      	cmp	r3, r2
 800318e:	d902      	bls.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	75fb      	strb	r3, [r7, #23]
            break;
 8003194:	e005      	b.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003196:	4b55      	ldr	r3, [pc, #340]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d0ed      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80031a2:	7dfb      	ldrb	r3, [r7, #23]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d126      	bne.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80031ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80031b6:	d10d      	bne.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 80031b8:	4b4c      	ldr	r3, [pc, #304]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80031c6:	0919      	lsrs	r1, r3, #4
 80031c8:	4b4a      	ldr	r3, [pc, #296]	; (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 80031ca:	400b      	ands	r3, r1
 80031cc:	4947      	ldr	r1, [pc, #284]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	610b      	str	r3, [r1, #16]
 80031d2:	e005      	b.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x728>
 80031d4:	4b45      	ldr	r3, [pc, #276]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80031d6:	691b      	ldr	r3, [r3, #16]
 80031d8:	4a44      	ldr	r2, [pc, #272]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80031da:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80031de:	6113      	str	r3, [r2, #16]
 80031e0:	4b42      	ldr	r3, [pc, #264]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80031e2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80031ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ee:	493f      	ldr	r1, [pc, #252]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	670b      	str	r3, [r1, #112]	; 0x70
 80031f4:	e004      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031f6:	7dfb      	ldrb	r3, [r7, #23]
 80031f8:	75bb      	strb	r3, [r7, #22]
 80031fa:	e001      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031fc:	7dfb      	ldrb	r3, [r7, #23]
 80031fe:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0301 	and.w	r3, r3, #1
 8003208:	2b00      	cmp	r3, #0
 800320a:	f000 8085 	beq.w	8003318 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003212:	2b28      	cmp	r3, #40	; 0x28
 8003214:	d866      	bhi.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003216:	a201      	add	r2, pc, #4	; (adr r2, 800321c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321c:	080032f9 	.word	0x080032f9
 8003220:	080032e5 	.word	0x080032e5
 8003224:	080032e5 	.word	0x080032e5
 8003228:	080032e5 	.word	0x080032e5
 800322c:	080032e5 	.word	0x080032e5
 8003230:	080032e5 	.word	0x080032e5
 8003234:	080032e5 	.word	0x080032e5
 8003238:	080032e5 	.word	0x080032e5
 800323c:	080032c1 	.word	0x080032c1
 8003240:	080032e5 	.word	0x080032e5
 8003244:	080032e5 	.word	0x080032e5
 8003248:	080032e5 	.word	0x080032e5
 800324c:	080032e5 	.word	0x080032e5
 8003250:	080032e5 	.word	0x080032e5
 8003254:	080032e5 	.word	0x080032e5
 8003258:	080032e5 	.word	0x080032e5
 800325c:	080032d3 	.word	0x080032d3
 8003260:	080032e5 	.word	0x080032e5
 8003264:	080032e5 	.word	0x080032e5
 8003268:	080032e5 	.word	0x080032e5
 800326c:	080032e5 	.word	0x080032e5
 8003270:	080032e5 	.word	0x080032e5
 8003274:	080032e5 	.word	0x080032e5
 8003278:	080032e5 	.word	0x080032e5
 800327c:	080032f9 	.word	0x080032f9
 8003280:	080032e5 	.word	0x080032e5
 8003284:	080032e5 	.word	0x080032e5
 8003288:	080032e5 	.word	0x080032e5
 800328c:	080032e5 	.word	0x080032e5
 8003290:	080032e5 	.word	0x080032e5
 8003294:	080032e5 	.word	0x080032e5
 8003298:	080032e5 	.word	0x080032e5
 800329c:	080032f9 	.word	0x080032f9
 80032a0:	080032e5 	.word	0x080032e5
 80032a4:	080032e5 	.word	0x080032e5
 80032a8:	080032e5 	.word	0x080032e5
 80032ac:	080032e5 	.word	0x080032e5
 80032b0:	080032e5 	.word	0x080032e5
 80032b4:	080032e5 	.word	0x080032e5
 80032b8:	080032e5 	.word	0x080032e5
 80032bc:	080032f9 	.word	0x080032f9
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	3304      	adds	r3, #4
 80032c4:	2101      	movs	r1, #1
 80032c6:	4618      	mov	r0, r3
 80032c8:	f000 fdfa 	bl	8003ec0 <RCCEx_PLL2_Config>
 80032cc:	4603      	mov	r3, r0
 80032ce:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80032d0:	e013      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	3324      	adds	r3, #36	; 0x24
 80032d6:	2101      	movs	r1, #1
 80032d8:	4618      	mov	r0, r3
 80032da:	f000 fea3 	bl	8004024 <RCCEx_PLL3_Config>
 80032de:	4603      	mov	r3, r0
 80032e0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80032e2:	e00a      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	75fb      	strb	r3, [r7, #23]
      break;
 80032e8:	e007      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x842>
 80032ea:	bf00      	nop
 80032ec:	58024400 	.word	0x58024400
 80032f0:	58024800 	.word	0x58024800
 80032f4:	00ffffcf 	.word	0x00ffffcf
      break;
 80032f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032fa:	7dfb      	ldrb	r3, [r7, #23]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d109      	bne.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003300:	4b96      	ldr	r3, [pc, #600]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003302:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003304:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800330c:	4993      	ldr	r1, [pc, #588]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800330e:	4313      	orrs	r3, r2
 8003310:	654b      	str	r3, [r1, #84]	; 0x54
 8003312:	e001      	b.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003314:	7dfb      	ldrb	r3, [r7, #23]
 8003316:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d038      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003328:	2b05      	cmp	r3, #5
 800332a:	d821      	bhi.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800332c:	a201      	add	r2, pc, #4	; (adr r2, 8003334 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 800332e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003332:	bf00      	nop
 8003334:	08003377 	.word	0x08003377
 8003338:	0800334d 	.word	0x0800334d
 800333c:	0800335f 	.word	0x0800335f
 8003340:	08003377 	.word	0x08003377
 8003344:	08003377 	.word	0x08003377
 8003348:	08003377 	.word	0x08003377
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3304      	adds	r3, #4
 8003350:	2101      	movs	r1, #1
 8003352:	4618      	mov	r0, r3
 8003354:	f000 fdb4 	bl	8003ec0 <RCCEx_PLL2_Config>
 8003358:	4603      	mov	r3, r0
 800335a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800335c:	e00c      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	3324      	adds	r3, #36	; 0x24
 8003362:	2101      	movs	r1, #1
 8003364:	4618      	mov	r0, r3
 8003366:	f000 fe5d 	bl	8004024 <RCCEx_PLL3_Config>
 800336a:	4603      	mov	r3, r0
 800336c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800336e:	e003      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	75fb      	strb	r3, [r7, #23]
      break;
 8003374:	e000      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8003376:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003378:	7dfb      	ldrb	r3, [r7, #23]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d109      	bne.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800337e:	4b77      	ldr	r3, [pc, #476]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003382:	f023 0207 	bic.w	r2, r3, #7
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800338a:	4974      	ldr	r1, [pc, #464]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800338c:	4313      	orrs	r3, r2
 800338e:	654b      	str	r3, [r1, #84]	; 0x54
 8003390:	e001      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003392:	7dfb      	ldrb	r3, [r7, #23]
 8003394:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d03a      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033a8:	2b05      	cmp	r3, #5
 80033aa:	d821      	bhi.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x938>
 80033ac:	a201      	add	r2, pc, #4	; (adr r2, 80033b4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 80033ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b2:	bf00      	nop
 80033b4:	080033f7 	.word	0x080033f7
 80033b8:	080033cd 	.word	0x080033cd
 80033bc:	080033df 	.word	0x080033df
 80033c0:	080033f7 	.word	0x080033f7
 80033c4:	080033f7 	.word	0x080033f7
 80033c8:	080033f7 	.word	0x080033f7
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3304      	adds	r3, #4
 80033d0:	2101      	movs	r1, #1
 80033d2:	4618      	mov	r0, r3
 80033d4:	f000 fd74 	bl	8003ec0 <RCCEx_PLL2_Config>
 80033d8:	4603      	mov	r3, r0
 80033da:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80033dc:	e00c      	b.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	3324      	adds	r3, #36	; 0x24
 80033e2:	2101      	movs	r1, #1
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 fe1d 	bl	8004024 <RCCEx_PLL3_Config>
 80033ea:	4603      	mov	r3, r0
 80033ec:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80033ee:	e003      	b.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	75fb      	strb	r3, [r7, #23]
      break;
 80033f4:	e000      	b.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 80033f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033f8:	7dfb      	ldrb	r3, [r7, #23]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10a      	bne.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033fe:	4b57      	ldr	r3, [pc, #348]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003402:	f023 0207 	bic.w	r2, r3, #7
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800340c:	4953      	ldr	r1, [pc, #332]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800340e:	4313      	orrs	r3, r2
 8003410:	658b      	str	r3, [r1, #88]	; 0x58
 8003412:	e001      	b.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003414:	7dfb      	ldrb	r3, [r7, #23]
 8003416:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0320 	and.w	r3, r3, #32
 8003420:	2b00      	cmp	r3, #0
 8003422:	d04b      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800342a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800342e:	d02e      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8003430:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003434:	d828      	bhi.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800343a:	d02a      	beq.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800343c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003440:	d822      	bhi.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003442:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003446:	d026      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8003448:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800344c:	d81c      	bhi.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800344e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003452:	d010      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8003454:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003458:	d816      	bhi.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800345a:	2b00      	cmp	r3, #0
 800345c:	d01d      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 800345e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003462:	d111      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	3304      	adds	r3, #4
 8003468:	2100      	movs	r1, #0
 800346a:	4618      	mov	r0, r3
 800346c:	f000 fd28 	bl	8003ec0 <RCCEx_PLL2_Config>
 8003470:	4603      	mov	r3, r0
 8003472:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003474:	e012      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	3324      	adds	r3, #36	; 0x24
 800347a:	2102      	movs	r1, #2
 800347c:	4618      	mov	r0, r3
 800347e:	f000 fdd1 	bl	8004024 <RCCEx_PLL3_Config>
 8003482:	4603      	mov	r3, r0
 8003484:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003486:	e009      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	75fb      	strb	r3, [r7, #23]
      break;
 800348c:	e006      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800348e:	bf00      	nop
 8003490:	e004      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003492:	bf00      	nop
 8003494:	e002      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003496:	bf00      	nop
 8003498:	e000      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800349a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800349c:	7dfb      	ldrb	r3, [r7, #23]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10a      	bne.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034a2:	4b2e      	ldr	r3, [pc, #184]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80034a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034b0:	492a      	ldr	r1, [pc, #168]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	654b      	str	r3, [r1, #84]	; 0x54
 80034b6:	e001      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034b8:	7dfb      	ldrb	r3, [r7, #23]
 80034ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d04d      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80034ce:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80034d2:	d02e      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80034d4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80034d8:	d828      	bhi.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80034da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034de:	d02a      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80034e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034e4:	d822      	bhi.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80034e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034ea:	d026      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80034ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034f0:	d81c      	bhi.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80034f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034f6:	d010      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 80034f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034fc:	d816      	bhi.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d01d      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8003502:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003506:	d111      	bne.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3304      	adds	r3, #4
 800350c:	2100      	movs	r1, #0
 800350e:	4618      	mov	r0, r3
 8003510:	f000 fcd6 	bl	8003ec0 <RCCEx_PLL2_Config>
 8003514:	4603      	mov	r3, r0
 8003516:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003518:	e012      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	3324      	adds	r3, #36	; 0x24
 800351e:	2102      	movs	r1, #2
 8003520:	4618      	mov	r0, r3
 8003522:	f000 fd7f 	bl	8004024 <RCCEx_PLL3_Config>
 8003526:	4603      	mov	r3, r0
 8003528:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800352a:	e009      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	75fb      	strb	r3, [r7, #23]
      break;
 8003530:	e006      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003532:	bf00      	nop
 8003534:	e004      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003536:	bf00      	nop
 8003538:	e002      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800353a:	bf00      	nop
 800353c:	e000      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800353e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003540:	7dfb      	ldrb	r3, [r7, #23]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d10c      	bne.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003546:	4b05      	ldr	r3, [pc, #20]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800354a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003554:	4901      	ldr	r1, [pc, #4]	; (800355c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003556:	4313      	orrs	r3, r2
 8003558:	658b      	str	r3, [r1, #88]	; 0x58
 800355a:	e003      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 800355c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003560:	7dfb      	ldrb	r3, [r7, #23]
 8003562:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800356c:	2b00      	cmp	r3, #0
 800356e:	d04b      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003576:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800357a:	d02e      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800357c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003580:	d828      	bhi.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003582:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003586:	d02a      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8003588:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800358c:	d822      	bhi.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800358e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003592:	d026      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8003594:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003598:	d81c      	bhi.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800359a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800359e:	d010      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 80035a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035a4:	d816      	bhi.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d01d      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 80035aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ae:	d111      	bne.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3304      	adds	r3, #4
 80035b4:	2100      	movs	r1, #0
 80035b6:	4618      	mov	r0, r3
 80035b8:	f000 fc82 	bl	8003ec0 <RCCEx_PLL2_Config>
 80035bc:	4603      	mov	r3, r0
 80035be:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80035c0:	e012      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	3324      	adds	r3, #36	; 0x24
 80035c6:	2102      	movs	r1, #2
 80035c8:	4618      	mov	r0, r3
 80035ca:	f000 fd2b 	bl	8004024 <RCCEx_PLL3_Config>
 80035ce:	4603      	mov	r3, r0
 80035d0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80035d2:	e009      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	75fb      	strb	r3, [r7, #23]
      break;
 80035d8:	e006      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80035da:	bf00      	nop
 80035dc:	e004      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80035de:	bf00      	nop
 80035e0:	e002      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80035e2:	bf00      	nop
 80035e4:	e000      	b.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80035e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035e8:	7dfb      	ldrb	r3, [r7, #23]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10a      	bne.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80035ee:	4b9d      	ldr	r3, [pc, #628]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80035f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80035fc:	4999      	ldr	r1, [pc, #612]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	658b      	str	r3, [r1, #88]	; 0x58
 8003602:	e001      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003604:	7dfb      	ldrb	r3, [r7, #23]
 8003606:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0308 	and.w	r3, r3, #8
 8003610:	2b00      	cmp	r3, #0
 8003612:	d01a      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800361a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800361e:	d10a      	bne.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3324      	adds	r3, #36	; 0x24
 8003624:	2102      	movs	r1, #2
 8003626:	4618      	mov	r0, r3
 8003628:	f000 fcfc 	bl	8004024 <RCCEx_PLL3_Config>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003636:	4b8b      	ldr	r3, [pc, #556]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800363a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003644:	4987      	ldr	r1, [pc, #540]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003646:	4313      	orrs	r3, r2
 8003648:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0310 	and.w	r3, r3, #16
 8003652:	2b00      	cmp	r3, #0
 8003654:	d01a      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800365c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003660:	d10a      	bne.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	3324      	adds	r3, #36	; 0x24
 8003666:	2102      	movs	r1, #2
 8003668:	4618      	mov	r0, r3
 800366a:	f000 fcdb 	bl	8004024 <RCCEx_PLL3_Config>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d001      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003678:	4b7a      	ldr	r3, [pc, #488]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800367a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800367c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003686:	4977      	ldr	r1, [pc, #476]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003688:	4313      	orrs	r3, r2
 800368a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d034      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800369e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80036a2:	d01d      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80036a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80036a8:	d817      	bhi.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xc22>
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80036ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036b2:	d009      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 80036b4:	e011      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	3304      	adds	r3, #4
 80036ba:	2100      	movs	r1, #0
 80036bc:	4618      	mov	r0, r3
 80036be:	f000 fbff 	bl	8003ec0 <RCCEx_PLL2_Config>
 80036c2:	4603      	mov	r3, r0
 80036c4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80036c6:	e00c      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3324      	adds	r3, #36	; 0x24
 80036cc:	2102      	movs	r1, #2
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 fca8 	bl	8004024 <RCCEx_PLL3_Config>
 80036d4:	4603      	mov	r3, r0
 80036d6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80036d8:	e003      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	75fb      	strb	r3, [r7, #23]
      break;
 80036de:	e000      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80036e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036e2:	7dfb      	ldrb	r3, [r7, #23]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10a      	bne.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036e8:	4b5e      	ldr	r3, [pc, #376]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80036ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80036f6:	495b      	ldr	r1, [pc, #364]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	658b      	str	r3, [r1, #88]	; 0x58
 80036fc:	e001      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036fe:	7dfb      	ldrb	r3, [r7, #23]
 8003700:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d033      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003714:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003718:	d01c      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800371a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800371e:	d816      	bhi.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8003720:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003724:	d003      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8003726:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800372a:	d007      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0xc84>
 800372c:	e00f      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800372e:	4b4d      	ldr	r3, [pc, #308]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003732:	4a4c      	ldr	r2, [pc, #304]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003734:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003738:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800373a:	e00c      	b.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	3324      	adds	r3, #36	; 0x24
 8003740:	2101      	movs	r1, #1
 8003742:	4618      	mov	r0, r3
 8003744:	f000 fc6e 	bl	8004024 <RCCEx_PLL3_Config>
 8003748:	4603      	mov	r3, r0
 800374a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800374c:	e003      	b.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	75fb      	strb	r3, [r7, #23]
      break;
 8003752:	e000      	b.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8003754:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003756:	7dfb      	ldrb	r3, [r7, #23]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d10a      	bne.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800375c:	4b41      	ldr	r3, [pc, #260]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800375e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003760:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800376a:	493e      	ldr	r1, [pc, #248]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800376c:	4313      	orrs	r3, r2
 800376e:	654b      	str	r3, [r1, #84]	; 0x54
 8003770:	e001      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003772:	7dfb      	ldrb	r3, [r7, #23]
 8003774:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d029      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800378a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800378e:	d007      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8003790:	e00f      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003792:	4b34      	ldr	r3, [pc, #208]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003796:	4a33      	ldr	r2, [pc, #204]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800379c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800379e:	e00b      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	3304      	adds	r3, #4
 80037a4:	2102      	movs	r1, #2
 80037a6:	4618      	mov	r0, r3
 80037a8:	f000 fb8a 	bl	8003ec0 <RCCEx_PLL2_Config>
 80037ac:	4603      	mov	r3, r0
 80037ae:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80037b0:	e002      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	75fb      	strb	r3, [r7, #23]
      break;
 80037b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037b8:	7dfb      	ldrb	r3, [r7, #23]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d109      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80037be:	4b29      	ldr	r3, [pc, #164]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80037c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ca:	4926      	ldr	r1, [pc, #152]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	64cb      	str	r3, [r1, #76]	; 0x4c
 80037d0:	e001      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d2:	7dfb      	ldrb	r3, [r7, #23]
 80037d4:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00a      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3324      	adds	r3, #36	; 0x24
 80037e6:	2102      	movs	r1, #2
 80037e8:	4618      	mov	r0, r3
 80037ea:	f000 fc1b 	bl	8004024 <RCCEx_PLL3_Config>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d033      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003808:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800380c:	d017      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800380e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003812:	d811      	bhi.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003814:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003818:	d013      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800381a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800381e:	d80b      	bhi.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003820:	2b00      	cmp	r3, #0
 8003822:	d010      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8003824:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003828:	d106      	bne.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800382a:	4b0e      	ldr	r3, [pc, #56]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800382c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382e:	4a0d      	ldr	r2, [pc, #52]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003834:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003836:	e007      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	75fb      	strb	r3, [r7, #23]
      break;
 800383c:	e004      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800383e:	bf00      	nop
 8003840:	e002      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003842:	bf00      	nop
 8003844:	e000      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003846:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003848:	7dfb      	ldrb	r3, [r7, #23]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10c      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800384e:	4b05      	ldr	r3, [pc, #20]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003852:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800385a:	4902      	ldr	r1, [pc, #8]	; (8003864 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800385c:	4313      	orrs	r3, r2
 800385e:	654b      	str	r3, [r1, #84]	; 0x54
 8003860:	e004      	b.n	800386c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8003862:	bf00      	nop
 8003864:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003868:	7dfb      	ldrb	r3, [r7, #23]
 800386a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d008      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003878:	4b31      	ldr	r3, [pc, #196]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800387a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800387c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003884:	492e      	ldr	r1, [pc, #184]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003886:	4313      	orrs	r3, r2
 8003888:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d009      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003896:	4b2a      	ldr	r3, [pc, #168]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80038a4:	4926      	ldr	r1, [pc, #152]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d008      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038b6:	4b22      	ldr	r3, [pc, #136]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80038b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038ba:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038c2:	491f      	ldr	r1, [pc, #124]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d00d      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80038d4:	4b1a      	ldr	r3, [pc, #104]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	4a19      	ldr	r2, [pc, #100]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80038da:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80038de:	6113      	str	r3, [r2, #16]
 80038e0:	4b17      	ldr	r3, [pc, #92]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80038ea:	4915      	ldr	r1, [pc, #84]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	da08      	bge.n	800390a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80038f8:	4b11      	ldr	r3, [pc, #68]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80038fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038fc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003904:	490e      	ldr	r1, [pc, #56]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003906:	4313      	orrs	r3, r2
 8003908:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d009      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003916:	4b0a      	ldr	r3, [pc, #40]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800391a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003924:	4906      	ldr	r1, [pc, #24]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003926:	4313      	orrs	r3, r2
 8003928:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800392a:	7dbb      	ldrb	r3, [r7, #22]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	e000      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
}
 8003936:	4618      	mov	r0, r3
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	58024400 	.word	0x58024400

08003944 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003948:	f7ff f85a 	bl	8002a00 <HAL_RCC_GetHCLKFreq>
 800394c:	4602      	mov	r2, r0
 800394e:	4b06      	ldr	r3, [pc, #24]	; (8003968 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	091b      	lsrs	r3, r3, #4
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	4904      	ldr	r1, [pc, #16]	; (800396c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800395a:	5ccb      	ldrb	r3, [r1, r3]
 800395c:	f003 031f 	and.w	r3, r3, #31
 8003960:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003964:	4618      	mov	r0, r3
 8003966:	bd80      	pop	{r7, pc}
 8003968:	58024400 	.word	0x58024400
 800396c:	0800a32c 	.word	0x0800a32c

08003970 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8003970:	b480      	push	{r7}
 8003972:	b089      	sub	sp, #36	; 0x24
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003978:	4ba1      	ldr	r3, [pc, #644]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800397a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800397c:	f003 0303 	and.w	r3, r3, #3
 8003980:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8003982:	4b9f      	ldr	r3, [pc, #636]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003986:	0b1b      	lsrs	r3, r3, #12
 8003988:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800398c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800398e:	4b9c      	ldr	r3, [pc, #624]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003992:	091b      	lsrs	r3, r3, #4
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800399a:	4b99      	ldr	r3, [pc, #612]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800399c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800399e:	08db      	lsrs	r3, r3, #3
 80039a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	fb02 f303 	mul.w	r3, r2, r3
 80039aa:	ee07 3a90 	vmov	s15, r3
 80039ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039b2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 8111 	beq.w	8003be0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	f000 8083 	beq.w	8003acc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	f200 80a1 	bhi.w	8003b10 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d003      	beq.n	80039dc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d056      	beq.n	8003a88 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80039da:	e099      	b.n	8003b10 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80039dc:	4b88      	ldr	r3, [pc, #544]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0320 	and.w	r3, r3, #32
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d02d      	beq.n	8003a44 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80039e8:	4b85      	ldr	r3, [pc, #532]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	08db      	lsrs	r3, r3, #3
 80039ee:	f003 0303 	and.w	r3, r3, #3
 80039f2:	4a84      	ldr	r2, [pc, #528]	; (8003c04 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80039f4:	fa22 f303 	lsr.w	r3, r2, r3
 80039f8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	ee07 3a90 	vmov	s15, r3
 8003a00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	ee07 3a90 	vmov	s15, r3
 8003a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a12:	4b7b      	ldr	r3, [pc, #492]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a1a:	ee07 3a90 	vmov	s15, r3
 8003a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a22:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a26:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003c08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a3e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003a42:	e087      	b.n	8003b54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	ee07 3a90 	vmov	s15, r3
 8003a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a4e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003c0c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a56:	4b6a      	ldr	r3, [pc, #424]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a5e:	ee07 3a90 	vmov	s15, r3
 8003a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a66:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a6a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003c08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003a86:	e065      	b.n	8003b54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	ee07 3a90 	vmov	s15, r3
 8003a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a92:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003c10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a9a:	4b59      	ldr	r3, [pc, #356]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003aa2:	ee07 3a90 	vmov	s15, r3
 8003aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8003aae:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003c08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003aba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ac6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003aca:	e043      	b.n	8003b54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	ee07 3a90 	vmov	s15, r3
 8003ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ad6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003c14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ade:	4b48      	ldr	r3, [pc, #288]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ae6:	ee07 3a90 	vmov	s15, r3
 8003aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aee:	ed97 6a03 	vldr	s12, [r7, #12]
 8003af2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003c08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003afe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003b0e:	e021      	b.n	8003b54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	ee07 3a90 	vmov	s15, r3
 8003b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b1a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003c10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003b1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b22:	4b37      	ldr	r3, [pc, #220]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b2a:	ee07 3a90 	vmov	s15, r3
 8003b2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b32:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b36:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003c08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b4e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003b52:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8003b54:	4b2a      	ldr	r3, [pc, #168]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b58:	0a5b      	lsrs	r3, r3, #9
 8003b5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b5e:	ee07 3a90 	vmov	s15, r3
 8003b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b7a:	ee17 2a90 	vmov	r2, s15
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8003b82:	4b1f      	ldr	r3, [pc, #124]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b86:	0c1b      	lsrs	r3, r3, #16
 8003b88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b8c:	ee07 3a90 	vmov	s15, r3
 8003b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b94:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ba0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ba4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ba8:	ee17 2a90 	vmov	r2, s15
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8003bb0:	4b13      	ldr	r3, [pc, #76]	; (8003c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb4:	0e1b      	lsrs	r3, r3, #24
 8003bb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bba:	ee07 3a90 	vmov	s15, r3
 8003bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003bc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003bca:	edd7 6a07 	vldr	s13, [r7, #28]
 8003bce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bd6:	ee17 2a90 	vmov	r2, s15
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003bde:	e008      	b.n	8003bf2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	609a      	str	r2, [r3, #8]
}
 8003bf2:	bf00      	nop
 8003bf4:	3724      	adds	r7, #36	; 0x24
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	58024400 	.word	0x58024400
 8003c04:	03d09000 	.word	0x03d09000
 8003c08:	46000000 	.word	0x46000000
 8003c0c:	4c742400 	.word	0x4c742400
 8003c10:	4a742400 	.word	0x4a742400
 8003c14:	4af42400 	.word	0x4af42400

08003c18 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b089      	sub	sp, #36	; 0x24
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003c20:	4ba1      	ldr	r3, [pc, #644]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c24:	f003 0303 	and.w	r3, r3, #3
 8003c28:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003c2a:	4b9f      	ldr	r3, [pc, #636]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2e:	0d1b      	lsrs	r3, r3, #20
 8003c30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c34:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003c36:	4b9c      	ldr	r3, [pc, #624]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c3a:	0a1b      	lsrs	r3, r3, #8
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003c42:	4b99      	ldr	r3, [pc, #612]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c46:	08db      	lsrs	r3, r3, #3
 8003c48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	fb02 f303 	mul.w	r3, r2, r3
 8003c52:	ee07 3a90 	vmov	s15, r3
 8003c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c5a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 8111 	beq.w	8003e88 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003c66:	69bb      	ldr	r3, [r7, #24]
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	f000 8083 	beq.w	8003d74 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	f200 80a1 	bhi.w	8003db8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d003      	beq.n	8003c84 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d056      	beq.n	8003d30 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003c82:	e099      	b.n	8003db8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c84:	4b88      	ldr	r3, [pc, #544]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0320 	and.w	r3, r3, #32
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d02d      	beq.n	8003cec <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003c90:	4b85      	ldr	r3, [pc, #532]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	08db      	lsrs	r3, r3, #3
 8003c96:	f003 0303 	and.w	r3, r3, #3
 8003c9a:	4a84      	ldr	r2, [pc, #528]	; (8003eac <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003ca0:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	ee07 3a90 	vmov	s15, r3
 8003ca8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	ee07 3a90 	vmov	s15, r3
 8003cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cba:	4b7b      	ldr	r3, [pc, #492]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cc2:	ee07 3a90 	vmov	s15, r3
 8003cc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cca:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cce:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003cd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003cde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ce6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003cea:	e087      	b.n	8003dfc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	ee07 3a90 	vmov	s15, r3
 8003cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cf6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cfe:	4b6a      	ldr	r3, [pc, #424]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d06:	ee07 3a90 	vmov	s15, r3
 8003d0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d12:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003d16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d2a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003d2e:	e065      	b.n	8003dfc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	ee07 3a90 	vmov	s15, r3
 8003d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d3a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003d3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d42:	4b59      	ldr	r3, [pc, #356]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d4a:	ee07 3a90 	vmov	s15, r3
 8003d4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d52:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d56:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003d5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d6e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003d72:	e043      	b.n	8003dfc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	ee07 3a90 	vmov	s15, r3
 8003d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d7e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003ebc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003d82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d86:	4b48      	ldr	r3, [pc, #288]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d8e:	ee07 3a90 	vmov	s15, r3
 8003d92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d96:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d9a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003d9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003da2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003da6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003daa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003db2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003db6:	e021      	b.n	8003dfc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	ee07 3a90 	vmov	s15, r3
 8003dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dc2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003dc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dca:	4b37      	ldr	r3, [pc, #220]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dd2:	ee07 3a90 	vmov	s15, r3
 8003dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dda:	ed97 6a03 	vldr	s12, [r7, #12]
 8003dde:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003de2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003de6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003dee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003df6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003dfa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003dfc:	4b2a      	ldr	r3, [pc, #168]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e00:	0a5b      	lsrs	r3, r3, #9
 8003e02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e06:	ee07 3a90 	vmov	s15, r3
 8003e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e0e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e16:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e22:	ee17 2a90 	vmov	r2, s15
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8003e2a:	4b1f      	ldr	r3, [pc, #124]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	0c1b      	lsrs	r3, r3, #16
 8003e30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e34:	ee07 3a90 	vmov	s15, r3
 8003e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e3c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e40:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e44:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e50:	ee17 2a90 	vmov	r2, s15
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8003e58:	4b13      	ldr	r3, [pc, #76]	; (8003ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5c:	0e1b      	lsrs	r3, r3, #24
 8003e5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e62:	ee07 3a90 	vmov	s15, r3
 8003e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e72:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e7e:	ee17 2a90 	vmov	r2, s15
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003e86:	e008      	b.n	8003e9a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	609a      	str	r2, [r3, #8]
}
 8003e9a:	bf00      	nop
 8003e9c:	3724      	adds	r7, #36	; 0x24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	58024400 	.word	0x58024400
 8003eac:	03d09000 	.word	0x03d09000
 8003eb0:	46000000 	.word	0x46000000
 8003eb4:	4c742400 	.word	0x4c742400
 8003eb8:	4a742400 	.word	0x4a742400
 8003ebc:	4af42400 	.word	0x4af42400

08003ec0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003ece:	4b53      	ldr	r3, [pc, #332]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed2:	f003 0303 	and.w	r3, r3, #3
 8003ed6:	2b03      	cmp	r3, #3
 8003ed8:	d101      	bne.n	8003ede <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e099      	b.n	8004012 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003ede:	4b4f      	ldr	r3, [pc, #316]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a4e      	ldr	r2, [pc, #312]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003ee4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ee8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eea:	f7fd facb 	bl	8001484 <HAL_GetTick>
 8003eee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003ef0:	e008      	b.n	8003f04 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003ef2:	f7fd fac7 	bl	8001484 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d901      	bls.n	8003f04 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e086      	b.n	8004012 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003f04:	4b45      	ldr	r3, [pc, #276]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1f0      	bne.n	8003ef2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003f10:	4b42      	ldr	r3, [pc, #264]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f14:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	031b      	lsls	r3, r3, #12
 8003f1e:	493f      	ldr	r1, [pc, #252]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	628b      	str	r3, [r1, #40]	; 0x28
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	3b01      	subs	r3, #1
 8003f2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	3b01      	subs	r3, #1
 8003f34:	025b      	lsls	r3, r3, #9
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	041b      	lsls	r3, r3, #16
 8003f42:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	691b      	ldr	r3, [r3, #16]
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	061b      	lsls	r3, r3, #24
 8003f50:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003f54:	4931      	ldr	r1, [pc, #196]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003f5a:	4b30      	ldr	r3, [pc, #192]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	492d      	ldr	r1, [pc, #180]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003f6c:	4b2b      	ldr	r3, [pc, #172]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f70:	f023 0220 	bic.w	r2, r3, #32
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	4928      	ldr	r1, [pc, #160]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003f7e:	4b27      	ldr	r3, [pc, #156]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f82:	4a26      	ldr	r2, [pc, #152]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f84:	f023 0310 	bic.w	r3, r3, #16
 8003f88:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003f8a:	4b24      	ldr	r3, [pc, #144]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f8e:	4b24      	ldr	r3, [pc, #144]	; (8004020 <RCCEx_PLL2_Config+0x160>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	69d2      	ldr	r2, [r2, #28]
 8003f96:	00d2      	lsls	r2, r2, #3
 8003f98:	4920      	ldr	r1, [pc, #128]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003f9e:	4b1f      	ldr	r3, [pc, #124]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	4a1e      	ldr	r2, [pc, #120]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003fa4:	f043 0310 	orr.w	r3, r3, #16
 8003fa8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d106      	bne.n	8003fbe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003fb0:	4b1a      	ldr	r3, [pc, #104]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb4:	4a19      	ldr	r2, [pc, #100]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003fb6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003fba:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003fbc:	e00f      	b.n	8003fde <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d106      	bne.n	8003fd2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003fc4:	4b15      	ldr	r3, [pc, #84]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc8:	4a14      	ldr	r2, [pc, #80]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003fca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fce:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003fd0:	e005      	b.n	8003fde <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003fd2:	4b12      	ldr	r3, [pc, #72]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd6:	4a11      	ldr	r2, [pc, #68]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003fd8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003fdc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003fde:	4b0f      	ldr	r3, [pc, #60]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a0e      	ldr	r2, [pc, #56]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8003fe4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003fe8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fea:	f7fd fa4b 	bl	8001484 <HAL_GetTick>
 8003fee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003ff0:	e008      	b.n	8004004 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003ff2:	f7fd fa47 	bl	8001484 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d901      	bls.n	8004004 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e006      	b.n	8004012 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004004:	4b05      	ldr	r3, [pc, #20]	; (800401c <RCCEx_PLL2_Config+0x15c>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d0f0      	beq.n	8003ff2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004010:	7bfb      	ldrb	r3, [r7, #15]
}
 8004012:	4618      	mov	r0, r3
 8004014:	3710      	adds	r7, #16
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	58024400 	.word	0x58024400
 8004020:	ffff0007 	.word	0xffff0007

08004024 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800402e:	2300      	movs	r3, #0
 8004030:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004032:	4b53      	ldr	r3, [pc, #332]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004036:	f003 0303 	and.w	r3, r3, #3
 800403a:	2b03      	cmp	r3, #3
 800403c:	d101      	bne.n	8004042 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e099      	b.n	8004176 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004042:	4b4f      	ldr	r3, [pc, #316]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a4e      	ldr	r2, [pc, #312]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004048:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800404c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800404e:	f7fd fa19 	bl	8001484 <HAL_GetTick>
 8004052:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004054:	e008      	b.n	8004068 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004056:	f7fd fa15 	bl	8001484 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b02      	cmp	r3, #2
 8004062:	d901      	bls.n	8004068 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e086      	b.n	8004176 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004068:	4b45      	ldr	r3, [pc, #276]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1f0      	bne.n	8004056 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004074:	4b42      	ldr	r3, [pc, #264]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004078:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	051b      	lsls	r3, r3, #20
 8004082:	493f      	ldr	r1, [pc, #252]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004084:	4313      	orrs	r3, r2
 8004086:	628b      	str	r3, [r1, #40]	; 0x28
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	3b01      	subs	r3, #1
 800408e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	3b01      	subs	r3, #1
 8004098:	025b      	lsls	r3, r3, #9
 800409a:	b29b      	uxth	r3, r3
 800409c:	431a      	orrs	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	3b01      	subs	r3, #1
 80040a4:	041b      	lsls	r3, r3, #16
 80040a6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	3b01      	subs	r3, #1
 80040b2:	061b      	lsls	r3, r3, #24
 80040b4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80040b8:	4931      	ldr	r1, [pc, #196]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 80040ba:	4313      	orrs	r3, r2
 80040bc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80040be:	4b30      	ldr	r3, [pc, #192]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 80040c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	492d      	ldr	r1, [pc, #180]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80040d0:	4b2b      	ldr	r3, [pc, #172]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 80040d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	4928      	ldr	r1, [pc, #160]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80040e2:	4b27      	ldr	r3, [pc, #156]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 80040e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e6:	4a26      	ldr	r2, [pc, #152]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 80040e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040ec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80040ee:	4b24      	ldr	r3, [pc, #144]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 80040f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040f2:	4b24      	ldr	r3, [pc, #144]	; (8004184 <RCCEx_PLL3_Config+0x160>)
 80040f4:	4013      	ands	r3, r2
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	69d2      	ldr	r2, [r2, #28]
 80040fa:	00d2      	lsls	r2, r2, #3
 80040fc:	4920      	ldr	r1, [pc, #128]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004102:	4b1f      	ldr	r3, [pc, #124]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004106:	4a1e      	ldr	r2, [pc, #120]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004108:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800410c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d106      	bne.n	8004122 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004114:	4b1a      	ldr	r3, [pc, #104]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004118:	4a19      	ldr	r2, [pc, #100]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 800411a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800411e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004120:	e00f      	b.n	8004142 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d106      	bne.n	8004136 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004128:	4b15      	ldr	r3, [pc, #84]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 800412a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412c:	4a14      	ldr	r2, [pc, #80]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 800412e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004132:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004134:	e005      	b.n	8004142 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004136:	4b12      	ldr	r3, [pc, #72]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413a:	4a11      	ldr	r2, [pc, #68]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 800413c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004140:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004142:	4b0f      	ldr	r3, [pc, #60]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a0e      	ldr	r2, [pc, #56]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 8004148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800414c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800414e:	f7fd f999 	bl	8001484 <HAL_GetTick>
 8004152:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004154:	e008      	b.n	8004168 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004156:	f7fd f995 	bl	8001484 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b02      	cmp	r3, #2
 8004162:	d901      	bls.n	8004168 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e006      	b.n	8004176 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004168:	4b05      	ldr	r3, [pc, #20]	; (8004180 <RCCEx_PLL3_Config+0x15c>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0f0      	beq.n	8004156 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004174:	7bfb      	ldrb	r3, [r7, #15]
}
 8004176:	4618      	mov	r0, r3
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	58024400 	.word	0x58024400
 8004184:	ffff0007 	.word	0xffff0007

08004188 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d101      	bne.n	800419c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e08f      	b.n	80042bc <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d106      	bne.n	80041b6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f7fc ff05 	bl	8000fc0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2202      	movs	r2, #2
 80041ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	6899      	ldr	r1, [r3, #8]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	4b3e      	ldr	r3, [pc, #248]	; (80042c4 <HAL_TIM_Encoder_Init+0x13c>)
 80041ca:	400b      	ands	r3, r1
 80041cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	3304      	adds	r3, #4
 80041d6:	4619      	mov	r1, r3
 80041d8:	4610      	mov	r0, r2
 80041da:	f000 fa71 	bl	80046c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	4b31      	ldr	r3, [pc, #196]	; (80042c8 <HAL_TIM_Encoder_Init+0x140>)
 8004204:	4013      	ands	r3, r2
 8004206:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	689a      	ldr	r2, [r3, #8]
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	021b      	lsls	r3, r3, #8
 8004212:	4313      	orrs	r3, r2
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	4313      	orrs	r3, r2
 8004218:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800421a:	693a      	ldr	r2, [r7, #16]
 800421c:	4b2b      	ldr	r3, [pc, #172]	; (80042cc <HAL_TIM_Encoder_Init+0x144>)
 800421e:	4013      	ands	r3, r2
 8004220:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	4b2a      	ldr	r3, [pc, #168]	; (80042d0 <HAL_TIM_Encoder_Init+0x148>)
 8004226:	4013      	ands	r3, r2
 8004228:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	68da      	ldr	r2, [r3, #12]
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	021b      	lsls	r3, r3, #8
 8004234:	4313      	orrs	r3, r2
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	011a      	lsls	r2, r3, #4
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	6a1b      	ldr	r3, [r3, #32]
 8004246:	031b      	lsls	r3, r3, #12
 8004248:	4313      	orrs	r3, r2
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	4313      	orrs	r3, r2
 800424e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004256:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800425e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	685a      	ldr	r2, [r3, #4]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	011b      	lsls	r3, r3, #4
 800426a:	4313      	orrs	r3, r2
 800426c:	68fa      	ldr	r2, [r7, #12]
 800426e:	4313      	orrs	r3, r2
 8004270:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	693a      	ldr	r2, [r7, #16]
 8004280:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2201      	movs	r2, #1
 800428e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2201      	movs	r2, #1
 80042ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3718      	adds	r7, #24
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	fffebff8 	.word	0xfffebff8
 80042c8:	fffffcfc 	.word	0xfffffcfc
 80042cc:	fffff3f3 	.word	0xfffff3f3
 80042d0:	ffff0f0f 	.word	0xffff0f0f

080042d4 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042e4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80042ec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042f4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042fc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d110      	bne.n	8004326 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004304:	7bfb      	ldrb	r3, [r7, #15]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d102      	bne.n	8004310 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800430a:	7b7b      	ldrb	r3, [r7, #13]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d001      	beq.n	8004314 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e089      	b.n	8004428 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004324:	e031      	b.n	800438a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b04      	cmp	r3, #4
 800432a:	d110      	bne.n	800434e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800432c:	7bbb      	ldrb	r3, [r7, #14]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d102      	bne.n	8004338 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004332:	7b3b      	ldrb	r3, [r7, #12]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d001      	beq.n	800433c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e075      	b.n	8004428 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2202      	movs	r2, #2
 8004340:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2202      	movs	r2, #2
 8004348:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800434c:	e01d      	b.n	800438a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800434e:	7bfb      	ldrb	r3, [r7, #15]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d108      	bne.n	8004366 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004354:	7bbb      	ldrb	r3, [r7, #14]
 8004356:	2b01      	cmp	r3, #1
 8004358:	d105      	bne.n	8004366 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800435a:	7b7b      	ldrb	r3, [r7, #13]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d102      	bne.n	8004366 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004360:	7b3b      	ldrb	r3, [r7, #12]
 8004362:	2b01      	cmp	r3, #1
 8004364:	d001      	beq.n	800436a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e05e      	b.n	8004428 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2202      	movs	r2, #2
 800436e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2202      	movs	r2, #2
 8004376:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2202      	movs	r2, #2
 800437e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2202      	movs	r2, #2
 8004386:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d003      	beq.n	8004398 <HAL_TIM_Encoder_Start_IT+0xc4>
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	2b04      	cmp	r3, #4
 8004394:	d010      	beq.n	80043b8 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004396:	e01f      	b.n	80043d8 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2201      	movs	r2, #1
 800439e:	2100      	movs	r1, #0
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fa27 	bl	80047f4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68da      	ldr	r2, [r3, #12]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f042 0202 	orr.w	r2, r2, #2
 80043b4:	60da      	str	r2, [r3, #12]
      break;
 80043b6:	e02e      	b.n	8004416 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2201      	movs	r2, #1
 80043be:	2104      	movs	r1, #4
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 fa17 	bl	80047f4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68da      	ldr	r2, [r3, #12]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f042 0204 	orr.w	r2, r2, #4
 80043d4:	60da      	str	r2, [r3, #12]
      break;
 80043d6:	e01e      	b.n	8004416 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2201      	movs	r2, #1
 80043de:	2100      	movs	r1, #0
 80043e0:	4618      	mov	r0, r3
 80043e2:	f000 fa07 	bl	80047f4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2201      	movs	r2, #1
 80043ec:	2104      	movs	r1, #4
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 fa00 	bl	80047f4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68da      	ldr	r2, [r3, #12]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0202 	orr.w	r2, r2, #2
 8004402:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68da      	ldr	r2, [r3, #12]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f042 0204 	orr.w	r2, r2, #4
 8004412:	60da      	str	r2, [r3, #12]
      break;
 8004414:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f042 0201 	orr.w	r2, r2, #1
 8004424:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b02      	cmp	r3, #2
 8004444:	d122      	bne.n	800448c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b02      	cmp	r3, #2
 8004452:	d11b      	bne.n	800448c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f06f 0202 	mvn.w	r2, #2
 800445c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	f003 0303 	and.w	r3, r3, #3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7fc fb98 	bl	8000ba8 <HAL_TIM_IC_CaptureCallback>
 8004478:	e005      	b.n	8004486 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f901 	bl	8004682 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	f000 f908 	bl	8004696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b04      	cmp	r3, #4
 8004498:	d122      	bne.n	80044e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	f003 0304 	and.w	r3, r3, #4
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d11b      	bne.n	80044e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f06f 0204 	mvn.w	r2, #4
 80044b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2202      	movs	r2, #2
 80044b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f7fc fb6e 	bl	8000ba8 <HAL_TIM_IC_CaptureCallback>
 80044cc:	e005      	b.n	80044da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f8d7 	bl	8004682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f8de 	bl	8004696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	f003 0308 	and.w	r3, r3, #8
 80044ea:	2b08      	cmp	r3, #8
 80044ec:	d122      	bne.n	8004534 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	f003 0308 	and.w	r3, r3, #8
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d11b      	bne.n	8004534 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0208 	mvn.w	r2, #8
 8004504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2204      	movs	r2, #4
 800450a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f7fc fb44 	bl	8000ba8 <HAL_TIM_IC_CaptureCallback>
 8004520:	e005      	b.n	800452e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 f8ad 	bl	8004682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 f8b4 	bl	8004696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	f003 0310 	and.w	r3, r3, #16
 800453e:	2b10      	cmp	r3, #16
 8004540:	d122      	bne.n	8004588 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	f003 0310 	and.w	r3, r3, #16
 800454c:	2b10      	cmp	r3, #16
 800454e:	d11b      	bne.n	8004588 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f06f 0210 	mvn.w	r2, #16
 8004558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2208      	movs	r2, #8
 800455e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fc fb1a 	bl	8000ba8 <HAL_TIM_IC_CaptureCallback>
 8004574:	e005      	b.n	8004582 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 f883 	bl	8004682 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 f88a 	bl	8004696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b01      	cmp	r3, #1
 8004594:	d10e      	bne.n	80045b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	f003 0301 	and.w	r3, r3, #1
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d107      	bne.n	80045b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f06f 0201 	mvn.w	r2, #1
 80045ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f85d 	bl	800466e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045be:	2b80      	cmp	r3, #128	; 0x80
 80045c0:	d10e      	bne.n	80045e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045cc:	2b80      	cmp	r3, #128	; 0x80
 80045ce:	d107      	bne.n	80045e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80045d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f9c8 	bl	8004970 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045ee:	d10e      	bne.n	800460e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045fa:	2b80      	cmp	r3, #128	; 0x80
 80045fc:	d107      	bne.n	800460e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004606:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 f9bb 	bl	8004984 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	691b      	ldr	r3, [r3, #16]
 8004614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004618:	2b40      	cmp	r3, #64	; 0x40
 800461a:	d10e      	bne.n	800463a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004626:	2b40      	cmp	r3, #64	; 0x40
 8004628:	d107      	bne.n	800463a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 f838 	bl	80046aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	f003 0320 	and.w	r3, r3, #32
 8004644:	2b20      	cmp	r3, #32
 8004646:	d10e      	bne.n	8004666 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b20      	cmp	r3, #32
 8004654:	d107      	bne.n	8004666 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f06f 0220 	mvn.w	r2, #32
 800465e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f97b 	bl	800495c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004666:	bf00      	nop
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800466e:	b480      	push	{r7}
 8004670:	b083      	sub	sp, #12
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004676:	bf00      	nop
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr

08004682 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004682:	b480      	push	{r7}
 8004684:	b083      	sub	sp, #12
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800468a:	bf00      	nop
 800468c:	370c      	adds	r7, #12
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr

08004696 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004696:	b480      	push	{r7}
 8004698:	b083      	sub	sp, #12
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800469e:	bf00      	nop
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr

080046aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046aa:	b480      	push	{r7}
 80046ac:	b083      	sub	sp, #12
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046b2:	bf00      	nop
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
	...

080046c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b085      	sub	sp, #20
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a40      	ldr	r2, [pc, #256]	; (80047d4 <TIM_Base_SetConfig+0x114>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d013      	beq.n	8004700 <TIM_Base_SetConfig+0x40>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046de:	d00f      	beq.n	8004700 <TIM_Base_SetConfig+0x40>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a3d      	ldr	r2, [pc, #244]	; (80047d8 <TIM_Base_SetConfig+0x118>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d00b      	beq.n	8004700 <TIM_Base_SetConfig+0x40>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a3c      	ldr	r2, [pc, #240]	; (80047dc <TIM_Base_SetConfig+0x11c>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d007      	beq.n	8004700 <TIM_Base_SetConfig+0x40>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a3b      	ldr	r2, [pc, #236]	; (80047e0 <TIM_Base_SetConfig+0x120>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d003      	beq.n	8004700 <TIM_Base_SetConfig+0x40>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a3a      	ldr	r2, [pc, #232]	; (80047e4 <TIM_Base_SetConfig+0x124>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d108      	bne.n	8004712 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004706:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a2f      	ldr	r2, [pc, #188]	; (80047d4 <TIM_Base_SetConfig+0x114>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d01f      	beq.n	800475a <TIM_Base_SetConfig+0x9a>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004720:	d01b      	beq.n	800475a <TIM_Base_SetConfig+0x9a>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a2c      	ldr	r2, [pc, #176]	; (80047d8 <TIM_Base_SetConfig+0x118>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d017      	beq.n	800475a <TIM_Base_SetConfig+0x9a>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a2b      	ldr	r2, [pc, #172]	; (80047dc <TIM_Base_SetConfig+0x11c>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d013      	beq.n	800475a <TIM_Base_SetConfig+0x9a>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a2a      	ldr	r2, [pc, #168]	; (80047e0 <TIM_Base_SetConfig+0x120>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d00f      	beq.n	800475a <TIM_Base_SetConfig+0x9a>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a29      	ldr	r2, [pc, #164]	; (80047e4 <TIM_Base_SetConfig+0x124>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d00b      	beq.n	800475a <TIM_Base_SetConfig+0x9a>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a28      	ldr	r2, [pc, #160]	; (80047e8 <TIM_Base_SetConfig+0x128>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d007      	beq.n	800475a <TIM_Base_SetConfig+0x9a>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a27      	ldr	r2, [pc, #156]	; (80047ec <TIM_Base_SetConfig+0x12c>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d003      	beq.n	800475a <TIM_Base_SetConfig+0x9a>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a26      	ldr	r2, [pc, #152]	; (80047f0 <TIM_Base_SetConfig+0x130>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d108      	bne.n	800476c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004760:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	4313      	orrs	r3, r2
 800476a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	4313      	orrs	r3, r2
 8004778:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a10      	ldr	r2, [pc, #64]	; (80047d4 <TIM_Base_SetConfig+0x114>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d00f      	beq.n	80047b8 <TIM_Base_SetConfig+0xf8>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a12      	ldr	r2, [pc, #72]	; (80047e4 <TIM_Base_SetConfig+0x124>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d00b      	beq.n	80047b8 <TIM_Base_SetConfig+0xf8>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a11      	ldr	r2, [pc, #68]	; (80047e8 <TIM_Base_SetConfig+0x128>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d007      	beq.n	80047b8 <TIM_Base_SetConfig+0xf8>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a10      	ldr	r2, [pc, #64]	; (80047ec <TIM_Base_SetConfig+0x12c>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d003      	beq.n	80047b8 <TIM_Base_SetConfig+0xf8>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a0f      	ldr	r2, [pc, #60]	; (80047f0 <TIM_Base_SetConfig+0x130>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d103      	bne.n	80047c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	615a      	str	r2, [r3, #20]
}
 80047c6:	bf00      	nop
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	40010000 	.word	0x40010000
 80047d8:	40000400 	.word	0x40000400
 80047dc:	40000800 	.word	0x40000800
 80047e0:	40000c00 	.word	0x40000c00
 80047e4:	40010400 	.word	0x40010400
 80047e8:	40014000 	.word	0x40014000
 80047ec:	40014400 	.word	0x40014400
 80047f0:	40014800 	.word	0x40014800

080047f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b087      	sub	sp, #28
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	f003 031f 	and.w	r3, r3, #31
 8004806:	2201      	movs	r2, #1
 8004808:	fa02 f303 	lsl.w	r3, r2, r3
 800480c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6a1a      	ldr	r2, [r3, #32]
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	43db      	mvns	r3, r3
 8004816:	401a      	ands	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6a1a      	ldr	r2, [r3, #32]
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	f003 031f 	and.w	r3, r3, #31
 8004826:	6879      	ldr	r1, [r7, #4]
 8004828:	fa01 f303 	lsl.w	r3, r1, r3
 800482c:	431a      	orrs	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	621a      	str	r2, [r3, #32]
}
 8004832:	bf00      	nop
 8004834:	371c      	adds	r7, #28
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
	...

08004840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004850:	2b01      	cmp	r3, #1
 8004852:	d101      	bne.n	8004858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004854:	2302      	movs	r3, #2
 8004856:	e06d      	b.n	8004934 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a30      	ldr	r2, [pc, #192]	; (8004940 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d004      	beq.n	800488c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a2f      	ldr	r2, [pc, #188]	; (8004944 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d108      	bne.n	800489e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004892:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a20      	ldr	r2, [pc, #128]	; (8004940 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d022      	beq.n	8004908 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ca:	d01d      	beq.n	8004908 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a1d      	ldr	r2, [pc, #116]	; (8004948 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d018      	beq.n	8004908 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a1c      	ldr	r2, [pc, #112]	; (800494c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d013      	beq.n	8004908 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a1a      	ldr	r2, [pc, #104]	; (8004950 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d00e      	beq.n	8004908 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a15      	ldr	r2, [pc, #84]	; (8004944 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d009      	beq.n	8004908 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a16      	ldr	r2, [pc, #88]	; (8004954 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d004      	beq.n	8004908 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a15      	ldr	r2, [pc, #84]	; (8004958 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d10c      	bne.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800490e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	68ba      	ldr	r2, [r7, #8]
 8004916:	4313      	orrs	r3, r2
 8004918:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004932:	2300      	movs	r3, #0
}
 8004934:	4618      	mov	r0, r3
 8004936:	3714      	adds	r7, #20
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr
 8004940:	40010000 	.word	0x40010000
 8004944:	40010400 	.word	0x40010400
 8004948:	40000400 	.word	0x40000400
 800494c:	40000800 	.word	0x40000800
 8004950:	40000c00 	.word	0x40000c00
 8004954:	40001800 	.word	0x40001800
 8004958:	40014000 	.word	0x40014000

0800495c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004964:	bf00      	nop
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e042      	b.n	8004a30 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d106      	bne.n	80049c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f7fc fb51 	bl	8001064 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2224      	movs	r2, #36	; 0x24
 80049c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f022 0201 	bic.w	r2, r2, #1
 80049d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 f8c2 	bl	8004b64 <UART_SetConfig>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d101      	bne.n	80049ea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e022      	b.n	8004a30 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d002      	beq.n	80049f8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 fe1e 	bl	8005634 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	685a      	ldr	r2, [r3, #4]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	689a      	ldr	r2, [r3, #8]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 0201 	orr.w	r2, r2, #1
 8004a26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 fea5 	bl	8005778 <UART_CheckIdleState>
 8004a2e:	4603      	mov	r3, r0
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3708      	adds	r7, #8
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b08a      	sub	sp, #40	; 0x28
 8004a3c:	af02      	add	r7, sp, #8
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	603b      	str	r3, [r7, #0]
 8004a44:	4613      	mov	r3, r2
 8004a46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a4e:	2b20      	cmp	r3, #32
 8004a50:	f040 8083 	bne.w	8004b5a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d002      	beq.n	8004a60 <HAL_UART_Transmit+0x28>
 8004a5a:	88fb      	ldrh	r3, [r7, #6]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e07b      	b.n	8004b5c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d101      	bne.n	8004a72 <HAL_UART_Transmit+0x3a>
 8004a6e:	2302      	movs	r3, #2
 8004a70:	e074      	b.n	8004b5c <HAL_UART_Transmit+0x124>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2221      	movs	r2, #33	; 0x21
 8004a86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a8a:	f7fc fcfb 	bl	8001484 <HAL_GetTick>
 8004a8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	88fa      	ldrh	r2, [r7, #6]
 8004a94:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	88fa      	ldrh	r2, [r7, #6]
 8004a9c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aa8:	d108      	bne.n	8004abc <HAL_UART_Transmit+0x84>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d104      	bne.n	8004abc <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	61bb      	str	r3, [r7, #24]
 8004aba:	e003      	b.n	8004ac4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004acc:	e02c      	b.n	8004b28 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	9300      	str	r3, [sp, #0]
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	2180      	movs	r1, #128	; 0x80
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 fe98 	bl	800580e <UART_WaitOnFlagUntilTimeout>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e039      	b.n	8004b5c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d10b      	bne.n	8004b06 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	881b      	ldrh	r3, [r3, #0]
 8004af2:	461a      	mov	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004afc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	3302      	adds	r3, #2
 8004b02:	61bb      	str	r3, [r7, #24]
 8004b04:	e007      	b.n	8004b16 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	781a      	ldrb	r2, [r3, #0]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	3301      	adds	r3, #1
 8004b14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1cc      	bne.n	8004ace <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	9300      	str	r3, [sp, #0]
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	2140      	movs	r1, #64	; 0x40
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f000 fe65 	bl	800580e <UART_WaitOnFlagUntilTimeout>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e006      	b.n	8004b5c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2220      	movs	r2, #32
 8004b52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	e000      	b.n	8004b5c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8004b5a:	2302      	movs	r3, #2
  }
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3720      	adds	r7, #32
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b68:	b092      	sub	sp, #72	; 0x48
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	689a      	ldr	r2, [r3, #8]
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	691b      	ldr	r3, [r3, #16]
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	695b      	ldr	r3, [r3, #20]
 8004b82:	431a      	orrs	r2, r3
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	4bbe      	ldr	r3, [pc, #760]	; (8004e8c <UART_SetConfig+0x328>)
 8004b94:	4013      	ands	r3, r2
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	6812      	ldr	r2, [r2, #0]
 8004b9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004b9c:	430b      	orrs	r3, r1
 8004b9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	68da      	ldr	r2, [r3, #12]
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4ab3      	ldr	r2, [pc, #716]	; (8004e90 <UART_SetConfig+0x32c>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d004      	beq.n	8004bd0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	689a      	ldr	r2, [r3, #8]
 8004bd6:	4baf      	ldr	r3, [pc, #700]	; (8004e94 <UART_SetConfig+0x330>)
 8004bd8:	4013      	ands	r3, r2
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	6812      	ldr	r2, [r2, #0]
 8004bde:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004be0:	430b      	orrs	r3, r1
 8004be2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bea:	f023 010f 	bic.w	r1, r3, #15
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4aa6      	ldr	r2, [pc, #664]	; (8004e98 <UART_SetConfig+0x334>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d177      	bne.n	8004cf4 <UART_SetConfig+0x190>
 8004c04:	4ba5      	ldr	r3, [pc, #660]	; (8004e9c <UART_SetConfig+0x338>)
 8004c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c0c:	2b28      	cmp	r3, #40	; 0x28
 8004c0e:	d86d      	bhi.n	8004cec <UART_SetConfig+0x188>
 8004c10:	a201      	add	r2, pc, #4	; (adr r2, 8004c18 <UART_SetConfig+0xb4>)
 8004c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c16:	bf00      	nop
 8004c18:	08004cbd 	.word	0x08004cbd
 8004c1c:	08004ced 	.word	0x08004ced
 8004c20:	08004ced 	.word	0x08004ced
 8004c24:	08004ced 	.word	0x08004ced
 8004c28:	08004ced 	.word	0x08004ced
 8004c2c:	08004ced 	.word	0x08004ced
 8004c30:	08004ced 	.word	0x08004ced
 8004c34:	08004ced 	.word	0x08004ced
 8004c38:	08004cc5 	.word	0x08004cc5
 8004c3c:	08004ced 	.word	0x08004ced
 8004c40:	08004ced 	.word	0x08004ced
 8004c44:	08004ced 	.word	0x08004ced
 8004c48:	08004ced 	.word	0x08004ced
 8004c4c:	08004ced 	.word	0x08004ced
 8004c50:	08004ced 	.word	0x08004ced
 8004c54:	08004ced 	.word	0x08004ced
 8004c58:	08004ccd 	.word	0x08004ccd
 8004c5c:	08004ced 	.word	0x08004ced
 8004c60:	08004ced 	.word	0x08004ced
 8004c64:	08004ced 	.word	0x08004ced
 8004c68:	08004ced 	.word	0x08004ced
 8004c6c:	08004ced 	.word	0x08004ced
 8004c70:	08004ced 	.word	0x08004ced
 8004c74:	08004ced 	.word	0x08004ced
 8004c78:	08004cd5 	.word	0x08004cd5
 8004c7c:	08004ced 	.word	0x08004ced
 8004c80:	08004ced 	.word	0x08004ced
 8004c84:	08004ced 	.word	0x08004ced
 8004c88:	08004ced 	.word	0x08004ced
 8004c8c:	08004ced 	.word	0x08004ced
 8004c90:	08004ced 	.word	0x08004ced
 8004c94:	08004ced 	.word	0x08004ced
 8004c98:	08004cdd 	.word	0x08004cdd
 8004c9c:	08004ced 	.word	0x08004ced
 8004ca0:	08004ced 	.word	0x08004ced
 8004ca4:	08004ced 	.word	0x08004ced
 8004ca8:	08004ced 	.word	0x08004ced
 8004cac:	08004ced 	.word	0x08004ced
 8004cb0:	08004ced 	.word	0x08004ced
 8004cb4:	08004ced 	.word	0x08004ced
 8004cb8:	08004ce5 	.word	0x08004ce5
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cc2:	e222      	b.n	800510a <UART_SetConfig+0x5a6>
 8004cc4:	2304      	movs	r3, #4
 8004cc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cca:	e21e      	b.n	800510a <UART_SetConfig+0x5a6>
 8004ccc:	2308      	movs	r3, #8
 8004cce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cd2:	e21a      	b.n	800510a <UART_SetConfig+0x5a6>
 8004cd4:	2310      	movs	r3, #16
 8004cd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cda:	e216      	b.n	800510a <UART_SetConfig+0x5a6>
 8004cdc:	2320      	movs	r3, #32
 8004cde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ce2:	e212      	b.n	800510a <UART_SetConfig+0x5a6>
 8004ce4:	2340      	movs	r3, #64	; 0x40
 8004ce6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cea:	e20e      	b.n	800510a <UART_SetConfig+0x5a6>
 8004cec:	2380      	movs	r3, #128	; 0x80
 8004cee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cf2:	e20a      	b.n	800510a <UART_SetConfig+0x5a6>
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a69      	ldr	r2, [pc, #420]	; (8004ea0 <UART_SetConfig+0x33c>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d130      	bne.n	8004d60 <UART_SetConfig+0x1fc>
 8004cfe:	4b67      	ldr	r3, [pc, #412]	; (8004e9c <UART_SetConfig+0x338>)
 8004d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d02:	f003 0307 	and.w	r3, r3, #7
 8004d06:	2b05      	cmp	r3, #5
 8004d08:	d826      	bhi.n	8004d58 <UART_SetConfig+0x1f4>
 8004d0a:	a201      	add	r2, pc, #4	; (adr r2, 8004d10 <UART_SetConfig+0x1ac>)
 8004d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d10:	08004d29 	.word	0x08004d29
 8004d14:	08004d31 	.word	0x08004d31
 8004d18:	08004d39 	.word	0x08004d39
 8004d1c:	08004d41 	.word	0x08004d41
 8004d20:	08004d49 	.word	0x08004d49
 8004d24:	08004d51 	.word	0x08004d51
 8004d28:	2300      	movs	r3, #0
 8004d2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d2e:	e1ec      	b.n	800510a <UART_SetConfig+0x5a6>
 8004d30:	2304      	movs	r3, #4
 8004d32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d36:	e1e8      	b.n	800510a <UART_SetConfig+0x5a6>
 8004d38:	2308      	movs	r3, #8
 8004d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d3e:	e1e4      	b.n	800510a <UART_SetConfig+0x5a6>
 8004d40:	2310      	movs	r3, #16
 8004d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d46:	e1e0      	b.n	800510a <UART_SetConfig+0x5a6>
 8004d48:	2320      	movs	r3, #32
 8004d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d4e:	e1dc      	b.n	800510a <UART_SetConfig+0x5a6>
 8004d50:	2340      	movs	r3, #64	; 0x40
 8004d52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d56:	e1d8      	b.n	800510a <UART_SetConfig+0x5a6>
 8004d58:	2380      	movs	r3, #128	; 0x80
 8004d5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d5e:	e1d4      	b.n	800510a <UART_SetConfig+0x5a6>
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a4f      	ldr	r2, [pc, #316]	; (8004ea4 <UART_SetConfig+0x340>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d130      	bne.n	8004dcc <UART_SetConfig+0x268>
 8004d6a:	4b4c      	ldr	r3, [pc, #304]	; (8004e9c <UART_SetConfig+0x338>)
 8004d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d6e:	f003 0307 	and.w	r3, r3, #7
 8004d72:	2b05      	cmp	r3, #5
 8004d74:	d826      	bhi.n	8004dc4 <UART_SetConfig+0x260>
 8004d76:	a201      	add	r2, pc, #4	; (adr r2, 8004d7c <UART_SetConfig+0x218>)
 8004d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d7c:	08004d95 	.word	0x08004d95
 8004d80:	08004d9d 	.word	0x08004d9d
 8004d84:	08004da5 	.word	0x08004da5
 8004d88:	08004dad 	.word	0x08004dad
 8004d8c:	08004db5 	.word	0x08004db5
 8004d90:	08004dbd 	.word	0x08004dbd
 8004d94:	2300      	movs	r3, #0
 8004d96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d9a:	e1b6      	b.n	800510a <UART_SetConfig+0x5a6>
 8004d9c:	2304      	movs	r3, #4
 8004d9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004da2:	e1b2      	b.n	800510a <UART_SetConfig+0x5a6>
 8004da4:	2308      	movs	r3, #8
 8004da6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004daa:	e1ae      	b.n	800510a <UART_SetConfig+0x5a6>
 8004dac:	2310      	movs	r3, #16
 8004dae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004db2:	e1aa      	b.n	800510a <UART_SetConfig+0x5a6>
 8004db4:	2320      	movs	r3, #32
 8004db6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dba:	e1a6      	b.n	800510a <UART_SetConfig+0x5a6>
 8004dbc:	2340      	movs	r3, #64	; 0x40
 8004dbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dc2:	e1a2      	b.n	800510a <UART_SetConfig+0x5a6>
 8004dc4:	2380      	movs	r3, #128	; 0x80
 8004dc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dca:	e19e      	b.n	800510a <UART_SetConfig+0x5a6>
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a35      	ldr	r2, [pc, #212]	; (8004ea8 <UART_SetConfig+0x344>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d130      	bne.n	8004e38 <UART_SetConfig+0x2d4>
 8004dd6:	4b31      	ldr	r3, [pc, #196]	; (8004e9c <UART_SetConfig+0x338>)
 8004dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dda:	f003 0307 	and.w	r3, r3, #7
 8004dde:	2b05      	cmp	r3, #5
 8004de0:	d826      	bhi.n	8004e30 <UART_SetConfig+0x2cc>
 8004de2:	a201      	add	r2, pc, #4	; (adr r2, 8004de8 <UART_SetConfig+0x284>)
 8004de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de8:	08004e01 	.word	0x08004e01
 8004dec:	08004e09 	.word	0x08004e09
 8004df0:	08004e11 	.word	0x08004e11
 8004df4:	08004e19 	.word	0x08004e19
 8004df8:	08004e21 	.word	0x08004e21
 8004dfc:	08004e29 	.word	0x08004e29
 8004e00:	2300      	movs	r3, #0
 8004e02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e06:	e180      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e08:	2304      	movs	r3, #4
 8004e0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e0e:	e17c      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e10:	2308      	movs	r3, #8
 8004e12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e16:	e178      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e18:	2310      	movs	r3, #16
 8004e1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e1e:	e174      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e20:	2320      	movs	r3, #32
 8004e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e26:	e170      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e28:	2340      	movs	r3, #64	; 0x40
 8004e2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e2e:	e16c      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e30:	2380      	movs	r3, #128	; 0x80
 8004e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e36:	e168      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a1b      	ldr	r2, [pc, #108]	; (8004eac <UART_SetConfig+0x348>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d142      	bne.n	8004ec8 <UART_SetConfig+0x364>
 8004e42:	4b16      	ldr	r3, [pc, #88]	; (8004e9c <UART_SetConfig+0x338>)
 8004e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e46:	f003 0307 	and.w	r3, r3, #7
 8004e4a:	2b05      	cmp	r3, #5
 8004e4c:	d838      	bhi.n	8004ec0 <UART_SetConfig+0x35c>
 8004e4e:	a201      	add	r2, pc, #4	; (adr r2, 8004e54 <UART_SetConfig+0x2f0>)
 8004e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e54:	08004e6d 	.word	0x08004e6d
 8004e58:	08004e75 	.word	0x08004e75
 8004e5c:	08004e7d 	.word	0x08004e7d
 8004e60:	08004e85 	.word	0x08004e85
 8004e64:	08004eb1 	.word	0x08004eb1
 8004e68:	08004eb9 	.word	0x08004eb9
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e72:	e14a      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e74:	2304      	movs	r3, #4
 8004e76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e7a:	e146      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e7c:	2308      	movs	r3, #8
 8004e7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e82:	e142      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e84:	2310      	movs	r3, #16
 8004e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e8a:	e13e      	b.n	800510a <UART_SetConfig+0x5a6>
 8004e8c:	cfff69f3 	.word	0xcfff69f3
 8004e90:	58000c00 	.word	0x58000c00
 8004e94:	11fff4ff 	.word	0x11fff4ff
 8004e98:	40011000 	.word	0x40011000
 8004e9c:	58024400 	.word	0x58024400
 8004ea0:	40004400 	.word	0x40004400
 8004ea4:	40004800 	.word	0x40004800
 8004ea8:	40004c00 	.word	0x40004c00
 8004eac:	40005000 	.word	0x40005000
 8004eb0:	2320      	movs	r3, #32
 8004eb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004eb6:	e128      	b.n	800510a <UART_SetConfig+0x5a6>
 8004eb8:	2340      	movs	r3, #64	; 0x40
 8004eba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ebe:	e124      	b.n	800510a <UART_SetConfig+0x5a6>
 8004ec0:	2380      	movs	r3, #128	; 0x80
 8004ec2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ec6:	e120      	b.n	800510a <UART_SetConfig+0x5a6>
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4acb      	ldr	r2, [pc, #812]	; (80051fc <UART_SetConfig+0x698>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d176      	bne.n	8004fc0 <UART_SetConfig+0x45c>
 8004ed2:	4bcb      	ldr	r3, [pc, #812]	; (8005200 <UART_SetConfig+0x69c>)
 8004ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004eda:	2b28      	cmp	r3, #40	; 0x28
 8004edc:	d86c      	bhi.n	8004fb8 <UART_SetConfig+0x454>
 8004ede:	a201      	add	r2, pc, #4	; (adr r2, 8004ee4 <UART_SetConfig+0x380>)
 8004ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee4:	08004f89 	.word	0x08004f89
 8004ee8:	08004fb9 	.word	0x08004fb9
 8004eec:	08004fb9 	.word	0x08004fb9
 8004ef0:	08004fb9 	.word	0x08004fb9
 8004ef4:	08004fb9 	.word	0x08004fb9
 8004ef8:	08004fb9 	.word	0x08004fb9
 8004efc:	08004fb9 	.word	0x08004fb9
 8004f00:	08004fb9 	.word	0x08004fb9
 8004f04:	08004f91 	.word	0x08004f91
 8004f08:	08004fb9 	.word	0x08004fb9
 8004f0c:	08004fb9 	.word	0x08004fb9
 8004f10:	08004fb9 	.word	0x08004fb9
 8004f14:	08004fb9 	.word	0x08004fb9
 8004f18:	08004fb9 	.word	0x08004fb9
 8004f1c:	08004fb9 	.word	0x08004fb9
 8004f20:	08004fb9 	.word	0x08004fb9
 8004f24:	08004f99 	.word	0x08004f99
 8004f28:	08004fb9 	.word	0x08004fb9
 8004f2c:	08004fb9 	.word	0x08004fb9
 8004f30:	08004fb9 	.word	0x08004fb9
 8004f34:	08004fb9 	.word	0x08004fb9
 8004f38:	08004fb9 	.word	0x08004fb9
 8004f3c:	08004fb9 	.word	0x08004fb9
 8004f40:	08004fb9 	.word	0x08004fb9
 8004f44:	08004fa1 	.word	0x08004fa1
 8004f48:	08004fb9 	.word	0x08004fb9
 8004f4c:	08004fb9 	.word	0x08004fb9
 8004f50:	08004fb9 	.word	0x08004fb9
 8004f54:	08004fb9 	.word	0x08004fb9
 8004f58:	08004fb9 	.word	0x08004fb9
 8004f5c:	08004fb9 	.word	0x08004fb9
 8004f60:	08004fb9 	.word	0x08004fb9
 8004f64:	08004fa9 	.word	0x08004fa9
 8004f68:	08004fb9 	.word	0x08004fb9
 8004f6c:	08004fb9 	.word	0x08004fb9
 8004f70:	08004fb9 	.word	0x08004fb9
 8004f74:	08004fb9 	.word	0x08004fb9
 8004f78:	08004fb9 	.word	0x08004fb9
 8004f7c:	08004fb9 	.word	0x08004fb9
 8004f80:	08004fb9 	.word	0x08004fb9
 8004f84:	08004fb1 	.word	0x08004fb1
 8004f88:	2301      	movs	r3, #1
 8004f8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f8e:	e0bc      	b.n	800510a <UART_SetConfig+0x5a6>
 8004f90:	2304      	movs	r3, #4
 8004f92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f96:	e0b8      	b.n	800510a <UART_SetConfig+0x5a6>
 8004f98:	2308      	movs	r3, #8
 8004f9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f9e:	e0b4      	b.n	800510a <UART_SetConfig+0x5a6>
 8004fa0:	2310      	movs	r3, #16
 8004fa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004fa6:	e0b0      	b.n	800510a <UART_SetConfig+0x5a6>
 8004fa8:	2320      	movs	r3, #32
 8004faa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004fae:	e0ac      	b.n	800510a <UART_SetConfig+0x5a6>
 8004fb0:	2340      	movs	r3, #64	; 0x40
 8004fb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004fb6:	e0a8      	b.n	800510a <UART_SetConfig+0x5a6>
 8004fb8:	2380      	movs	r3, #128	; 0x80
 8004fba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004fbe:	e0a4      	b.n	800510a <UART_SetConfig+0x5a6>
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a8f      	ldr	r2, [pc, #572]	; (8005204 <UART_SetConfig+0x6a0>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d130      	bne.n	800502c <UART_SetConfig+0x4c8>
 8004fca:	4b8d      	ldr	r3, [pc, #564]	; (8005200 <UART_SetConfig+0x69c>)
 8004fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fce:	f003 0307 	and.w	r3, r3, #7
 8004fd2:	2b05      	cmp	r3, #5
 8004fd4:	d826      	bhi.n	8005024 <UART_SetConfig+0x4c0>
 8004fd6:	a201      	add	r2, pc, #4	; (adr r2, 8004fdc <UART_SetConfig+0x478>)
 8004fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fdc:	08004ff5 	.word	0x08004ff5
 8004fe0:	08004ffd 	.word	0x08004ffd
 8004fe4:	08005005 	.word	0x08005005
 8004fe8:	0800500d 	.word	0x0800500d
 8004fec:	08005015 	.word	0x08005015
 8004ff0:	0800501d 	.word	0x0800501d
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ffa:	e086      	b.n	800510a <UART_SetConfig+0x5a6>
 8004ffc:	2304      	movs	r3, #4
 8004ffe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005002:	e082      	b.n	800510a <UART_SetConfig+0x5a6>
 8005004:	2308      	movs	r3, #8
 8005006:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800500a:	e07e      	b.n	800510a <UART_SetConfig+0x5a6>
 800500c:	2310      	movs	r3, #16
 800500e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005012:	e07a      	b.n	800510a <UART_SetConfig+0x5a6>
 8005014:	2320      	movs	r3, #32
 8005016:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800501a:	e076      	b.n	800510a <UART_SetConfig+0x5a6>
 800501c:	2340      	movs	r3, #64	; 0x40
 800501e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005022:	e072      	b.n	800510a <UART_SetConfig+0x5a6>
 8005024:	2380      	movs	r3, #128	; 0x80
 8005026:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800502a:	e06e      	b.n	800510a <UART_SetConfig+0x5a6>
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a75      	ldr	r2, [pc, #468]	; (8005208 <UART_SetConfig+0x6a4>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d130      	bne.n	8005098 <UART_SetConfig+0x534>
 8005036:	4b72      	ldr	r3, [pc, #456]	; (8005200 <UART_SetConfig+0x69c>)
 8005038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800503a:	f003 0307 	and.w	r3, r3, #7
 800503e:	2b05      	cmp	r3, #5
 8005040:	d826      	bhi.n	8005090 <UART_SetConfig+0x52c>
 8005042:	a201      	add	r2, pc, #4	; (adr r2, 8005048 <UART_SetConfig+0x4e4>)
 8005044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005048:	08005061 	.word	0x08005061
 800504c:	08005069 	.word	0x08005069
 8005050:	08005071 	.word	0x08005071
 8005054:	08005079 	.word	0x08005079
 8005058:	08005081 	.word	0x08005081
 800505c:	08005089 	.word	0x08005089
 8005060:	2300      	movs	r3, #0
 8005062:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005066:	e050      	b.n	800510a <UART_SetConfig+0x5a6>
 8005068:	2304      	movs	r3, #4
 800506a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800506e:	e04c      	b.n	800510a <UART_SetConfig+0x5a6>
 8005070:	2308      	movs	r3, #8
 8005072:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005076:	e048      	b.n	800510a <UART_SetConfig+0x5a6>
 8005078:	2310      	movs	r3, #16
 800507a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800507e:	e044      	b.n	800510a <UART_SetConfig+0x5a6>
 8005080:	2320      	movs	r3, #32
 8005082:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005086:	e040      	b.n	800510a <UART_SetConfig+0x5a6>
 8005088:	2340      	movs	r3, #64	; 0x40
 800508a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800508e:	e03c      	b.n	800510a <UART_SetConfig+0x5a6>
 8005090:	2380      	movs	r3, #128	; 0x80
 8005092:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005096:	e038      	b.n	800510a <UART_SetConfig+0x5a6>
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a5b      	ldr	r2, [pc, #364]	; (800520c <UART_SetConfig+0x6a8>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d130      	bne.n	8005104 <UART_SetConfig+0x5a0>
 80050a2:	4b57      	ldr	r3, [pc, #348]	; (8005200 <UART_SetConfig+0x69c>)
 80050a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a6:	f003 0307 	and.w	r3, r3, #7
 80050aa:	2b05      	cmp	r3, #5
 80050ac:	d826      	bhi.n	80050fc <UART_SetConfig+0x598>
 80050ae:	a201      	add	r2, pc, #4	; (adr r2, 80050b4 <UART_SetConfig+0x550>)
 80050b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050b4:	080050cd 	.word	0x080050cd
 80050b8:	080050d5 	.word	0x080050d5
 80050bc:	080050dd 	.word	0x080050dd
 80050c0:	080050e5 	.word	0x080050e5
 80050c4:	080050ed 	.word	0x080050ed
 80050c8:	080050f5 	.word	0x080050f5
 80050cc:	2302      	movs	r3, #2
 80050ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050d2:	e01a      	b.n	800510a <UART_SetConfig+0x5a6>
 80050d4:	2304      	movs	r3, #4
 80050d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050da:	e016      	b.n	800510a <UART_SetConfig+0x5a6>
 80050dc:	2308      	movs	r3, #8
 80050de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050e2:	e012      	b.n	800510a <UART_SetConfig+0x5a6>
 80050e4:	2310      	movs	r3, #16
 80050e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050ea:	e00e      	b.n	800510a <UART_SetConfig+0x5a6>
 80050ec:	2320      	movs	r3, #32
 80050ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050f2:	e00a      	b.n	800510a <UART_SetConfig+0x5a6>
 80050f4:	2340      	movs	r3, #64	; 0x40
 80050f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80050fa:	e006      	b.n	800510a <UART_SetConfig+0x5a6>
 80050fc:	2380      	movs	r3, #128	; 0x80
 80050fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005102:	e002      	b.n	800510a <UART_SetConfig+0x5a6>
 8005104:	2380      	movs	r3, #128	; 0x80
 8005106:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a3f      	ldr	r2, [pc, #252]	; (800520c <UART_SetConfig+0x6a8>)
 8005110:	4293      	cmp	r3, r2
 8005112:	f040 80f8 	bne.w	8005306 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005116:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800511a:	2b20      	cmp	r3, #32
 800511c:	dc46      	bgt.n	80051ac <UART_SetConfig+0x648>
 800511e:	2b02      	cmp	r3, #2
 8005120:	f2c0 8082 	blt.w	8005228 <UART_SetConfig+0x6c4>
 8005124:	3b02      	subs	r3, #2
 8005126:	2b1e      	cmp	r3, #30
 8005128:	d87e      	bhi.n	8005228 <UART_SetConfig+0x6c4>
 800512a:	a201      	add	r2, pc, #4	; (adr r2, 8005130 <UART_SetConfig+0x5cc>)
 800512c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005130:	080051b3 	.word	0x080051b3
 8005134:	08005229 	.word	0x08005229
 8005138:	080051bb 	.word	0x080051bb
 800513c:	08005229 	.word	0x08005229
 8005140:	08005229 	.word	0x08005229
 8005144:	08005229 	.word	0x08005229
 8005148:	080051cb 	.word	0x080051cb
 800514c:	08005229 	.word	0x08005229
 8005150:	08005229 	.word	0x08005229
 8005154:	08005229 	.word	0x08005229
 8005158:	08005229 	.word	0x08005229
 800515c:	08005229 	.word	0x08005229
 8005160:	08005229 	.word	0x08005229
 8005164:	08005229 	.word	0x08005229
 8005168:	080051db 	.word	0x080051db
 800516c:	08005229 	.word	0x08005229
 8005170:	08005229 	.word	0x08005229
 8005174:	08005229 	.word	0x08005229
 8005178:	08005229 	.word	0x08005229
 800517c:	08005229 	.word	0x08005229
 8005180:	08005229 	.word	0x08005229
 8005184:	08005229 	.word	0x08005229
 8005188:	08005229 	.word	0x08005229
 800518c:	08005229 	.word	0x08005229
 8005190:	08005229 	.word	0x08005229
 8005194:	08005229 	.word	0x08005229
 8005198:	08005229 	.word	0x08005229
 800519c:	08005229 	.word	0x08005229
 80051a0:	08005229 	.word	0x08005229
 80051a4:	08005229 	.word	0x08005229
 80051a8:	0800521b 	.word	0x0800521b
 80051ac:	2b40      	cmp	r3, #64	; 0x40
 80051ae:	d037      	beq.n	8005220 <UART_SetConfig+0x6bc>
 80051b0:	e03a      	b.n	8005228 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80051b2:	f7fe fbc7 	bl	8003944 <HAL_RCCEx_GetD3PCLK1Freq>
 80051b6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80051b8:	e03c      	b.n	8005234 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051be:	4618      	mov	r0, r3
 80051c0:	f7fe fbd6 	bl	8003970 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80051c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80051c8:	e034      	b.n	8005234 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80051ca:	f107 0318 	add.w	r3, r7, #24
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7fe fd22 	bl	8003c18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80051d8:	e02c      	b.n	8005234 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051da:	4b09      	ldr	r3, [pc, #36]	; (8005200 <UART_SetConfig+0x69c>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0320 	and.w	r3, r3, #32
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d016      	beq.n	8005214 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80051e6:	4b06      	ldr	r3, [pc, #24]	; (8005200 <UART_SetConfig+0x69c>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	08db      	lsrs	r3, r3, #3
 80051ec:	f003 0303 	and.w	r3, r3, #3
 80051f0:	4a07      	ldr	r2, [pc, #28]	; (8005210 <UART_SetConfig+0x6ac>)
 80051f2:	fa22 f303 	lsr.w	r3, r2, r3
 80051f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80051f8:	e01c      	b.n	8005234 <UART_SetConfig+0x6d0>
 80051fa:	bf00      	nop
 80051fc:	40011400 	.word	0x40011400
 8005200:	58024400 	.word	0x58024400
 8005204:	40007800 	.word	0x40007800
 8005208:	40007c00 	.word	0x40007c00
 800520c:	58000c00 	.word	0x58000c00
 8005210:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005214:	4b9d      	ldr	r3, [pc, #628]	; (800548c <UART_SetConfig+0x928>)
 8005216:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005218:	e00c      	b.n	8005234 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800521a:	4b9d      	ldr	r3, [pc, #628]	; (8005490 <UART_SetConfig+0x92c>)
 800521c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800521e:	e009      	b.n	8005234 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005220:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005224:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005226:	e005      	b.n	8005234 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005228:	2300      	movs	r3, #0
 800522a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005232:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005234:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005236:	2b00      	cmp	r3, #0
 8005238:	f000 81de 	beq.w	80055f8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005240:	4a94      	ldr	r2, [pc, #592]	; (8005494 <UART_SetConfig+0x930>)
 8005242:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005246:	461a      	mov	r2, r3
 8005248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800524a:	fbb3 f3f2 	udiv	r3, r3, r2
 800524e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	685a      	ldr	r2, [r3, #4]
 8005254:	4613      	mov	r3, r2
 8005256:	005b      	lsls	r3, r3, #1
 8005258:	4413      	add	r3, r2
 800525a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800525c:	429a      	cmp	r2, r3
 800525e:	d305      	bcc.n	800526c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005266:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005268:	429a      	cmp	r2, r3
 800526a:	d903      	bls.n	8005274 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005272:	e1c1      	b.n	80055f8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005276:	2200      	movs	r2, #0
 8005278:	60bb      	str	r3, [r7, #8]
 800527a:	60fa      	str	r2, [r7, #12]
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005280:	4a84      	ldr	r2, [pc, #528]	; (8005494 <UART_SetConfig+0x930>)
 8005282:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005286:	b29b      	uxth	r3, r3
 8005288:	2200      	movs	r2, #0
 800528a:	603b      	str	r3, [r7, #0]
 800528c:	607a      	str	r2, [r7, #4]
 800528e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005292:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005296:	f7fb fa37 	bl	8000708 <__aeabi_uldivmod>
 800529a:	4602      	mov	r2, r0
 800529c:	460b      	mov	r3, r1
 800529e:	4610      	mov	r0, r2
 80052a0:	4619      	mov	r1, r3
 80052a2:	f04f 0200 	mov.w	r2, #0
 80052a6:	f04f 0300 	mov.w	r3, #0
 80052aa:	020b      	lsls	r3, r1, #8
 80052ac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80052b0:	0202      	lsls	r2, r0, #8
 80052b2:	6979      	ldr	r1, [r7, #20]
 80052b4:	6849      	ldr	r1, [r1, #4]
 80052b6:	0849      	lsrs	r1, r1, #1
 80052b8:	2000      	movs	r0, #0
 80052ba:	460c      	mov	r4, r1
 80052bc:	4605      	mov	r5, r0
 80052be:	eb12 0804 	adds.w	r8, r2, r4
 80052c2:	eb43 0905 	adc.w	r9, r3, r5
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	469a      	mov	sl, r3
 80052ce:	4693      	mov	fp, r2
 80052d0:	4652      	mov	r2, sl
 80052d2:	465b      	mov	r3, fp
 80052d4:	4640      	mov	r0, r8
 80052d6:	4649      	mov	r1, r9
 80052d8:	f7fb fa16 	bl	8000708 <__aeabi_uldivmod>
 80052dc:	4602      	mov	r2, r0
 80052de:	460b      	mov	r3, r1
 80052e0:	4613      	mov	r3, r2
 80052e2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052ea:	d308      	bcc.n	80052fe <UART_SetConfig+0x79a>
 80052ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052f2:	d204      	bcs.n	80052fe <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052fa:	60da      	str	r2, [r3, #12]
 80052fc:	e17c      	b.n	80055f8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005304:	e178      	b.n	80055f8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	69db      	ldr	r3, [r3, #28]
 800530a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800530e:	f040 80c5 	bne.w	800549c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005312:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005316:	2b20      	cmp	r3, #32
 8005318:	dc48      	bgt.n	80053ac <UART_SetConfig+0x848>
 800531a:	2b00      	cmp	r3, #0
 800531c:	db7b      	blt.n	8005416 <UART_SetConfig+0x8b2>
 800531e:	2b20      	cmp	r3, #32
 8005320:	d879      	bhi.n	8005416 <UART_SetConfig+0x8b2>
 8005322:	a201      	add	r2, pc, #4	; (adr r2, 8005328 <UART_SetConfig+0x7c4>)
 8005324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005328:	080053b3 	.word	0x080053b3
 800532c:	080053bb 	.word	0x080053bb
 8005330:	08005417 	.word	0x08005417
 8005334:	08005417 	.word	0x08005417
 8005338:	080053c3 	.word	0x080053c3
 800533c:	08005417 	.word	0x08005417
 8005340:	08005417 	.word	0x08005417
 8005344:	08005417 	.word	0x08005417
 8005348:	080053d3 	.word	0x080053d3
 800534c:	08005417 	.word	0x08005417
 8005350:	08005417 	.word	0x08005417
 8005354:	08005417 	.word	0x08005417
 8005358:	08005417 	.word	0x08005417
 800535c:	08005417 	.word	0x08005417
 8005360:	08005417 	.word	0x08005417
 8005364:	08005417 	.word	0x08005417
 8005368:	080053e3 	.word	0x080053e3
 800536c:	08005417 	.word	0x08005417
 8005370:	08005417 	.word	0x08005417
 8005374:	08005417 	.word	0x08005417
 8005378:	08005417 	.word	0x08005417
 800537c:	08005417 	.word	0x08005417
 8005380:	08005417 	.word	0x08005417
 8005384:	08005417 	.word	0x08005417
 8005388:	08005417 	.word	0x08005417
 800538c:	08005417 	.word	0x08005417
 8005390:	08005417 	.word	0x08005417
 8005394:	08005417 	.word	0x08005417
 8005398:	08005417 	.word	0x08005417
 800539c:	08005417 	.word	0x08005417
 80053a0:	08005417 	.word	0x08005417
 80053a4:	08005417 	.word	0x08005417
 80053a8:	08005409 	.word	0x08005409
 80053ac:	2b40      	cmp	r3, #64	; 0x40
 80053ae:	d02e      	beq.n	800540e <UART_SetConfig+0x8aa>
 80053b0:	e031      	b.n	8005416 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053b2:	f7fd fb55 	bl	8002a60 <HAL_RCC_GetPCLK1Freq>
 80053b6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80053b8:	e033      	b.n	8005422 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053ba:	f7fd fb67 	bl	8002a8c <HAL_RCC_GetPCLK2Freq>
 80053be:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80053c0:	e02f      	b.n	8005422 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80053c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7fe fad2 	bl	8003970 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80053cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80053d0:	e027      	b.n	8005422 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80053d2:	f107 0318 	add.w	r3, r7, #24
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7fe fc1e 	bl	8003c18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80053e0:	e01f      	b.n	8005422 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053e2:	4b2d      	ldr	r3, [pc, #180]	; (8005498 <UART_SetConfig+0x934>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0320 	and.w	r3, r3, #32
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d009      	beq.n	8005402 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80053ee:	4b2a      	ldr	r3, [pc, #168]	; (8005498 <UART_SetConfig+0x934>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	08db      	lsrs	r3, r3, #3
 80053f4:	f003 0303 	and.w	r3, r3, #3
 80053f8:	4a24      	ldr	r2, [pc, #144]	; (800548c <UART_SetConfig+0x928>)
 80053fa:	fa22 f303 	lsr.w	r3, r2, r3
 80053fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005400:	e00f      	b.n	8005422 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005402:	4b22      	ldr	r3, [pc, #136]	; (800548c <UART_SetConfig+0x928>)
 8005404:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005406:	e00c      	b.n	8005422 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005408:	4b21      	ldr	r3, [pc, #132]	; (8005490 <UART_SetConfig+0x92c>)
 800540a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800540c:	e009      	b.n	8005422 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800540e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005412:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005414:	e005      	b.n	8005422 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005416:	2300      	movs	r3, #0
 8005418:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005420:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005422:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005424:	2b00      	cmp	r3, #0
 8005426:	f000 80e7 	beq.w	80055f8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542e:	4a19      	ldr	r2, [pc, #100]	; (8005494 <UART_SetConfig+0x930>)
 8005430:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005434:	461a      	mov	r2, r3
 8005436:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005438:	fbb3 f3f2 	udiv	r3, r3, r2
 800543c:	005a      	lsls	r2, r3, #1
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	085b      	lsrs	r3, r3, #1
 8005444:	441a      	add	r2, r3
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	fbb2 f3f3 	udiv	r3, r2, r3
 800544e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005452:	2b0f      	cmp	r3, #15
 8005454:	d916      	bls.n	8005484 <UART_SetConfig+0x920>
 8005456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800545c:	d212      	bcs.n	8005484 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800545e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005460:	b29b      	uxth	r3, r3
 8005462:	f023 030f 	bic.w	r3, r3, #15
 8005466:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800546a:	085b      	lsrs	r3, r3, #1
 800546c:	b29b      	uxth	r3, r3
 800546e:	f003 0307 	and.w	r3, r3, #7
 8005472:	b29a      	uxth	r2, r3
 8005474:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005476:	4313      	orrs	r3, r2
 8005478:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8005480:	60da      	str	r2, [r3, #12]
 8005482:	e0b9      	b.n	80055f8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800548a:	e0b5      	b.n	80055f8 <UART_SetConfig+0xa94>
 800548c:	03d09000 	.word	0x03d09000
 8005490:	003d0900 	.word	0x003d0900
 8005494:	0800a33c 	.word	0x0800a33c
 8005498:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800549c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80054a0:	2b20      	cmp	r3, #32
 80054a2:	dc49      	bgt.n	8005538 <UART_SetConfig+0x9d4>
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	db7c      	blt.n	80055a2 <UART_SetConfig+0xa3e>
 80054a8:	2b20      	cmp	r3, #32
 80054aa:	d87a      	bhi.n	80055a2 <UART_SetConfig+0xa3e>
 80054ac:	a201      	add	r2, pc, #4	; (adr r2, 80054b4 <UART_SetConfig+0x950>)
 80054ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b2:	bf00      	nop
 80054b4:	0800553f 	.word	0x0800553f
 80054b8:	08005547 	.word	0x08005547
 80054bc:	080055a3 	.word	0x080055a3
 80054c0:	080055a3 	.word	0x080055a3
 80054c4:	0800554f 	.word	0x0800554f
 80054c8:	080055a3 	.word	0x080055a3
 80054cc:	080055a3 	.word	0x080055a3
 80054d0:	080055a3 	.word	0x080055a3
 80054d4:	0800555f 	.word	0x0800555f
 80054d8:	080055a3 	.word	0x080055a3
 80054dc:	080055a3 	.word	0x080055a3
 80054e0:	080055a3 	.word	0x080055a3
 80054e4:	080055a3 	.word	0x080055a3
 80054e8:	080055a3 	.word	0x080055a3
 80054ec:	080055a3 	.word	0x080055a3
 80054f0:	080055a3 	.word	0x080055a3
 80054f4:	0800556f 	.word	0x0800556f
 80054f8:	080055a3 	.word	0x080055a3
 80054fc:	080055a3 	.word	0x080055a3
 8005500:	080055a3 	.word	0x080055a3
 8005504:	080055a3 	.word	0x080055a3
 8005508:	080055a3 	.word	0x080055a3
 800550c:	080055a3 	.word	0x080055a3
 8005510:	080055a3 	.word	0x080055a3
 8005514:	080055a3 	.word	0x080055a3
 8005518:	080055a3 	.word	0x080055a3
 800551c:	080055a3 	.word	0x080055a3
 8005520:	080055a3 	.word	0x080055a3
 8005524:	080055a3 	.word	0x080055a3
 8005528:	080055a3 	.word	0x080055a3
 800552c:	080055a3 	.word	0x080055a3
 8005530:	080055a3 	.word	0x080055a3
 8005534:	08005595 	.word	0x08005595
 8005538:	2b40      	cmp	r3, #64	; 0x40
 800553a:	d02e      	beq.n	800559a <UART_SetConfig+0xa36>
 800553c:	e031      	b.n	80055a2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800553e:	f7fd fa8f 	bl	8002a60 <HAL_RCC_GetPCLK1Freq>
 8005542:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005544:	e033      	b.n	80055ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005546:	f7fd faa1 	bl	8002a8c <HAL_RCC_GetPCLK2Freq>
 800554a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800554c:	e02f      	b.n	80055ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800554e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005552:	4618      	mov	r0, r3
 8005554:	f7fe fa0c 	bl	8003970 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800555a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800555c:	e027      	b.n	80055ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800555e:	f107 0318 	add.w	r3, r7, #24
 8005562:	4618      	mov	r0, r3
 8005564:	f7fe fb58 	bl	8003c18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800556c:	e01f      	b.n	80055ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800556e:	4b2d      	ldr	r3, [pc, #180]	; (8005624 <UART_SetConfig+0xac0>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0320 	and.w	r3, r3, #32
 8005576:	2b00      	cmp	r3, #0
 8005578:	d009      	beq.n	800558e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800557a:	4b2a      	ldr	r3, [pc, #168]	; (8005624 <UART_SetConfig+0xac0>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	08db      	lsrs	r3, r3, #3
 8005580:	f003 0303 	and.w	r3, r3, #3
 8005584:	4a28      	ldr	r2, [pc, #160]	; (8005628 <UART_SetConfig+0xac4>)
 8005586:	fa22 f303 	lsr.w	r3, r2, r3
 800558a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800558c:	e00f      	b.n	80055ae <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800558e:	4b26      	ldr	r3, [pc, #152]	; (8005628 <UART_SetConfig+0xac4>)
 8005590:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005592:	e00c      	b.n	80055ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005594:	4b25      	ldr	r3, [pc, #148]	; (800562c <UART_SetConfig+0xac8>)
 8005596:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005598:	e009      	b.n	80055ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800559a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800559e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80055a0:	e005      	b.n	80055ae <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80055a2:	2300      	movs	r3, #0
 80055a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80055ac:	bf00      	nop
    }

    if (pclk != 0U)
 80055ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d021      	beq.n	80055f8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b8:	4a1d      	ldr	r2, [pc, #116]	; (8005630 <UART_SetConfig+0xacc>)
 80055ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055be:	461a      	mov	r2, r3
 80055c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	085b      	lsrs	r3, r3, #1
 80055cc:	441a      	add	r2, r3
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055d6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055da:	2b0f      	cmp	r3, #15
 80055dc:	d909      	bls.n	80055f2 <UART_SetConfig+0xa8e>
 80055de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055e4:	d205      	bcs.n	80055f2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80055e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e8:	b29a      	uxth	r2, r3
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	60da      	str	r2, [r3, #12]
 80055f0:	e002      	b.n	80055f8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	2201      	movs	r2, #1
 8005604:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	2200      	movs	r2, #0
 800560c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	2200      	movs	r2, #0
 8005612:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005614:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8005618:	4618      	mov	r0, r3
 800561a:	3748      	adds	r7, #72	; 0x48
 800561c:	46bd      	mov	sp, r7
 800561e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005622:	bf00      	nop
 8005624:	58024400 	.word	0x58024400
 8005628:	03d09000 	.word	0x03d09000
 800562c:	003d0900 	.word	0x003d0900
 8005630:	0800a33c 	.word	0x0800a33c

08005634 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005640:	f003 0301 	and.w	r3, r3, #1
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00a      	beq.n	800565e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	430a      	orrs	r2, r1
 800565c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00a      	beq.n	8005680 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	430a      	orrs	r2, r1
 800567e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005684:	f003 0304 	and.w	r3, r3, #4
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00a      	beq.n	80056a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056a6:	f003 0308 	and.w	r3, r3, #8
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00a      	beq.n	80056c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	430a      	orrs	r2, r1
 80056c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c8:	f003 0310 	and.w	r3, r3, #16
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00a      	beq.n	80056e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ea:	f003 0320 	and.w	r3, r3, #32
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00a      	beq.n	8005708 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	430a      	orrs	r2, r1
 8005706:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800570c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005710:	2b00      	cmp	r3, #0
 8005712:	d01a      	beq.n	800574a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	430a      	orrs	r2, r1
 8005728:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800572e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005732:	d10a      	bne.n	800574a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	430a      	orrs	r2, r1
 8005748:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800574e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00a      	beq.n	800576c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	605a      	str	r2, [r3, #4]
  }
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af02      	add	r7, sp, #8
 800577e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005788:	f7fb fe7c 	bl	8001484 <HAL_GetTick>
 800578c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0308 	and.w	r3, r3, #8
 8005798:	2b08      	cmp	r3, #8
 800579a:	d10e      	bne.n	80057ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800579c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057a0:	9300      	str	r3, [sp, #0]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f82f 	bl	800580e <UART_WaitOnFlagUntilTimeout>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e025      	b.n	8005806 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0304 	and.w	r3, r3, #4
 80057c4:	2b04      	cmp	r3, #4
 80057c6:	d10e      	bne.n	80057e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80057cc:	9300      	str	r3, [sp, #0]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 f819 	bl	800580e <UART_WaitOnFlagUntilTimeout>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e00f      	b.n	8005806 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2220      	movs	r2, #32
 80057f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}

0800580e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800580e:	b580      	push	{r7, lr}
 8005810:	b09c      	sub	sp, #112	; 0x70
 8005812:	af00      	add	r7, sp, #0
 8005814:	60f8      	str	r0, [r7, #12]
 8005816:	60b9      	str	r1, [r7, #8]
 8005818:	603b      	str	r3, [r7, #0]
 800581a:	4613      	mov	r3, r2
 800581c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800581e:	e0a9      	b.n	8005974 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005820:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005826:	f000 80a5 	beq.w	8005974 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800582a:	f7fb fe2b 	bl	8001484 <HAL_GetTick>
 800582e:	4602      	mov	r2, r0
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005836:	429a      	cmp	r2, r3
 8005838:	d302      	bcc.n	8005840 <UART_WaitOnFlagUntilTimeout+0x32>
 800583a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800583c:	2b00      	cmp	r3, #0
 800583e:	d140      	bne.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005846:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005848:	e853 3f00 	ldrex	r3, [r3]
 800584c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800584e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005850:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005854:	667b      	str	r3, [r7, #100]	; 0x64
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	461a      	mov	r2, r3
 800585c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800585e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005860:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005862:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005864:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005866:	e841 2300 	strex	r3, r2, [r1]
 800586a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800586c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1e6      	bne.n	8005840 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	3308      	adds	r3, #8
 8005878:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800587a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800587c:	e853 3f00 	ldrex	r3, [r3]
 8005880:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005884:	f023 0301 	bic.w	r3, r3, #1
 8005888:	663b      	str	r3, [r7, #96]	; 0x60
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	3308      	adds	r3, #8
 8005890:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005892:	64ba      	str	r2, [r7, #72]	; 0x48
 8005894:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005896:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005898:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800589a:	e841 2300 	strex	r3, r2, [r1]
 800589e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80058a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1e5      	bne.n	8005872 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2220      	movs	r2, #32
 80058aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2220      	movs	r2, #32
 80058b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e069      	b.n	8005996 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 0304 	and.w	r3, r3, #4
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d051      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	69db      	ldr	r3, [r3, #28]
 80058d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058de:	d149      	bne.n	8005974 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058e8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058f2:	e853 3f00 	ldrex	r3, [r3]
 80058f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80058fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	461a      	mov	r2, r3
 8005906:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005908:	637b      	str	r3, [r7, #52]	; 0x34
 800590a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800590e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005910:	e841 2300 	strex	r3, r2, [r1]
 8005914:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1e6      	bne.n	80058ea <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3308      	adds	r3, #8
 8005922:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	e853 3f00 	ldrex	r3, [r3]
 800592a:	613b      	str	r3, [r7, #16]
   return(result);
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	f023 0301 	bic.w	r3, r3, #1
 8005932:	66bb      	str	r3, [r7, #104]	; 0x68
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	3308      	adds	r3, #8
 800593a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800593c:	623a      	str	r2, [r7, #32]
 800593e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005940:	69f9      	ldr	r1, [r7, #28]
 8005942:	6a3a      	ldr	r2, [r7, #32]
 8005944:	e841 2300 	strex	r3, r2, [r1]
 8005948:	61bb      	str	r3, [r7, #24]
   return(result);
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d1e5      	bne.n	800591c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2220      	movs	r2, #32
 8005954:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2220      	movs	r2, #32
 800595c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2220      	movs	r2, #32
 8005964:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e010      	b.n	8005996 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	69da      	ldr	r2, [r3, #28]
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	4013      	ands	r3, r2
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	429a      	cmp	r2, r3
 8005982:	bf0c      	ite	eq
 8005984:	2301      	moveq	r3, #1
 8005986:	2300      	movne	r3, #0
 8005988:	b2db      	uxtb	r3, r3
 800598a:	461a      	mov	r2, r3
 800598c:	79fb      	ldrb	r3, [r7, #7]
 800598e:	429a      	cmp	r2, r3
 8005990:	f43f af46 	beq.w	8005820 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	3770      	adds	r7, #112	; 0x70
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800599e:	b480      	push	{r7}
 80059a0:	b085      	sub	sp, #20
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d101      	bne.n	80059b4 <HAL_UARTEx_DisableFifoMode+0x16>
 80059b0:	2302      	movs	r3, #2
 80059b2:	e027      	b.n	8005a04 <HAL_UARTEx_DisableFifoMode+0x66>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2224      	movs	r2, #36	; 0x24
 80059c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f022 0201 	bic.w	r2, r2, #1
 80059da:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80059e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2220      	movs	r2, #32
 80059f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3714      	adds	r7, #20
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d101      	bne.n	8005a28 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005a24:	2302      	movs	r3, #2
 8005a26:	e02d      	b.n	8005a84 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2224      	movs	r2, #36	; 0x24
 8005a34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f022 0201 	bic.w	r2, r2, #1
 8005a4e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	430a      	orrs	r2, r1
 8005a62:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 f84f 	bl	8005b08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2220      	movs	r2, #32
 8005a76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3710      	adds	r7, #16
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e02d      	b.n	8005b00 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2224      	movs	r2, #36	; 0x24
 8005ab0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f022 0201 	bic.w	r2, r2, #1
 8005aca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	683a      	ldr	r2, [r7, #0]
 8005adc:	430a      	orrs	r2, r1
 8005ade:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 f811 	bl	8005b08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b085      	sub	sp, #20
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d108      	bne.n	8005b2a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005b28:	e031      	b.n	8005b8e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005b2a:	2310      	movs	r3, #16
 8005b2c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005b2e:	2310      	movs	r3, #16
 8005b30:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	0e5b      	lsrs	r3, r3, #25
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	f003 0307 	and.w	r3, r3, #7
 8005b40:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	0f5b      	lsrs	r3, r3, #29
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	f003 0307 	and.w	r3, r3, #7
 8005b50:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b52:	7bbb      	ldrb	r3, [r7, #14]
 8005b54:	7b3a      	ldrb	r2, [r7, #12]
 8005b56:	4911      	ldr	r1, [pc, #68]	; (8005b9c <UARTEx_SetNbDataToProcess+0x94>)
 8005b58:	5c8a      	ldrb	r2, [r1, r2]
 8005b5a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005b5e:	7b3a      	ldrb	r2, [r7, #12]
 8005b60:	490f      	ldr	r1, [pc, #60]	; (8005ba0 <UARTEx_SetNbDataToProcess+0x98>)
 8005b62:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b64:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b70:	7bfb      	ldrb	r3, [r7, #15]
 8005b72:	7b7a      	ldrb	r2, [r7, #13]
 8005b74:	4909      	ldr	r1, [pc, #36]	; (8005b9c <UARTEx_SetNbDataToProcess+0x94>)
 8005b76:	5c8a      	ldrb	r2, [r1, r2]
 8005b78:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005b7c:	7b7a      	ldrb	r2, [r7, #13]
 8005b7e:	4908      	ldr	r1, [pc, #32]	; (8005ba0 <UARTEx_SetNbDataToProcess+0x98>)
 8005b80:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b82:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005b8e:	bf00      	nop
 8005b90:	3714      	adds	r7, #20
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
 8005b9a:	bf00      	nop
 8005b9c:	0800a354 	.word	0x0800a354
 8005ba0:	0800a35c 	.word	0x0800a35c

08005ba4 <__errno>:
 8005ba4:	4b01      	ldr	r3, [pc, #4]	; (8005bac <__errno+0x8>)
 8005ba6:	6818      	ldr	r0, [r3, #0]
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	24000010 	.word	0x24000010

08005bb0 <__libc_init_array>:
 8005bb0:	b570      	push	{r4, r5, r6, lr}
 8005bb2:	4d0d      	ldr	r5, [pc, #52]	; (8005be8 <__libc_init_array+0x38>)
 8005bb4:	4c0d      	ldr	r4, [pc, #52]	; (8005bec <__libc_init_array+0x3c>)
 8005bb6:	1b64      	subs	r4, r4, r5
 8005bb8:	10a4      	asrs	r4, r4, #2
 8005bba:	2600      	movs	r6, #0
 8005bbc:	42a6      	cmp	r6, r4
 8005bbe:	d109      	bne.n	8005bd4 <__libc_init_array+0x24>
 8005bc0:	4d0b      	ldr	r5, [pc, #44]	; (8005bf0 <__libc_init_array+0x40>)
 8005bc2:	4c0c      	ldr	r4, [pc, #48]	; (8005bf4 <__libc_init_array+0x44>)
 8005bc4:	f004 fba0 	bl	800a308 <_init>
 8005bc8:	1b64      	subs	r4, r4, r5
 8005bca:	10a4      	asrs	r4, r4, #2
 8005bcc:	2600      	movs	r6, #0
 8005bce:	42a6      	cmp	r6, r4
 8005bd0:	d105      	bne.n	8005bde <__libc_init_array+0x2e>
 8005bd2:	bd70      	pop	{r4, r5, r6, pc}
 8005bd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bd8:	4798      	blx	r3
 8005bda:	3601      	adds	r6, #1
 8005bdc:	e7ee      	b.n	8005bbc <__libc_init_array+0xc>
 8005bde:	f855 3b04 	ldr.w	r3, [r5], #4
 8005be2:	4798      	blx	r3
 8005be4:	3601      	adds	r6, #1
 8005be6:	e7f2      	b.n	8005bce <__libc_init_array+0x1e>
 8005be8:	0800a81c 	.word	0x0800a81c
 8005bec:	0800a81c 	.word	0x0800a81c
 8005bf0:	0800a81c 	.word	0x0800a81c
 8005bf4:	0800a820 	.word	0x0800a820

08005bf8 <memset>:
 8005bf8:	4402      	add	r2, r0
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d100      	bne.n	8005c02 <memset+0xa>
 8005c00:	4770      	bx	lr
 8005c02:	f803 1b01 	strb.w	r1, [r3], #1
 8005c06:	e7f9      	b.n	8005bfc <memset+0x4>

08005c08 <__cvt>:
 8005c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c0a:	ed2d 8b02 	vpush	{d8}
 8005c0e:	eeb0 8b40 	vmov.f64	d8, d0
 8005c12:	b085      	sub	sp, #20
 8005c14:	4617      	mov	r7, r2
 8005c16:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005c18:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005c1a:	ee18 2a90 	vmov	r2, s17
 8005c1e:	f025 0520 	bic.w	r5, r5, #32
 8005c22:	2a00      	cmp	r2, #0
 8005c24:	bfb6      	itet	lt
 8005c26:	222d      	movlt	r2, #45	; 0x2d
 8005c28:	2200      	movge	r2, #0
 8005c2a:	eeb1 8b40 	vneglt.f64	d8, d0
 8005c2e:	2d46      	cmp	r5, #70	; 0x46
 8005c30:	460c      	mov	r4, r1
 8005c32:	701a      	strb	r2, [r3, #0]
 8005c34:	d004      	beq.n	8005c40 <__cvt+0x38>
 8005c36:	2d45      	cmp	r5, #69	; 0x45
 8005c38:	d100      	bne.n	8005c3c <__cvt+0x34>
 8005c3a:	3401      	adds	r4, #1
 8005c3c:	2102      	movs	r1, #2
 8005c3e:	e000      	b.n	8005c42 <__cvt+0x3a>
 8005c40:	2103      	movs	r1, #3
 8005c42:	ab03      	add	r3, sp, #12
 8005c44:	9301      	str	r3, [sp, #4]
 8005c46:	ab02      	add	r3, sp, #8
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	4622      	mov	r2, r4
 8005c4c:	4633      	mov	r3, r6
 8005c4e:	eeb0 0b48 	vmov.f64	d0, d8
 8005c52:	f001 fd45 	bl	80076e0 <_dtoa_r>
 8005c56:	2d47      	cmp	r5, #71	; 0x47
 8005c58:	d101      	bne.n	8005c5e <__cvt+0x56>
 8005c5a:	07fb      	lsls	r3, r7, #31
 8005c5c:	d51a      	bpl.n	8005c94 <__cvt+0x8c>
 8005c5e:	2d46      	cmp	r5, #70	; 0x46
 8005c60:	eb00 0204 	add.w	r2, r0, r4
 8005c64:	d10c      	bne.n	8005c80 <__cvt+0x78>
 8005c66:	7803      	ldrb	r3, [r0, #0]
 8005c68:	2b30      	cmp	r3, #48	; 0x30
 8005c6a:	d107      	bne.n	8005c7c <__cvt+0x74>
 8005c6c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c74:	bf1c      	itt	ne
 8005c76:	f1c4 0401 	rsbne	r4, r4, #1
 8005c7a:	6034      	strne	r4, [r6, #0]
 8005c7c:	6833      	ldr	r3, [r6, #0]
 8005c7e:	441a      	add	r2, r3
 8005c80:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c88:	bf08      	it	eq
 8005c8a:	9203      	streq	r2, [sp, #12]
 8005c8c:	2130      	movs	r1, #48	; 0x30
 8005c8e:	9b03      	ldr	r3, [sp, #12]
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d307      	bcc.n	8005ca4 <__cvt+0x9c>
 8005c94:	9b03      	ldr	r3, [sp, #12]
 8005c96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c98:	1a1b      	subs	r3, r3, r0
 8005c9a:	6013      	str	r3, [r2, #0]
 8005c9c:	b005      	add	sp, #20
 8005c9e:	ecbd 8b02 	vpop	{d8}
 8005ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ca4:	1c5c      	adds	r4, r3, #1
 8005ca6:	9403      	str	r4, [sp, #12]
 8005ca8:	7019      	strb	r1, [r3, #0]
 8005caa:	e7f0      	b.n	8005c8e <__cvt+0x86>

08005cac <__exponent>:
 8005cac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2900      	cmp	r1, #0
 8005cb2:	bfb8      	it	lt
 8005cb4:	4249      	neglt	r1, r1
 8005cb6:	f803 2b02 	strb.w	r2, [r3], #2
 8005cba:	bfb4      	ite	lt
 8005cbc:	222d      	movlt	r2, #45	; 0x2d
 8005cbe:	222b      	movge	r2, #43	; 0x2b
 8005cc0:	2909      	cmp	r1, #9
 8005cc2:	7042      	strb	r2, [r0, #1]
 8005cc4:	dd2a      	ble.n	8005d1c <__exponent+0x70>
 8005cc6:	f10d 0407 	add.w	r4, sp, #7
 8005cca:	46a4      	mov	ip, r4
 8005ccc:	270a      	movs	r7, #10
 8005cce:	46a6      	mov	lr, r4
 8005cd0:	460a      	mov	r2, r1
 8005cd2:	fb91 f6f7 	sdiv	r6, r1, r7
 8005cd6:	fb07 1516 	mls	r5, r7, r6, r1
 8005cda:	3530      	adds	r5, #48	; 0x30
 8005cdc:	2a63      	cmp	r2, #99	; 0x63
 8005cde:	f104 34ff 	add.w	r4, r4, #4294967295
 8005ce2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005ce6:	4631      	mov	r1, r6
 8005ce8:	dcf1      	bgt.n	8005cce <__exponent+0x22>
 8005cea:	3130      	adds	r1, #48	; 0x30
 8005cec:	f1ae 0502 	sub.w	r5, lr, #2
 8005cf0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005cf4:	1c44      	adds	r4, r0, #1
 8005cf6:	4629      	mov	r1, r5
 8005cf8:	4561      	cmp	r1, ip
 8005cfa:	d30a      	bcc.n	8005d12 <__exponent+0x66>
 8005cfc:	f10d 0209 	add.w	r2, sp, #9
 8005d00:	eba2 020e 	sub.w	r2, r2, lr
 8005d04:	4565      	cmp	r5, ip
 8005d06:	bf88      	it	hi
 8005d08:	2200      	movhi	r2, #0
 8005d0a:	4413      	add	r3, r2
 8005d0c:	1a18      	subs	r0, r3, r0
 8005d0e:	b003      	add	sp, #12
 8005d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d16:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005d1a:	e7ed      	b.n	8005cf8 <__exponent+0x4c>
 8005d1c:	2330      	movs	r3, #48	; 0x30
 8005d1e:	3130      	adds	r1, #48	; 0x30
 8005d20:	7083      	strb	r3, [r0, #2]
 8005d22:	70c1      	strb	r1, [r0, #3]
 8005d24:	1d03      	adds	r3, r0, #4
 8005d26:	e7f1      	b.n	8005d0c <__exponent+0x60>

08005d28 <_printf_float>:
 8005d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d2c:	b08b      	sub	sp, #44	; 0x2c
 8005d2e:	460c      	mov	r4, r1
 8005d30:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005d34:	4616      	mov	r6, r2
 8005d36:	461f      	mov	r7, r3
 8005d38:	4605      	mov	r5, r0
 8005d3a:	f002 fea3 	bl	8008a84 <_localeconv_r>
 8005d3e:	f8d0 b000 	ldr.w	fp, [r0]
 8005d42:	4658      	mov	r0, fp
 8005d44:	f7fa facc 	bl	80002e0 <strlen>
 8005d48:	2300      	movs	r3, #0
 8005d4a:	9308      	str	r3, [sp, #32]
 8005d4c:	f8d8 3000 	ldr.w	r3, [r8]
 8005d50:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005d54:	6822      	ldr	r2, [r4, #0]
 8005d56:	3307      	adds	r3, #7
 8005d58:	f023 0307 	bic.w	r3, r3, #7
 8005d5c:	f103 0108 	add.w	r1, r3, #8
 8005d60:	f8c8 1000 	str.w	r1, [r8]
 8005d64:	4682      	mov	sl, r0
 8005d66:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005d6a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8005d6e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8005fd0 <_printf_float+0x2a8>
 8005d72:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8005d76:	eeb0 6bc0 	vabs.f64	d6, d0
 8005d7a:	eeb4 6b47 	vcmp.f64	d6, d7
 8005d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d82:	dd24      	ble.n	8005dce <_printf_float+0xa6>
 8005d84:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d8c:	d502      	bpl.n	8005d94 <_printf_float+0x6c>
 8005d8e:	232d      	movs	r3, #45	; 0x2d
 8005d90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d94:	4b90      	ldr	r3, [pc, #576]	; (8005fd8 <_printf_float+0x2b0>)
 8005d96:	4891      	ldr	r0, [pc, #580]	; (8005fdc <_printf_float+0x2b4>)
 8005d98:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005d9c:	bf94      	ite	ls
 8005d9e:	4698      	movls	r8, r3
 8005da0:	4680      	movhi	r8, r0
 8005da2:	2303      	movs	r3, #3
 8005da4:	6123      	str	r3, [r4, #16]
 8005da6:	f022 0204 	bic.w	r2, r2, #4
 8005daa:	2300      	movs	r3, #0
 8005dac:	6022      	str	r2, [r4, #0]
 8005dae:	9304      	str	r3, [sp, #16]
 8005db0:	9700      	str	r7, [sp, #0]
 8005db2:	4633      	mov	r3, r6
 8005db4:	aa09      	add	r2, sp, #36	; 0x24
 8005db6:	4621      	mov	r1, r4
 8005db8:	4628      	mov	r0, r5
 8005dba:	f000 f9d3 	bl	8006164 <_printf_common>
 8005dbe:	3001      	adds	r0, #1
 8005dc0:	f040 808a 	bne.w	8005ed8 <_printf_float+0x1b0>
 8005dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005dc8:	b00b      	add	sp, #44	; 0x2c
 8005dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dce:	eeb4 0b40 	vcmp.f64	d0, d0
 8005dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dd6:	d709      	bvc.n	8005dec <_printf_float+0xc4>
 8005dd8:	ee10 3a90 	vmov	r3, s1
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	bfbc      	itt	lt
 8005de0:	232d      	movlt	r3, #45	; 0x2d
 8005de2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005de6:	487e      	ldr	r0, [pc, #504]	; (8005fe0 <_printf_float+0x2b8>)
 8005de8:	4b7e      	ldr	r3, [pc, #504]	; (8005fe4 <_printf_float+0x2bc>)
 8005dea:	e7d5      	b.n	8005d98 <_printf_float+0x70>
 8005dec:	6863      	ldr	r3, [r4, #4]
 8005dee:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005df2:	9104      	str	r1, [sp, #16]
 8005df4:	1c59      	adds	r1, r3, #1
 8005df6:	d13c      	bne.n	8005e72 <_printf_float+0x14a>
 8005df8:	2306      	movs	r3, #6
 8005dfa:	6063      	str	r3, [r4, #4]
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	9303      	str	r3, [sp, #12]
 8005e00:	ab08      	add	r3, sp, #32
 8005e02:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005e06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e0a:	ab07      	add	r3, sp, #28
 8005e0c:	6861      	ldr	r1, [r4, #4]
 8005e0e:	9300      	str	r3, [sp, #0]
 8005e10:	6022      	str	r2, [r4, #0]
 8005e12:	f10d 031b 	add.w	r3, sp, #27
 8005e16:	4628      	mov	r0, r5
 8005e18:	f7ff fef6 	bl	8005c08 <__cvt>
 8005e1c:	9b04      	ldr	r3, [sp, #16]
 8005e1e:	9907      	ldr	r1, [sp, #28]
 8005e20:	2b47      	cmp	r3, #71	; 0x47
 8005e22:	4680      	mov	r8, r0
 8005e24:	d108      	bne.n	8005e38 <_printf_float+0x110>
 8005e26:	1cc8      	adds	r0, r1, #3
 8005e28:	db02      	blt.n	8005e30 <_printf_float+0x108>
 8005e2a:	6863      	ldr	r3, [r4, #4]
 8005e2c:	4299      	cmp	r1, r3
 8005e2e:	dd41      	ble.n	8005eb4 <_printf_float+0x18c>
 8005e30:	f1a9 0902 	sub.w	r9, r9, #2
 8005e34:	fa5f f989 	uxtb.w	r9, r9
 8005e38:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005e3c:	d820      	bhi.n	8005e80 <_printf_float+0x158>
 8005e3e:	3901      	subs	r1, #1
 8005e40:	464a      	mov	r2, r9
 8005e42:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005e46:	9107      	str	r1, [sp, #28]
 8005e48:	f7ff ff30 	bl	8005cac <__exponent>
 8005e4c:	9a08      	ldr	r2, [sp, #32]
 8005e4e:	9004      	str	r0, [sp, #16]
 8005e50:	1813      	adds	r3, r2, r0
 8005e52:	2a01      	cmp	r2, #1
 8005e54:	6123      	str	r3, [r4, #16]
 8005e56:	dc02      	bgt.n	8005e5e <_printf_float+0x136>
 8005e58:	6822      	ldr	r2, [r4, #0]
 8005e5a:	07d2      	lsls	r2, r2, #31
 8005e5c:	d501      	bpl.n	8005e62 <_printf_float+0x13a>
 8005e5e:	3301      	adds	r3, #1
 8005e60:	6123      	str	r3, [r4, #16]
 8005e62:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d0a2      	beq.n	8005db0 <_printf_float+0x88>
 8005e6a:	232d      	movs	r3, #45	; 0x2d
 8005e6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e70:	e79e      	b.n	8005db0 <_printf_float+0x88>
 8005e72:	9904      	ldr	r1, [sp, #16]
 8005e74:	2947      	cmp	r1, #71	; 0x47
 8005e76:	d1c1      	bne.n	8005dfc <_printf_float+0xd4>
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1bf      	bne.n	8005dfc <_printf_float+0xd4>
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e7bc      	b.n	8005dfa <_printf_float+0xd2>
 8005e80:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005e84:	d118      	bne.n	8005eb8 <_printf_float+0x190>
 8005e86:	2900      	cmp	r1, #0
 8005e88:	6863      	ldr	r3, [r4, #4]
 8005e8a:	dd0b      	ble.n	8005ea4 <_printf_float+0x17c>
 8005e8c:	6121      	str	r1, [r4, #16]
 8005e8e:	b913      	cbnz	r3, 8005e96 <_printf_float+0x16e>
 8005e90:	6822      	ldr	r2, [r4, #0]
 8005e92:	07d0      	lsls	r0, r2, #31
 8005e94:	d502      	bpl.n	8005e9c <_printf_float+0x174>
 8005e96:	3301      	adds	r3, #1
 8005e98:	440b      	add	r3, r1
 8005e9a:	6123      	str	r3, [r4, #16]
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ea0:	9304      	str	r3, [sp, #16]
 8005ea2:	e7de      	b.n	8005e62 <_printf_float+0x13a>
 8005ea4:	b913      	cbnz	r3, 8005eac <_printf_float+0x184>
 8005ea6:	6822      	ldr	r2, [r4, #0]
 8005ea8:	07d2      	lsls	r2, r2, #31
 8005eaa:	d501      	bpl.n	8005eb0 <_printf_float+0x188>
 8005eac:	3302      	adds	r3, #2
 8005eae:	e7f4      	b.n	8005e9a <_printf_float+0x172>
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e7f2      	b.n	8005e9a <_printf_float+0x172>
 8005eb4:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005eb8:	9b08      	ldr	r3, [sp, #32]
 8005eba:	4299      	cmp	r1, r3
 8005ebc:	db05      	blt.n	8005eca <_printf_float+0x1a2>
 8005ebe:	6823      	ldr	r3, [r4, #0]
 8005ec0:	6121      	str	r1, [r4, #16]
 8005ec2:	07d8      	lsls	r0, r3, #31
 8005ec4:	d5ea      	bpl.n	8005e9c <_printf_float+0x174>
 8005ec6:	1c4b      	adds	r3, r1, #1
 8005ec8:	e7e7      	b.n	8005e9a <_printf_float+0x172>
 8005eca:	2900      	cmp	r1, #0
 8005ecc:	bfd4      	ite	le
 8005ece:	f1c1 0202 	rsble	r2, r1, #2
 8005ed2:	2201      	movgt	r2, #1
 8005ed4:	4413      	add	r3, r2
 8005ed6:	e7e0      	b.n	8005e9a <_printf_float+0x172>
 8005ed8:	6823      	ldr	r3, [r4, #0]
 8005eda:	055a      	lsls	r2, r3, #21
 8005edc:	d407      	bmi.n	8005eee <_printf_float+0x1c6>
 8005ede:	6923      	ldr	r3, [r4, #16]
 8005ee0:	4642      	mov	r2, r8
 8005ee2:	4631      	mov	r1, r6
 8005ee4:	4628      	mov	r0, r5
 8005ee6:	47b8      	blx	r7
 8005ee8:	3001      	adds	r0, #1
 8005eea:	d12a      	bne.n	8005f42 <_printf_float+0x21a>
 8005eec:	e76a      	b.n	8005dc4 <_printf_float+0x9c>
 8005eee:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005ef2:	f240 80e2 	bls.w	80060ba <_printf_float+0x392>
 8005ef6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005efa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f02:	d133      	bne.n	8005f6c <_printf_float+0x244>
 8005f04:	4a38      	ldr	r2, [pc, #224]	; (8005fe8 <_printf_float+0x2c0>)
 8005f06:	2301      	movs	r3, #1
 8005f08:	4631      	mov	r1, r6
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	47b8      	blx	r7
 8005f0e:	3001      	adds	r0, #1
 8005f10:	f43f af58 	beq.w	8005dc4 <_printf_float+0x9c>
 8005f14:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	db02      	blt.n	8005f22 <_printf_float+0x1fa>
 8005f1c:	6823      	ldr	r3, [r4, #0]
 8005f1e:	07d8      	lsls	r0, r3, #31
 8005f20:	d50f      	bpl.n	8005f42 <_printf_float+0x21a>
 8005f22:	4653      	mov	r3, sl
 8005f24:	465a      	mov	r2, fp
 8005f26:	4631      	mov	r1, r6
 8005f28:	4628      	mov	r0, r5
 8005f2a:	47b8      	blx	r7
 8005f2c:	3001      	adds	r0, #1
 8005f2e:	f43f af49 	beq.w	8005dc4 <_printf_float+0x9c>
 8005f32:	f04f 0800 	mov.w	r8, #0
 8005f36:	f104 091a 	add.w	r9, r4, #26
 8005f3a:	9b08      	ldr	r3, [sp, #32]
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	4543      	cmp	r3, r8
 8005f40:	dc09      	bgt.n	8005f56 <_printf_float+0x22e>
 8005f42:	6823      	ldr	r3, [r4, #0]
 8005f44:	079b      	lsls	r3, r3, #30
 8005f46:	f100 8108 	bmi.w	800615a <_printf_float+0x432>
 8005f4a:	68e0      	ldr	r0, [r4, #12]
 8005f4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f4e:	4298      	cmp	r0, r3
 8005f50:	bfb8      	it	lt
 8005f52:	4618      	movlt	r0, r3
 8005f54:	e738      	b.n	8005dc8 <_printf_float+0xa0>
 8005f56:	2301      	movs	r3, #1
 8005f58:	464a      	mov	r2, r9
 8005f5a:	4631      	mov	r1, r6
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	47b8      	blx	r7
 8005f60:	3001      	adds	r0, #1
 8005f62:	f43f af2f 	beq.w	8005dc4 <_printf_float+0x9c>
 8005f66:	f108 0801 	add.w	r8, r8, #1
 8005f6a:	e7e6      	b.n	8005f3a <_printf_float+0x212>
 8005f6c:	9b07      	ldr	r3, [sp, #28]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	dc3c      	bgt.n	8005fec <_printf_float+0x2c4>
 8005f72:	4a1d      	ldr	r2, [pc, #116]	; (8005fe8 <_printf_float+0x2c0>)
 8005f74:	2301      	movs	r3, #1
 8005f76:	4631      	mov	r1, r6
 8005f78:	4628      	mov	r0, r5
 8005f7a:	47b8      	blx	r7
 8005f7c:	3001      	adds	r0, #1
 8005f7e:	f43f af21 	beq.w	8005dc4 <_printf_float+0x9c>
 8005f82:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	d102      	bne.n	8005f90 <_printf_float+0x268>
 8005f8a:	6823      	ldr	r3, [r4, #0]
 8005f8c:	07d9      	lsls	r1, r3, #31
 8005f8e:	d5d8      	bpl.n	8005f42 <_printf_float+0x21a>
 8005f90:	4653      	mov	r3, sl
 8005f92:	465a      	mov	r2, fp
 8005f94:	4631      	mov	r1, r6
 8005f96:	4628      	mov	r0, r5
 8005f98:	47b8      	blx	r7
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	f43f af12 	beq.w	8005dc4 <_printf_float+0x9c>
 8005fa0:	f04f 0900 	mov.w	r9, #0
 8005fa4:	f104 0a1a 	add.w	sl, r4, #26
 8005fa8:	9b07      	ldr	r3, [sp, #28]
 8005faa:	425b      	negs	r3, r3
 8005fac:	454b      	cmp	r3, r9
 8005fae:	dc01      	bgt.n	8005fb4 <_printf_float+0x28c>
 8005fb0:	9b08      	ldr	r3, [sp, #32]
 8005fb2:	e795      	b.n	8005ee0 <_printf_float+0x1b8>
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	4652      	mov	r2, sl
 8005fb8:	4631      	mov	r1, r6
 8005fba:	4628      	mov	r0, r5
 8005fbc:	47b8      	blx	r7
 8005fbe:	3001      	adds	r0, #1
 8005fc0:	f43f af00 	beq.w	8005dc4 <_printf_float+0x9c>
 8005fc4:	f109 0901 	add.w	r9, r9, #1
 8005fc8:	e7ee      	b.n	8005fa8 <_printf_float+0x280>
 8005fca:	bf00      	nop
 8005fcc:	f3af 8000 	nop.w
 8005fd0:	ffffffff 	.word	0xffffffff
 8005fd4:	7fefffff 	.word	0x7fefffff
 8005fd8:	0800a368 	.word	0x0800a368
 8005fdc:	0800a36c 	.word	0x0800a36c
 8005fe0:	0800a374 	.word	0x0800a374
 8005fe4:	0800a370 	.word	0x0800a370
 8005fe8:	0800a378 	.word	0x0800a378
 8005fec:	9a08      	ldr	r2, [sp, #32]
 8005fee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	bfa8      	it	ge
 8005ff4:	461a      	movge	r2, r3
 8005ff6:	2a00      	cmp	r2, #0
 8005ff8:	4691      	mov	r9, r2
 8005ffa:	dc38      	bgt.n	800606e <_printf_float+0x346>
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	9305      	str	r3, [sp, #20]
 8006000:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006004:	f104 021a 	add.w	r2, r4, #26
 8006008:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800600a:	9905      	ldr	r1, [sp, #20]
 800600c:	9304      	str	r3, [sp, #16]
 800600e:	eba3 0309 	sub.w	r3, r3, r9
 8006012:	428b      	cmp	r3, r1
 8006014:	dc33      	bgt.n	800607e <_printf_float+0x356>
 8006016:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800601a:	429a      	cmp	r2, r3
 800601c:	db3c      	blt.n	8006098 <_printf_float+0x370>
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	07da      	lsls	r2, r3, #31
 8006022:	d439      	bmi.n	8006098 <_printf_float+0x370>
 8006024:	9b08      	ldr	r3, [sp, #32]
 8006026:	9a04      	ldr	r2, [sp, #16]
 8006028:	9907      	ldr	r1, [sp, #28]
 800602a:	1a9a      	subs	r2, r3, r2
 800602c:	eba3 0901 	sub.w	r9, r3, r1
 8006030:	4591      	cmp	r9, r2
 8006032:	bfa8      	it	ge
 8006034:	4691      	movge	r9, r2
 8006036:	f1b9 0f00 	cmp.w	r9, #0
 800603a:	dc35      	bgt.n	80060a8 <_printf_float+0x380>
 800603c:	f04f 0800 	mov.w	r8, #0
 8006040:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006044:	f104 0a1a 	add.w	sl, r4, #26
 8006048:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800604c:	1a9b      	subs	r3, r3, r2
 800604e:	eba3 0309 	sub.w	r3, r3, r9
 8006052:	4543      	cmp	r3, r8
 8006054:	f77f af75 	ble.w	8005f42 <_printf_float+0x21a>
 8006058:	2301      	movs	r3, #1
 800605a:	4652      	mov	r2, sl
 800605c:	4631      	mov	r1, r6
 800605e:	4628      	mov	r0, r5
 8006060:	47b8      	blx	r7
 8006062:	3001      	adds	r0, #1
 8006064:	f43f aeae 	beq.w	8005dc4 <_printf_float+0x9c>
 8006068:	f108 0801 	add.w	r8, r8, #1
 800606c:	e7ec      	b.n	8006048 <_printf_float+0x320>
 800606e:	4613      	mov	r3, r2
 8006070:	4631      	mov	r1, r6
 8006072:	4642      	mov	r2, r8
 8006074:	4628      	mov	r0, r5
 8006076:	47b8      	blx	r7
 8006078:	3001      	adds	r0, #1
 800607a:	d1bf      	bne.n	8005ffc <_printf_float+0x2d4>
 800607c:	e6a2      	b.n	8005dc4 <_printf_float+0x9c>
 800607e:	2301      	movs	r3, #1
 8006080:	4631      	mov	r1, r6
 8006082:	4628      	mov	r0, r5
 8006084:	9204      	str	r2, [sp, #16]
 8006086:	47b8      	blx	r7
 8006088:	3001      	adds	r0, #1
 800608a:	f43f ae9b 	beq.w	8005dc4 <_printf_float+0x9c>
 800608e:	9b05      	ldr	r3, [sp, #20]
 8006090:	9a04      	ldr	r2, [sp, #16]
 8006092:	3301      	adds	r3, #1
 8006094:	9305      	str	r3, [sp, #20]
 8006096:	e7b7      	b.n	8006008 <_printf_float+0x2e0>
 8006098:	4653      	mov	r3, sl
 800609a:	465a      	mov	r2, fp
 800609c:	4631      	mov	r1, r6
 800609e:	4628      	mov	r0, r5
 80060a0:	47b8      	blx	r7
 80060a2:	3001      	adds	r0, #1
 80060a4:	d1be      	bne.n	8006024 <_printf_float+0x2fc>
 80060a6:	e68d      	b.n	8005dc4 <_printf_float+0x9c>
 80060a8:	9a04      	ldr	r2, [sp, #16]
 80060aa:	464b      	mov	r3, r9
 80060ac:	4442      	add	r2, r8
 80060ae:	4631      	mov	r1, r6
 80060b0:	4628      	mov	r0, r5
 80060b2:	47b8      	blx	r7
 80060b4:	3001      	adds	r0, #1
 80060b6:	d1c1      	bne.n	800603c <_printf_float+0x314>
 80060b8:	e684      	b.n	8005dc4 <_printf_float+0x9c>
 80060ba:	9a08      	ldr	r2, [sp, #32]
 80060bc:	2a01      	cmp	r2, #1
 80060be:	dc01      	bgt.n	80060c4 <_printf_float+0x39c>
 80060c0:	07db      	lsls	r3, r3, #31
 80060c2:	d537      	bpl.n	8006134 <_printf_float+0x40c>
 80060c4:	2301      	movs	r3, #1
 80060c6:	4642      	mov	r2, r8
 80060c8:	4631      	mov	r1, r6
 80060ca:	4628      	mov	r0, r5
 80060cc:	47b8      	blx	r7
 80060ce:	3001      	adds	r0, #1
 80060d0:	f43f ae78 	beq.w	8005dc4 <_printf_float+0x9c>
 80060d4:	4653      	mov	r3, sl
 80060d6:	465a      	mov	r2, fp
 80060d8:	4631      	mov	r1, r6
 80060da:	4628      	mov	r0, r5
 80060dc:	47b8      	blx	r7
 80060de:	3001      	adds	r0, #1
 80060e0:	f43f ae70 	beq.w	8005dc4 <_printf_float+0x9c>
 80060e4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80060e8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80060ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060f0:	d01b      	beq.n	800612a <_printf_float+0x402>
 80060f2:	9b08      	ldr	r3, [sp, #32]
 80060f4:	f108 0201 	add.w	r2, r8, #1
 80060f8:	3b01      	subs	r3, #1
 80060fa:	4631      	mov	r1, r6
 80060fc:	4628      	mov	r0, r5
 80060fe:	47b8      	blx	r7
 8006100:	3001      	adds	r0, #1
 8006102:	d10e      	bne.n	8006122 <_printf_float+0x3fa>
 8006104:	e65e      	b.n	8005dc4 <_printf_float+0x9c>
 8006106:	2301      	movs	r3, #1
 8006108:	464a      	mov	r2, r9
 800610a:	4631      	mov	r1, r6
 800610c:	4628      	mov	r0, r5
 800610e:	47b8      	blx	r7
 8006110:	3001      	adds	r0, #1
 8006112:	f43f ae57 	beq.w	8005dc4 <_printf_float+0x9c>
 8006116:	f108 0801 	add.w	r8, r8, #1
 800611a:	9b08      	ldr	r3, [sp, #32]
 800611c:	3b01      	subs	r3, #1
 800611e:	4543      	cmp	r3, r8
 8006120:	dcf1      	bgt.n	8006106 <_printf_float+0x3de>
 8006122:	9b04      	ldr	r3, [sp, #16]
 8006124:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006128:	e6db      	b.n	8005ee2 <_printf_float+0x1ba>
 800612a:	f04f 0800 	mov.w	r8, #0
 800612e:	f104 091a 	add.w	r9, r4, #26
 8006132:	e7f2      	b.n	800611a <_printf_float+0x3f2>
 8006134:	2301      	movs	r3, #1
 8006136:	4642      	mov	r2, r8
 8006138:	e7df      	b.n	80060fa <_printf_float+0x3d2>
 800613a:	2301      	movs	r3, #1
 800613c:	464a      	mov	r2, r9
 800613e:	4631      	mov	r1, r6
 8006140:	4628      	mov	r0, r5
 8006142:	47b8      	blx	r7
 8006144:	3001      	adds	r0, #1
 8006146:	f43f ae3d 	beq.w	8005dc4 <_printf_float+0x9c>
 800614a:	f108 0801 	add.w	r8, r8, #1
 800614e:	68e3      	ldr	r3, [r4, #12]
 8006150:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006152:	1a5b      	subs	r3, r3, r1
 8006154:	4543      	cmp	r3, r8
 8006156:	dcf0      	bgt.n	800613a <_printf_float+0x412>
 8006158:	e6f7      	b.n	8005f4a <_printf_float+0x222>
 800615a:	f04f 0800 	mov.w	r8, #0
 800615e:	f104 0919 	add.w	r9, r4, #25
 8006162:	e7f4      	b.n	800614e <_printf_float+0x426>

08006164 <_printf_common>:
 8006164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006168:	4616      	mov	r6, r2
 800616a:	4699      	mov	r9, r3
 800616c:	688a      	ldr	r2, [r1, #8]
 800616e:	690b      	ldr	r3, [r1, #16]
 8006170:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006174:	4293      	cmp	r3, r2
 8006176:	bfb8      	it	lt
 8006178:	4613      	movlt	r3, r2
 800617a:	6033      	str	r3, [r6, #0]
 800617c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006180:	4607      	mov	r7, r0
 8006182:	460c      	mov	r4, r1
 8006184:	b10a      	cbz	r2, 800618a <_printf_common+0x26>
 8006186:	3301      	adds	r3, #1
 8006188:	6033      	str	r3, [r6, #0]
 800618a:	6823      	ldr	r3, [r4, #0]
 800618c:	0699      	lsls	r1, r3, #26
 800618e:	bf42      	ittt	mi
 8006190:	6833      	ldrmi	r3, [r6, #0]
 8006192:	3302      	addmi	r3, #2
 8006194:	6033      	strmi	r3, [r6, #0]
 8006196:	6825      	ldr	r5, [r4, #0]
 8006198:	f015 0506 	ands.w	r5, r5, #6
 800619c:	d106      	bne.n	80061ac <_printf_common+0x48>
 800619e:	f104 0a19 	add.w	sl, r4, #25
 80061a2:	68e3      	ldr	r3, [r4, #12]
 80061a4:	6832      	ldr	r2, [r6, #0]
 80061a6:	1a9b      	subs	r3, r3, r2
 80061a8:	42ab      	cmp	r3, r5
 80061aa:	dc26      	bgt.n	80061fa <_printf_common+0x96>
 80061ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061b0:	1e13      	subs	r3, r2, #0
 80061b2:	6822      	ldr	r2, [r4, #0]
 80061b4:	bf18      	it	ne
 80061b6:	2301      	movne	r3, #1
 80061b8:	0692      	lsls	r2, r2, #26
 80061ba:	d42b      	bmi.n	8006214 <_printf_common+0xb0>
 80061bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061c0:	4649      	mov	r1, r9
 80061c2:	4638      	mov	r0, r7
 80061c4:	47c0      	blx	r8
 80061c6:	3001      	adds	r0, #1
 80061c8:	d01e      	beq.n	8006208 <_printf_common+0xa4>
 80061ca:	6823      	ldr	r3, [r4, #0]
 80061cc:	68e5      	ldr	r5, [r4, #12]
 80061ce:	6832      	ldr	r2, [r6, #0]
 80061d0:	f003 0306 	and.w	r3, r3, #6
 80061d4:	2b04      	cmp	r3, #4
 80061d6:	bf08      	it	eq
 80061d8:	1aad      	subeq	r5, r5, r2
 80061da:	68a3      	ldr	r3, [r4, #8]
 80061dc:	6922      	ldr	r2, [r4, #16]
 80061de:	bf0c      	ite	eq
 80061e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061e4:	2500      	movne	r5, #0
 80061e6:	4293      	cmp	r3, r2
 80061e8:	bfc4      	itt	gt
 80061ea:	1a9b      	subgt	r3, r3, r2
 80061ec:	18ed      	addgt	r5, r5, r3
 80061ee:	2600      	movs	r6, #0
 80061f0:	341a      	adds	r4, #26
 80061f2:	42b5      	cmp	r5, r6
 80061f4:	d11a      	bne.n	800622c <_printf_common+0xc8>
 80061f6:	2000      	movs	r0, #0
 80061f8:	e008      	b.n	800620c <_printf_common+0xa8>
 80061fa:	2301      	movs	r3, #1
 80061fc:	4652      	mov	r2, sl
 80061fe:	4649      	mov	r1, r9
 8006200:	4638      	mov	r0, r7
 8006202:	47c0      	blx	r8
 8006204:	3001      	adds	r0, #1
 8006206:	d103      	bne.n	8006210 <_printf_common+0xac>
 8006208:	f04f 30ff 	mov.w	r0, #4294967295
 800620c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006210:	3501      	adds	r5, #1
 8006212:	e7c6      	b.n	80061a2 <_printf_common+0x3e>
 8006214:	18e1      	adds	r1, r4, r3
 8006216:	1c5a      	adds	r2, r3, #1
 8006218:	2030      	movs	r0, #48	; 0x30
 800621a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800621e:	4422      	add	r2, r4
 8006220:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006224:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006228:	3302      	adds	r3, #2
 800622a:	e7c7      	b.n	80061bc <_printf_common+0x58>
 800622c:	2301      	movs	r3, #1
 800622e:	4622      	mov	r2, r4
 8006230:	4649      	mov	r1, r9
 8006232:	4638      	mov	r0, r7
 8006234:	47c0      	blx	r8
 8006236:	3001      	adds	r0, #1
 8006238:	d0e6      	beq.n	8006208 <_printf_common+0xa4>
 800623a:	3601      	adds	r6, #1
 800623c:	e7d9      	b.n	80061f2 <_printf_common+0x8e>
	...

08006240 <_printf_i>:
 8006240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006244:	7e0f      	ldrb	r7, [r1, #24]
 8006246:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006248:	2f78      	cmp	r7, #120	; 0x78
 800624a:	4691      	mov	r9, r2
 800624c:	4680      	mov	r8, r0
 800624e:	460c      	mov	r4, r1
 8006250:	469a      	mov	sl, r3
 8006252:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006256:	d807      	bhi.n	8006268 <_printf_i+0x28>
 8006258:	2f62      	cmp	r7, #98	; 0x62
 800625a:	d80a      	bhi.n	8006272 <_printf_i+0x32>
 800625c:	2f00      	cmp	r7, #0
 800625e:	f000 80d8 	beq.w	8006412 <_printf_i+0x1d2>
 8006262:	2f58      	cmp	r7, #88	; 0x58
 8006264:	f000 80a3 	beq.w	80063ae <_printf_i+0x16e>
 8006268:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800626c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006270:	e03a      	b.n	80062e8 <_printf_i+0xa8>
 8006272:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006276:	2b15      	cmp	r3, #21
 8006278:	d8f6      	bhi.n	8006268 <_printf_i+0x28>
 800627a:	a101      	add	r1, pc, #4	; (adr r1, 8006280 <_printf_i+0x40>)
 800627c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006280:	080062d9 	.word	0x080062d9
 8006284:	080062ed 	.word	0x080062ed
 8006288:	08006269 	.word	0x08006269
 800628c:	08006269 	.word	0x08006269
 8006290:	08006269 	.word	0x08006269
 8006294:	08006269 	.word	0x08006269
 8006298:	080062ed 	.word	0x080062ed
 800629c:	08006269 	.word	0x08006269
 80062a0:	08006269 	.word	0x08006269
 80062a4:	08006269 	.word	0x08006269
 80062a8:	08006269 	.word	0x08006269
 80062ac:	080063f9 	.word	0x080063f9
 80062b0:	0800631d 	.word	0x0800631d
 80062b4:	080063db 	.word	0x080063db
 80062b8:	08006269 	.word	0x08006269
 80062bc:	08006269 	.word	0x08006269
 80062c0:	0800641b 	.word	0x0800641b
 80062c4:	08006269 	.word	0x08006269
 80062c8:	0800631d 	.word	0x0800631d
 80062cc:	08006269 	.word	0x08006269
 80062d0:	08006269 	.word	0x08006269
 80062d4:	080063e3 	.word	0x080063e3
 80062d8:	682b      	ldr	r3, [r5, #0]
 80062da:	1d1a      	adds	r2, r3, #4
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	602a      	str	r2, [r5, #0]
 80062e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80062e8:	2301      	movs	r3, #1
 80062ea:	e0a3      	b.n	8006434 <_printf_i+0x1f4>
 80062ec:	6820      	ldr	r0, [r4, #0]
 80062ee:	6829      	ldr	r1, [r5, #0]
 80062f0:	0606      	lsls	r6, r0, #24
 80062f2:	f101 0304 	add.w	r3, r1, #4
 80062f6:	d50a      	bpl.n	800630e <_printf_i+0xce>
 80062f8:	680e      	ldr	r6, [r1, #0]
 80062fa:	602b      	str	r3, [r5, #0]
 80062fc:	2e00      	cmp	r6, #0
 80062fe:	da03      	bge.n	8006308 <_printf_i+0xc8>
 8006300:	232d      	movs	r3, #45	; 0x2d
 8006302:	4276      	negs	r6, r6
 8006304:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006308:	485e      	ldr	r0, [pc, #376]	; (8006484 <_printf_i+0x244>)
 800630a:	230a      	movs	r3, #10
 800630c:	e019      	b.n	8006342 <_printf_i+0x102>
 800630e:	680e      	ldr	r6, [r1, #0]
 8006310:	602b      	str	r3, [r5, #0]
 8006312:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006316:	bf18      	it	ne
 8006318:	b236      	sxthne	r6, r6
 800631a:	e7ef      	b.n	80062fc <_printf_i+0xbc>
 800631c:	682b      	ldr	r3, [r5, #0]
 800631e:	6820      	ldr	r0, [r4, #0]
 8006320:	1d19      	adds	r1, r3, #4
 8006322:	6029      	str	r1, [r5, #0]
 8006324:	0601      	lsls	r1, r0, #24
 8006326:	d501      	bpl.n	800632c <_printf_i+0xec>
 8006328:	681e      	ldr	r6, [r3, #0]
 800632a:	e002      	b.n	8006332 <_printf_i+0xf2>
 800632c:	0646      	lsls	r6, r0, #25
 800632e:	d5fb      	bpl.n	8006328 <_printf_i+0xe8>
 8006330:	881e      	ldrh	r6, [r3, #0]
 8006332:	4854      	ldr	r0, [pc, #336]	; (8006484 <_printf_i+0x244>)
 8006334:	2f6f      	cmp	r7, #111	; 0x6f
 8006336:	bf0c      	ite	eq
 8006338:	2308      	moveq	r3, #8
 800633a:	230a      	movne	r3, #10
 800633c:	2100      	movs	r1, #0
 800633e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006342:	6865      	ldr	r5, [r4, #4]
 8006344:	60a5      	str	r5, [r4, #8]
 8006346:	2d00      	cmp	r5, #0
 8006348:	bfa2      	ittt	ge
 800634a:	6821      	ldrge	r1, [r4, #0]
 800634c:	f021 0104 	bicge.w	r1, r1, #4
 8006350:	6021      	strge	r1, [r4, #0]
 8006352:	b90e      	cbnz	r6, 8006358 <_printf_i+0x118>
 8006354:	2d00      	cmp	r5, #0
 8006356:	d04d      	beq.n	80063f4 <_printf_i+0x1b4>
 8006358:	4615      	mov	r5, r2
 800635a:	fbb6 f1f3 	udiv	r1, r6, r3
 800635e:	fb03 6711 	mls	r7, r3, r1, r6
 8006362:	5dc7      	ldrb	r7, [r0, r7]
 8006364:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006368:	4637      	mov	r7, r6
 800636a:	42bb      	cmp	r3, r7
 800636c:	460e      	mov	r6, r1
 800636e:	d9f4      	bls.n	800635a <_printf_i+0x11a>
 8006370:	2b08      	cmp	r3, #8
 8006372:	d10b      	bne.n	800638c <_printf_i+0x14c>
 8006374:	6823      	ldr	r3, [r4, #0]
 8006376:	07de      	lsls	r6, r3, #31
 8006378:	d508      	bpl.n	800638c <_printf_i+0x14c>
 800637a:	6923      	ldr	r3, [r4, #16]
 800637c:	6861      	ldr	r1, [r4, #4]
 800637e:	4299      	cmp	r1, r3
 8006380:	bfde      	ittt	le
 8006382:	2330      	movle	r3, #48	; 0x30
 8006384:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006388:	f105 35ff 	addle.w	r5, r5, #4294967295
 800638c:	1b52      	subs	r2, r2, r5
 800638e:	6122      	str	r2, [r4, #16]
 8006390:	f8cd a000 	str.w	sl, [sp]
 8006394:	464b      	mov	r3, r9
 8006396:	aa03      	add	r2, sp, #12
 8006398:	4621      	mov	r1, r4
 800639a:	4640      	mov	r0, r8
 800639c:	f7ff fee2 	bl	8006164 <_printf_common>
 80063a0:	3001      	adds	r0, #1
 80063a2:	d14c      	bne.n	800643e <_printf_i+0x1fe>
 80063a4:	f04f 30ff 	mov.w	r0, #4294967295
 80063a8:	b004      	add	sp, #16
 80063aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063ae:	4835      	ldr	r0, [pc, #212]	; (8006484 <_printf_i+0x244>)
 80063b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80063b4:	6829      	ldr	r1, [r5, #0]
 80063b6:	6823      	ldr	r3, [r4, #0]
 80063b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80063bc:	6029      	str	r1, [r5, #0]
 80063be:	061d      	lsls	r5, r3, #24
 80063c0:	d514      	bpl.n	80063ec <_printf_i+0x1ac>
 80063c2:	07df      	lsls	r7, r3, #31
 80063c4:	bf44      	itt	mi
 80063c6:	f043 0320 	orrmi.w	r3, r3, #32
 80063ca:	6023      	strmi	r3, [r4, #0]
 80063cc:	b91e      	cbnz	r6, 80063d6 <_printf_i+0x196>
 80063ce:	6823      	ldr	r3, [r4, #0]
 80063d0:	f023 0320 	bic.w	r3, r3, #32
 80063d4:	6023      	str	r3, [r4, #0]
 80063d6:	2310      	movs	r3, #16
 80063d8:	e7b0      	b.n	800633c <_printf_i+0xfc>
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	f043 0320 	orr.w	r3, r3, #32
 80063e0:	6023      	str	r3, [r4, #0]
 80063e2:	2378      	movs	r3, #120	; 0x78
 80063e4:	4828      	ldr	r0, [pc, #160]	; (8006488 <_printf_i+0x248>)
 80063e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80063ea:	e7e3      	b.n	80063b4 <_printf_i+0x174>
 80063ec:	0659      	lsls	r1, r3, #25
 80063ee:	bf48      	it	mi
 80063f0:	b2b6      	uxthmi	r6, r6
 80063f2:	e7e6      	b.n	80063c2 <_printf_i+0x182>
 80063f4:	4615      	mov	r5, r2
 80063f6:	e7bb      	b.n	8006370 <_printf_i+0x130>
 80063f8:	682b      	ldr	r3, [r5, #0]
 80063fa:	6826      	ldr	r6, [r4, #0]
 80063fc:	6961      	ldr	r1, [r4, #20]
 80063fe:	1d18      	adds	r0, r3, #4
 8006400:	6028      	str	r0, [r5, #0]
 8006402:	0635      	lsls	r5, r6, #24
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	d501      	bpl.n	800640c <_printf_i+0x1cc>
 8006408:	6019      	str	r1, [r3, #0]
 800640a:	e002      	b.n	8006412 <_printf_i+0x1d2>
 800640c:	0670      	lsls	r0, r6, #25
 800640e:	d5fb      	bpl.n	8006408 <_printf_i+0x1c8>
 8006410:	8019      	strh	r1, [r3, #0]
 8006412:	2300      	movs	r3, #0
 8006414:	6123      	str	r3, [r4, #16]
 8006416:	4615      	mov	r5, r2
 8006418:	e7ba      	b.n	8006390 <_printf_i+0x150>
 800641a:	682b      	ldr	r3, [r5, #0]
 800641c:	1d1a      	adds	r2, r3, #4
 800641e:	602a      	str	r2, [r5, #0]
 8006420:	681d      	ldr	r5, [r3, #0]
 8006422:	6862      	ldr	r2, [r4, #4]
 8006424:	2100      	movs	r1, #0
 8006426:	4628      	mov	r0, r5
 8006428:	f7f9 ff62 	bl	80002f0 <memchr>
 800642c:	b108      	cbz	r0, 8006432 <_printf_i+0x1f2>
 800642e:	1b40      	subs	r0, r0, r5
 8006430:	6060      	str	r0, [r4, #4]
 8006432:	6863      	ldr	r3, [r4, #4]
 8006434:	6123      	str	r3, [r4, #16]
 8006436:	2300      	movs	r3, #0
 8006438:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800643c:	e7a8      	b.n	8006390 <_printf_i+0x150>
 800643e:	6923      	ldr	r3, [r4, #16]
 8006440:	462a      	mov	r2, r5
 8006442:	4649      	mov	r1, r9
 8006444:	4640      	mov	r0, r8
 8006446:	47d0      	blx	sl
 8006448:	3001      	adds	r0, #1
 800644a:	d0ab      	beq.n	80063a4 <_printf_i+0x164>
 800644c:	6823      	ldr	r3, [r4, #0]
 800644e:	079b      	lsls	r3, r3, #30
 8006450:	d413      	bmi.n	800647a <_printf_i+0x23a>
 8006452:	68e0      	ldr	r0, [r4, #12]
 8006454:	9b03      	ldr	r3, [sp, #12]
 8006456:	4298      	cmp	r0, r3
 8006458:	bfb8      	it	lt
 800645a:	4618      	movlt	r0, r3
 800645c:	e7a4      	b.n	80063a8 <_printf_i+0x168>
 800645e:	2301      	movs	r3, #1
 8006460:	4632      	mov	r2, r6
 8006462:	4649      	mov	r1, r9
 8006464:	4640      	mov	r0, r8
 8006466:	47d0      	blx	sl
 8006468:	3001      	adds	r0, #1
 800646a:	d09b      	beq.n	80063a4 <_printf_i+0x164>
 800646c:	3501      	adds	r5, #1
 800646e:	68e3      	ldr	r3, [r4, #12]
 8006470:	9903      	ldr	r1, [sp, #12]
 8006472:	1a5b      	subs	r3, r3, r1
 8006474:	42ab      	cmp	r3, r5
 8006476:	dcf2      	bgt.n	800645e <_printf_i+0x21e>
 8006478:	e7eb      	b.n	8006452 <_printf_i+0x212>
 800647a:	2500      	movs	r5, #0
 800647c:	f104 0619 	add.w	r6, r4, #25
 8006480:	e7f5      	b.n	800646e <_printf_i+0x22e>
 8006482:	bf00      	nop
 8006484:	0800a37a 	.word	0x0800a37a
 8006488:	0800a38b 	.word	0x0800a38b

0800648c <_scanf_float>:
 800648c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006490:	b087      	sub	sp, #28
 8006492:	4617      	mov	r7, r2
 8006494:	9303      	str	r3, [sp, #12]
 8006496:	688b      	ldr	r3, [r1, #8]
 8006498:	1e5a      	subs	r2, r3, #1
 800649a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800649e:	bf83      	ittte	hi
 80064a0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80064a4:	195b      	addhi	r3, r3, r5
 80064a6:	9302      	strhi	r3, [sp, #8]
 80064a8:	2300      	movls	r3, #0
 80064aa:	bf86      	itte	hi
 80064ac:	f240 135d 	movwhi	r3, #349	; 0x15d
 80064b0:	608b      	strhi	r3, [r1, #8]
 80064b2:	9302      	strls	r3, [sp, #8]
 80064b4:	680b      	ldr	r3, [r1, #0]
 80064b6:	468b      	mov	fp, r1
 80064b8:	2500      	movs	r5, #0
 80064ba:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80064be:	f84b 3b1c 	str.w	r3, [fp], #28
 80064c2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80064c6:	4680      	mov	r8, r0
 80064c8:	460c      	mov	r4, r1
 80064ca:	465e      	mov	r6, fp
 80064cc:	46aa      	mov	sl, r5
 80064ce:	46a9      	mov	r9, r5
 80064d0:	9501      	str	r5, [sp, #4]
 80064d2:	68a2      	ldr	r2, [r4, #8]
 80064d4:	b152      	cbz	r2, 80064ec <_scanf_float+0x60>
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	2b4e      	cmp	r3, #78	; 0x4e
 80064dc:	d864      	bhi.n	80065a8 <_scanf_float+0x11c>
 80064de:	2b40      	cmp	r3, #64	; 0x40
 80064e0:	d83c      	bhi.n	800655c <_scanf_float+0xd0>
 80064e2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80064e6:	b2c8      	uxtb	r0, r1
 80064e8:	280e      	cmp	r0, #14
 80064ea:	d93a      	bls.n	8006562 <_scanf_float+0xd6>
 80064ec:	f1b9 0f00 	cmp.w	r9, #0
 80064f0:	d003      	beq.n	80064fa <_scanf_float+0x6e>
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064f8:	6023      	str	r3, [r4, #0]
 80064fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064fe:	f1ba 0f01 	cmp.w	sl, #1
 8006502:	f200 8113 	bhi.w	800672c <_scanf_float+0x2a0>
 8006506:	455e      	cmp	r6, fp
 8006508:	f200 8105 	bhi.w	8006716 <_scanf_float+0x28a>
 800650c:	2501      	movs	r5, #1
 800650e:	4628      	mov	r0, r5
 8006510:	b007      	add	sp, #28
 8006512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006516:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800651a:	2a0d      	cmp	r2, #13
 800651c:	d8e6      	bhi.n	80064ec <_scanf_float+0x60>
 800651e:	a101      	add	r1, pc, #4	; (adr r1, 8006524 <_scanf_float+0x98>)
 8006520:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006524:	08006663 	.word	0x08006663
 8006528:	080064ed 	.word	0x080064ed
 800652c:	080064ed 	.word	0x080064ed
 8006530:	080064ed 	.word	0x080064ed
 8006534:	080066c3 	.word	0x080066c3
 8006538:	0800669b 	.word	0x0800669b
 800653c:	080064ed 	.word	0x080064ed
 8006540:	080064ed 	.word	0x080064ed
 8006544:	08006671 	.word	0x08006671
 8006548:	080064ed 	.word	0x080064ed
 800654c:	080064ed 	.word	0x080064ed
 8006550:	080064ed 	.word	0x080064ed
 8006554:	080064ed 	.word	0x080064ed
 8006558:	08006629 	.word	0x08006629
 800655c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006560:	e7db      	b.n	800651a <_scanf_float+0x8e>
 8006562:	290e      	cmp	r1, #14
 8006564:	d8c2      	bhi.n	80064ec <_scanf_float+0x60>
 8006566:	a001      	add	r0, pc, #4	; (adr r0, 800656c <_scanf_float+0xe0>)
 8006568:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800656c:	0800661b 	.word	0x0800661b
 8006570:	080064ed 	.word	0x080064ed
 8006574:	0800661b 	.word	0x0800661b
 8006578:	080066af 	.word	0x080066af
 800657c:	080064ed 	.word	0x080064ed
 8006580:	080065c9 	.word	0x080065c9
 8006584:	08006605 	.word	0x08006605
 8006588:	08006605 	.word	0x08006605
 800658c:	08006605 	.word	0x08006605
 8006590:	08006605 	.word	0x08006605
 8006594:	08006605 	.word	0x08006605
 8006598:	08006605 	.word	0x08006605
 800659c:	08006605 	.word	0x08006605
 80065a0:	08006605 	.word	0x08006605
 80065a4:	08006605 	.word	0x08006605
 80065a8:	2b6e      	cmp	r3, #110	; 0x6e
 80065aa:	d809      	bhi.n	80065c0 <_scanf_float+0x134>
 80065ac:	2b60      	cmp	r3, #96	; 0x60
 80065ae:	d8b2      	bhi.n	8006516 <_scanf_float+0x8a>
 80065b0:	2b54      	cmp	r3, #84	; 0x54
 80065b2:	d077      	beq.n	80066a4 <_scanf_float+0x218>
 80065b4:	2b59      	cmp	r3, #89	; 0x59
 80065b6:	d199      	bne.n	80064ec <_scanf_float+0x60>
 80065b8:	2d07      	cmp	r5, #7
 80065ba:	d197      	bne.n	80064ec <_scanf_float+0x60>
 80065bc:	2508      	movs	r5, #8
 80065be:	e029      	b.n	8006614 <_scanf_float+0x188>
 80065c0:	2b74      	cmp	r3, #116	; 0x74
 80065c2:	d06f      	beq.n	80066a4 <_scanf_float+0x218>
 80065c4:	2b79      	cmp	r3, #121	; 0x79
 80065c6:	e7f6      	b.n	80065b6 <_scanf_float+0x12a>
 80065c8:	6821      	ldr	r1, [r4, #0]
 80065ca:	05c8      	lsls	r0, r1, #23
 80065cc:	d51a      	bpl.n	8006604 <_scanf_float+0x178>
 80065ce:	9b02      	ldr	r3, [sp, #8]
 80065d0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80065d4:	6021      	str	r1, [r4, #0]
 80065d6:	f109 0901 	add.w	r9, r9, #1
 80065da:	b11b      	cbz	r3, 80065e4 <_scanf_float+0x158>
 80065dc:	3b01      	subs	r3, #1
 80065de:	3201      	adds	r2, #1
 80065e0:	9302      	str	r3, [sp, #8]
 80065e2:	60a2      	str	r2, [r4, #8]
 80065e4:	68a3      	ldr	r3, [r4, #8]
 80065e6:	3b01      	subs	r3, #1
 80065e8:	60a3      	str	r3, [r4, #8]
 80065ea:	6923      	ldr	r3, [r4, #16]
 80065ec:	3301      	adds	r3, #1
 80065ee:	6123      	str	r3, [r4, #16]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	3b01      	subs	r3, #1
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	607b      	str	r3, [r7, #4]
 80065f8:	f340 8084 	ble.w	8006704 <_scanf_float+0x278>
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	3301      	adds	r3, #1
 8006600:	603b      	str	r3, [r7, #0]
 8006602:	e766      	b.n	80064d2 <_scanf_float+0x46>
 8006604:	eb1a 0f05 	cmn.w	sl, r5
 8006608:	f47f af70 	bne.w	80064ec <_scanf_float+0x60>
 800660c:	6822      	ldr	r2, [r4, #0]
 800660e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006612:	6022      	str	r2, [r4, #0]
 8006614:	f806 3b01 	strb.w	r3, [r6], #1
 8006618:	e7e4      	b.n	80065e4 <_scanf_float+0x158>
 800661a:	6822      	ldr	r2, [r4, #0]
 800661c:	0610      	lsls	r0, r2, #24
 800661e:	f57f af65 	bpl.w	80064ec <_scanf_float+0x60>
 8006622:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006626:	e7f4      	b.n	8006612 <_scanf_float+0x186>
 8006628:	f1ba 0f00 	cmp.w	sl, #0
 800662c:	d10e      	bne.n	800664c <_scanf_float+0x1c0>
 800662e:	f1b9 0f00 	cmp.w	r9, #0
 8006632:	d10e      	bne.n	8006652 <_scanf_float+0x1c6>
 8006634:	6822      	ldr	r2, [r4, #0]
 8006636:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800663a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800663e:	d108      	bne.n	8006652 <_scanf_float+0x1c6>
 8006640:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006644:	6022      	str	r2, [r4, #0]
 8006646:	f04f 0a01 	mov.w	sl, #1
 800664a:	e7e3      	b.n	8006614 <_scanf_float+0x188>
 800664c:	f1ba 0f02 	cmp.w	sl, #2
 8006650:	d055      	beq.n	80066fe <_scanf_float+0x272>
 8006652:	2d01      	cmp	r5, #1
 8006654:	d002      	beq.n	800665c <_scanf_float+0x1d0>
 8006656:	2d04      	cmp	r5, #4
 8006658:	f47f af48 	bne.w	80064ec <_scanf_float+0x60>
 800665c:	3501      	adds	r5, #1
 800665e:	b2ed      	uxtb	r5, r5
 8006660:	e7d8      	b.n	8006614 <_scanf_float+0x188>
 8006662:	f1ba 0f01 	cmp.w	sl, #1
 8006666:	f47f af41 	bne.w	80064ec <_scanf_float+0x60>
 800666a:	f04f 0a02 	mov.w	sl, #2
 800666e:	e7d1      	b.n	8006614 <_scanf_float+0x188>
 8006670:	b97d      	cbnz	r5, 8006692 <_scanf_float+0x206>
 8006672:	f1b9 0f00 	cmp.w	r9, #0
 8006676:	f47f af3c 	bne.w	80064f2 <_scanf_float+0x66>
 800667a:	6822      	ldr	r2, [r4, #0]
 800667c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006680:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006684:	f47f af39 	bne.w	80064fa <_scanf_float+0x6e>
 8006688:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800668c:	6022      	str	r2, [r4, #0]
 800668e:	2501      	movs	r5, #1
 8006690:	e7c0      	b.n	8006614 <_scanf_float+0x188>
 8006692:	2d03      	cmp	r5, #3
 8006694:	d0e2      	beq.n	800665c <_scanf_float+0x1d0>
 8006696:	2d05      	cmp	r5, #5
 8006698:	e7de      	b.n	8006658 <_scanf_float+0x1cc>
 800669a:	2d02      	cmp	r5, #2
 800669c:	f47f af26 	bne.w	80064ec <_scanf_float+0x60>
 80066a0:	2503      	movs	r5, #3
 80066a2:	e7b7      	b.n	8006614 <_scanf_float+0x188>
 80066a4:	2d06      	cmp	r5, #6
 80066a6:	f47f af21 	bne.w	80064ec <_scanf_float+0x60>
 80066aa:	2507      	movs	r5, #7
 80066ac:	e7b2      	b.n	8006614 <_scanf_float+0x188>
 80066ae:	6822      	ldr	r2, [r4, #0]
 80066b0:	0591      	lsls	r1, r2, #22
 80066b2:	f57f af1b 	bpl.w	80064ec <_scanf_float+0x60>
 80066b6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80066ba:	6022      	str	r2, [r4, #0]
 80066bc:	f8cd 9004 	str.w	r9, [sp, #4]
 80066c0:	e7a8      	b.n	8006614 <_scanf_float+0x188>
 80066c2:	6822      	ldr	r2, [r4, #0]
 80066c4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80066c8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80066cc:	d006      	beq.n	80066dc <_scanf_float+0x250>
 80066ce:	0550      	lsls	r0, r2, #21
 80066d0:	f57f af0c 	bpl.w	80064ec <_scanf_float+0x60>
 80066d4:	f1b9 0f00 	cmp.w	r9, #0
 80066d8:	f43f af0f 	beq.w	80064fa <_scanf_float+0x6e>
 80066dc:	0591      	lsls	r1, r2, #22
 80066de:	bf58      	it	pl
 80066e0:	9901      	ldrpl	r1, [sp, #4]
 80066e2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80066e6:	bf58      	it	pl
 80066e8:	eba9 0101 	subpl.w	r1, r9, r1
 80066ec:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80066f0:	bf58      	it	pl
 80066f2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80066f6:	6022      	str	r2, [r4, #0]
 80066f8:	f04f 0900 	mov.w	r9, #0
 80066fc:	e78a      	b.n	8006614 <_scanf_float+0x188>
 80066fe:	f04f 0a03 	mov.w	sl, #3
 8006702:	e787      	b.n	8006614 <_scanf_float+0x188>
 8006704:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006708:	4639      	mov	r1, r7
 800670a:	4640      	mov	r0, r8
 800670c:	4798      	blx	r3
 800670e:	2800      	cmp	r0, #0
 8006710:	f43f aedf 	beq.w	80064d2 <_scanf_float+0x46>
 8006714:	e6ea      	b.n	80064ec <_scanf_float+0x60>
 8006716:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800671a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800671e:	463a      	mov	r2, r7
 8006720:	4640      	mov	r0, r8
 8006722:	4798      	blx	r3
 8006724:	6923      	ldr	r3, [r4, #16]
 8006726:	3b01      	subs	r3, #1
 8006728:	6123      	str	r3, [r4, #16]
 800672a:	e6ec      	b.n	8006506 <_scanf_float+0x7a>
 800672c:	1e6b      	subs	r3, r5, #1
 800672e:	2b06      	cmp	r3, #6
 8006730:	d825      	bhi.n	800677e <_scanf_float+0x2f2>
 8006732:	2d02      	cmp	r5, #2
 8006734:	d836      	bhi.n	80067a4 <_scanf_float+0x318>
 8006736:	455e      	cmp	r6, fp
 8006738:	f67f aee8 	bls.w	800650c <_scanf_float+0x80>
 800673c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006740:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006744:	463a      	mov	r2, r7
 8006746:	4640      	mov	r0, r8
 8006748:	4798      	blx	r3
 800674a:	6923      	ldr	r3, [r4, #16]
 800674c:	3b01      	subs	r3, #1
 800674e:	6123      	str	r3, [r4, #16]
 8006750:	e7f1      	b.n	8006736 <_scanf_float+0x2aa>
 8006752:	9802      	ldr	r0, [sp, #8]
 8006754:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006758:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800675c:	9002      	str	r0, [sp, #8]
 800675e:	463a      	mov	r2, r7
 8006760:	4640      	mov	r0, r8
 8006762:	4798      	blx	r3
 8006764:	6923      	ldr	r3, [r4, #16]
 8006766:	3b01      	subs	r3, #1
 8006768:	6123      	str	r3, [r4, #16]
 800676a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800676e:	fa5f fa8a 	uxtb.w	sl, sl
 8006772:	f1ba 0f02 	cmp.w	sl, #2
 8006776:	d1ec      	bne.n	8006752 <_scanf_float+0x2c6>
 8006778:	3d03      	subs	r5, #3
 800677a:	b2ed      	uxtb	r5, r5
 800677c:	1b76      	subs	r6, r6, r5
 800677e:	6823      	ldr	r3, [r4, #0]
 8006780:	05da      	lsls	r2, r3, #23
 8006782:	d52f      	bpl.n	80067e4 <_scanf_float+0x358>
 8006784:	055b      	lsls	r3, r3, #21
 8006786:	d510      	bpl.n	80067aa <_scanf_float+0x31e>
 8006788:	455e      	cmp	r6, fp
 800678a:	f67f aebf 	bls.w	800650c <_scanf_float+0x80>
 800678e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006792:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006796:	463a      	mov	r2, r7
 8006798:	4640      	mov	r0, r8
 800679a:	4798      	blx	r3
 800679c:	6923      	ldr	r3, [r4, #16]
 800679e:	3b01      	subs	r3, #1
 80067a0:	6123      	str	r3, [r4, #16]
 80067a2:	e7f1      	b.n	8006788 <_scanf_float+0x2fc>
 80067a4:	46aa      	mov	sl, r5
 80067a6:	9602      	str	r6, [sp, #8]
 80067a8:	e7df      	b.n	800676a <_scanf_float+0x2de>
 80067aa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80067ae:	6923      	ldr	r3, [r4, #16]
 80067b0:	2965      	cmp	r1, #101	; 0x65
 80067b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80067b6:	f106 35ff 	add.w	r5, r6, #4294967295
 80067ba:	6123      	str	r3, [r4, #16]
 80067bc:	d00c      	beq.n	80067d8 <_scanf_float+0x34c>
 80067be:	2945      	cmp	r1, #69	; 0x45
 80067c0:	d00a      	beq.n	80067d8 <_scanf_float+0x34c>
 80067c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067c6:	463a      	mov	r2, r7
 80067c8:	4640      	mov	r0, r8
 80067ca:	4798      	blx	r3
 80067cc:	6923      	ldr	r3, [r4, #16]
 80067ce:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80067d2:	3b01      	subs	r3, #1
 80067d4:	1eb5      	subs	r5, r6, #2
 80067d6:	6123      	str	r3, [r4, #16]
 80067d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067dc:	463a      	mov	r2, r7
 80067de:	4640      	mov	r0, r8
 80067e0:	4798      	blx	r3
 80067e2:	462e      	mov	r6, r5
 80067e4:	6825      	ldr	r5, [r4, #0]
 80067e6:	f015 0510 	ands.w	r5, r5, #16
 80067ea:	d14e      	bne.n	800688a <_scanf_float+0x3fe>
 80067ec:	7035      	strb	r5, [r6, #0]
 80067ee:	6823      	ldr	r3, [r4, #0]
 80067f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80067f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067f8:	d119      	bne.n	800682e <_scanf_float+0x3a2>
 80067fa:	9b01      	ldr	r3, [sp, #4]
 80067fc:	454b      	cmp	r3, r9
 80067fe:	eba3 0209 	sub.w	r2, r3, r9
 8006802:	d121      	bne.n	8006848 <_scanf_float+0x3bc>
 8006804:	2200      	movs	r2, #0
 8006806:	4659      	mov	r1, fp
 8006808:	4640      	mov	r0, r8
 800680a:	f000 fe53 	bl	80074b4 <_strtod_r>
 800680e:	6822      	ldr	r2, [r4, #0]
 8006810:	9b03      	ldr	r3, [sp, #12]
 8006812:	f012 0f02 	tst.w	r2, #2
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	d021      	beq.n	800685e <_scanf_float+0x3d2>
 800681a:	9903      	ldr	r1, [sp, #12]
 800681c:	1d1a      	adds	r2, r3, #4
 800681e:	600a      	str	r2, [r1, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	ed83 0b00 	vstr	d0, [r3]
 8006826:	68e3      	ldr	r3, [r4, #12]
 8006828:	3301      	adds	r3, #1
 800682a:	60e3      	str	r3, [r4, #12]
 800682c:	e66f      	b.n	800650e <_scanf_float+0x82>
 800682e:	9b04      	ldr	r3, [sp, #16]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d0e7      	beq.n	8006804 <_scanf_float+0x378>
 8006834:	9905      	ldr	r1, [sp, #20]
 8006836:	230a      	movs	r3, #10
 8006838:	462a      	mov	r2, r5
 800683a:	3101      	adds	r1, #1
 800683c:	4640      	mov	r0, r8
 800683e:	f000 fec1 	bl	80075c4 <_strtol_r>
 8006842:	9b04      	ldr	r3, [sp, #16]
 8006844:	9e05      	ldr	r6, [sp, #20]
 8006846:	1ac2      	subs	r2, r0, r3
 8006848:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800684c:	429e      	cmp	r6, r3
 800684e:	bf28      	it	cs
 8006850:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006854:	490e      	ldr	r1, [pc, #56]	; (8006890 <_scanf_float+0x404>)
 8006856:	4630      	mov	r0, r6
 8006858:	f000 f83c 	bl	80068d4 <siprintf>
 800685c:	e7d2      	b.n	8006804 <_scanf_float+0x378>
 800685e:	9903      	ldr	r1, [sp, #12]
 8006860:	f012 0f04 	tst.w	r2, #4
 8006864:	f103 0204 	add.w	r2, r3, #4
 8006868:	600a      	str	r2, [r1, #0]
 800686a:	d1d9      	bne.n	8006820 <_scanf_float+0x394>
 800686c:	eeb4 0b40 	vcmp.f64	d0, d0
 8006870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006874:	681e      	ldr	r6, [r3, #0]
 8006876:	d705      	bvc.n	8006884 <_scanf_float+0x3f8>
 8006878:	4806      	ldr	r0, [pc, #24]	; (8006894 <_scanf_float+0x408>)
 800687a:	f000 f825 	bl	80068c8 <nanf>
 800687e:	ed86 0a00 	vstr	s0, [r6]
 8006882:	e7d0      	b.n	8006826 <_scanf_float+0x39a>
 8006884:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8006888:	e7f9      	b.n	800687e <_scanf_float+0x3f2>
 800688a:	2500      	movs	r5, #0
 800688c:	e63f      	b.n	800650e <_scanf_float+0x82>
 800688e:	bf00      	nop
 8006890:	0800a39c 	.word	0x0800a39c
 8006894:	0800a810 	.word	0x0800a810

08006898 <iprintf>:
 8006898:	b40f      	push	{r0, r1, r2, r3}
 800689a:	4b0a      	ldr	r3, [pc, #40]	; (80068c4 <iprintf+0x2c>)
 800689c:	b513      	push	{r0, r1, r4, lr}
 800689e:	681c      	ldr	r4, [r3, #0]
 80068a0:	b124      	cbz	r4, 80068ac <iprintf+0x14>
 80068a2:	69a3      	ldr	r3, [r4, #24]
 80068a4:	b913      	cbnz	r3, 80068ac <iprintf+0x14>
 80068a6:	4620      	mov	r0, r4
 80068a8:	f001 fce0 	bl	800826c <__sinit>
 80068ac:	ab05      	add	r3, sp, #20
 80068ae:	9a04      	ldr	r2, [sp, #16]
 80068b0:	68a1      	ldr	r1, [r4, #8]
 80068b2:	9301      	str	r3, [sp, #4]
 80068b4:	4620      	mov	r0, r4
 80068b6:	f003 f84f 	bl	8009958 <_vfiprintf_r>
 80068ba:	b002      	add	sp, #8
 80068bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068c0:	b004      	add	sp, #16
 80068c2:	4770      	bx	lr
 80068c4:	24000010 	.word	0x24000010

080068c8 <nanf>:
 80068c8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80068d0 <nanf+0x8>
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	7fc00000 	.word	0x7fc00000

080068d4 <siprintf>:
 80068d4:	b40e      	push	{r1, r2, r3}
 80068d6:	b500      	push	{lr}
 80068d8:	b09c      	sub	sp, #112	; 0x70
 80068da:	ab1d      	add	r3, sp, #116	; 0x74
 80068dc:	9002      	str	r0, [sp, #8]
 80068de:	9006      	str	r0, [sp, #24]
 80068e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068e4:	4809      	ldr	r0, [pc, #36]	; (800690c <siprintf+0x38>)
 80068e6:	9107      	str	r1, [sp, #28]
 80068e8:	9104      	str	r1, [sp, #16]
 80068ea:	4909      	ldr	r1, [pc, #36]	; (8006910 <siprintf+0x3c>)
 80068ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80068f0:	9105      	str	r1, [sp, #20]
 80068f2:	6800      	ldr	r0, [r0, #0]
 80068f4:	9301      	str	r3, [sp, #4]
 80068f6:	a902      	add	r1, sp, #8
 80068f8:	f002 ff04 	bl	8009704 <_svfiprintf_r>
 80068fc:	9b02      	ldr	r3, [sp, #8]
 80068fe:	2200      	movs	r2, #0
 8006900:	701a      	strb	r2, [r3, #0]
 8006902:	b01c      	add	sp, #112	; 0x70
 8006904:	f85d eb04 	ldr.w	lr, [sp], #4
 8006908:	b003      	add	sp, #12
 800690a:	4770      	bx	lr
 800690c:	24000010 	.word	0x24000010
 8006910:	ffff0208 	.word	0xffff0208

08006914 <sulp>:
 8006914:	b570      	push	{r4, r5, r6, lr}
 8006916:	4604      	mov	r4, r0
 8006918:	460d      	mov	r5, r1
 800691a:	4616      	mov	r6, r2
 800691c:	ec45 4b10 	vmov	d0, r4, r5
 8006920:	f002 fc52 	bl	80091c8 <__ulp>
 8006924:	b17e      	cbz	r6, 8006946 <sulp+0x32>
 8006926:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800692a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800692e:	2b00      	cmp	r3, #0
 8006930:	dd09      	ble.n	8006946 <sulp+0x32>
 8006932:	051b      	lsls	r3, r3, #20
 8006934:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8006938:	2000      	movs	r0, #0
 800693a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800693e:	ec41 0b17 	vmov	d7, r0, r1
 8006942:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006946:	bd70      	pop	{r4, r5, r6, pc}

08006948 <_strtod_l>:
 8006948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800694c:	ed2d 8b0e 	vpush	{d8-d14}
 8006950:	b097      	sub	sp, #92	; 0x5c
 8006952:	461f      	mov	r7, r3
 8006954:	2300      	movs	r3, #0
 8006956:	9312      	str	r3, [sp, #72]	; 0x48
 8006958:	4ba1      	ldr	r3, [pc, #644]	; (8006be0 <_strtod_l+0x298>)
 800695a:	920d      	str	r2, [sp, #52]	; 0x34
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	9307      	str	r3, [sp, #28]
 8006960:	4604      	mov	r4, r0
 8006962:	4618      	mov	r0, r3
 8006964:	468b      	mov	fp, r1
 8006966:	f7f9 fcbb 	bl	80002e0 <strlen>
 800696a:	f04f 0800 	mov.w	r8, #0
 800696e:	4605      	mov	r5, r0
 8006970:	f04f 0900 	mov.w	r9, #0
 8006974:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8006978:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800697a:	7813      	ldrb	r3, [r2, #0]
 800697c:	2b2b      	cmp	r3, #43	; 0x2b
 800697e:	d04d      	beq.n	8006a1c <_strtod_l+0xd4>
 8006980:	d83a      	bhi.n	80069f8 <_strtod_l+0xb0>
 8006982:	2b0d      	cmp	r3, #13
 8006984:	d833      	bhi.n	80069ee <_strtod_l+0xa6>
 8006986:	2b08      	cmp	r3, #8
 8006988:	d833      	bhi.n	80069f2 <_strtod_l+0xaa>
 800698a:	2b00      	cmp	r3, #0
 800698c:	d03d      	beq.n	8006a0a <_strtod_l+0xc2>
 800698e:	2300      	movs	r3, #0
 8006990:	9308      	str	r3, [sp, #32]
 8006992:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8006994:	7833      	ldrb	r3, [r6, #0]
 8006996:	2b30      	cmp	r3, #48	; 0x30
 8006998:	f040 80b0 	bne.w	8006afc <_strtod_l+0x1b4>
 800699c:	7873      	ldrb	r3, [r6, #1]
 800699e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80069a2:	2b58      	cmp	r3, #88	; 0x58
 80069a4:	d167      	bne.n	8006a76 <_strtod_l+0x12e>
 80069a6:	9b08      	ldr	r3, [sp, #32]
 80069a8:	9301      	str	r3, [sp, #4]
 80069aa:	ab12      	add	r3, sp, #72	; 0x48
 80069ac:	9702      	str	r7, [sp, #8]
 80069ae:	9300      	str	r3, [sp, #0]
 80069b0:	4a8c      	ldr	r2, [pc, #560]	; (8006be4 <_strtod_l+0x29c>)
 80069b2:	ab13      	add	r3, sp, #76	; 0x4c
 80069b4:	a911      	add	r1, sp, #68	; 0x44
 80069b6:	4620      	mov	r0, r4
 80069b8:	f001 fd5c 	bl	8008474 <__gethex>
 80069bc:	f010 0507 	ands.w	r5, r0, #7
 80069c0:	4607      	mov	r7, r0
 80069c2:	d005      	beq.n	80069d0 <_strtod_l+0x88>
 80069c4:	2d06      	cmp	r5, #6
 80069c6:	d12b      	bne.n	8006a20 <_strtod_l+0xd8>
 80069c8:	3601      	adds	r6, #1
 80069ca:	2300      	movs	r3, #0
 80069cc:	9611      	str	r6, [sp, #68]	; 0x44
 80069ce:	9308      	str	r3, [sp, #32]
 80069d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f040 854e 	bne.w	8007474 <_strtod_l+0xb2c>
 80069d8:	9b08      	ldr	r3, [sp, #32]
 80069da:	b1e3      	cbz	r3, 8006a16 <_strtod_l+0xce>
 80069dc:	ec49 8b17 	vmov	d7, r8, r9
 80069e0:	eeb1 0b47 	vneg.f64	d0, d7
 80069e4:	b017      	add	sp, #92	; 0x5c
 80069e6:	ecbd 8b0e 	vpop	{d8-d14}
 80069ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ee:	2b20      	cmp	r3, #32
 80069f0:	d1cd      	bne.n	800698e <_strtod_l+0x46>
 80069f2:	3201      	adds	r2, #1
 80069f4:	9211      	str	r2, [sp, #68]	; 0x44
 80069f6:	e7bf      	b.n	8006978 <_strtod_l+0x30>
 80069f8:	2b2d      	cmp	r3, #45	; 0x2d
 80069fa:	d1c8      	bne.n	800698e <_strtod_l+0x46>
 80069fc:	2301      	movs	r3, #1
 80069fe:	9308      	str	r3, [sp, #32]
 8006a00:	1c53      	adds	r3, r2, #1
 8006a02:	9311      	str	r3, [sp, #68]	; 0x44
 8006a04:	7853      	ldrb	r3, [r2, #1]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1c3      	bne.n	8006992 <_strtod_l+0x4a>
 8006a0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a0c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f040 852d 	bne.w	8007470 <_strtod_l+0xb28>
 8006a16:	ec49 8b10 	vmov	d0, r8, r9
 8006a1a:	e7e3      	b.n	80069e4 <_strtod_l+0x9c>
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	e7ee      	b.n	80069fe <_strtod_l+0xb6>
 8006a20:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a22:	b13a      	cbz	r2, 8006a34 <_strtod_l+0xec>
 8006a24:	2135      	movs	r1, #53	; 0x35
 8006a26:	a814      	add	r0, sp, #80	; 0x50
 8006a28:	f002 fcd6 	bl	80093d8 <__copybits>
 8006a2c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006a2e:	4620      	mov	r0, r4
 8006a30:	f002 f898 	bl	8008b64 <_Bfree>
 8006a34:	3d01      	subs	r5, #1
 8006a36:	2d04      	cmp	r5, #4
 8006a38:	d806      	bhi.n	8006a48 <_strtod_l+0x100>
 8006a3a:	e8df f005 	tbb	[pc, r5]
 8006a3e:	030a      	.short	0x030a
 8006a40:	1714      	.short	0x1714
 8006a42:	0a          	.byte	0x0a
 8006a43:	00          	.byte	0x00
 8006a44:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8006a48:	073f      	lsls	r7, r7, #28
 8006a4a:	d5c1      	bpl.n	80069d0 <_strtod_l+0x88>
 8006a4c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006a50:	e7be      	b.n	80069d0 <_strtod_l+0x88>
 8006a52:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8006a56:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a58:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006a5c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006a60:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006a64:	e7f0      	b.n	8006a48 <_strtod_l+0x100>
 8006a66:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8006be8 <_strtod_l+0x2a0>
 8006a6a:	e7ed      	b.n	8006a48 <_strtod_l+0x100>
 8006a6c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006a70:	f04f 38ff 	mov.w	r8, #4294967295
 8006a74:	e7e8      	b.n	8006a48 <_strtod_l+0x100>
 8006a76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a78:	1c5a      	adds	r2, r3, #1
 8006a7a:	9211      	str	r2, [sp, #68]	; 0x44
 8006a7c:	785b      	ldrb	r3, [r3, #1]
 8006a7e:	2b30      	cmp	r3, #48	; 0x30
 8006a80:	d0f9      	beq.n	8006a76 <_strtod_l+0x12e>
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d0a4      	beq.n	80069d0 <_strtod_l+0x88>
 8006a86:	2301      	movs	r3, #1
 8006a88:	f04f 0a00 	mov.w	sl, #0
 8006a8c:	9304      	str	r3, [sp, #16]
 8006a8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a90:	930a      	str	r3, [sp, #40]	; 0x28
 8006a92:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006a96:	f8cd a018 	str.w	sl, [sp, #24]
 8006a9a:	220a      	movs	r2, #10
 8006a9c:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006a9e:	7807      	ldrb	r7, [r0, #0]
 8006aa0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006aa4:	b2d9      	uxtb	r1, r3
 8006aa6:	2909      	cmp	r1, #9
 8006aa8:	d92a      	bls.n	8006b00 <_strtod_l+0x1b8>
 8006aaa:	9907      	ldr	r1, [sp, #28]
 8006aac:	462a      	mov	r2, r5
 8006aae:	f003 f8de 	bl	8009c6e <strncmp>
 8006ab2:	2800      	cmp	r0, #0
 8006ab4:	d033      	beq.n	8006b1e <_strtod_l+0x1d6>
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	9b06      	ldr	r3, [sp, #24]
 8006aba:	463a      	mov	r2, r7
 8006abc:	4601      	mov	r1, r0
 8006abe:	4607      	mov	r7, r0
 8006ac0:	2a65      	cmp	r2, #101	; 0x65
 8006ac2:	d001      	beq.n	8006ac8 <_strtod_l+0x180>
 8006ac4:	2a45      	cmp	r2, #69	; 0x45
 8006ac6:	d117      	bne.n	8006af8 <_strtod_l+0x1b0>
 8006ac8:	b91b      	cbnz	r3, 8006ad2 <_strtod_l+0x18a>
 8006aca:	9b04      	ldr	r3, [sp, #16]
 8006acc:	4303      	orrs	r3, r0
 8006ace:	d09c      	beq.n	8006a0a <_strtod_l+0xc2>
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8006ad6:	f10b 0201 	add.w	r2, fp, #1
 8006ada:	9211      	str	r2, [sp, #68]	; 0x44
 8006adc:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8006ae0:	2a2b      	cmp	r2, #43	; 0x2b
 8006ae2:	d071      	beq.n	8006bc8 <_strtod_l+0x280>
 8006ae4:	2a2d      	cmp	r2, #45	; 0x2d
 8006ae6:	d077      	beq.n	8006bd8 <_strtod_l+0x290>
 8006ae8:	f04f 0e00 	mov.w	lr, #0
 8006aec:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8006af0:	2d09      	cmp	r5, #9
 8006af2:	d97f      	bls.n	8006bf4 <_strtod_l+0x2ac>
 8006af4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8006af8:	2500      	movs	r5, #0
 8006afa:	e09b      	b.n	8006c34 <_strtod_l+0x2ec>
 8006afc:	2300      	movs	r3, #0
 8006afe:	e7c3      	b.n	8006a88 <_strtod_l+0x140>
 8006b00:	9906      	ldr	r1, [sp, #24]
 8006b02:	2908      	cmp	r1, #8
 8006b04:	bfdd      	ittte	le
 8006b06:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006b08:	fb02 3301 	mlale	r3, r2, r1, r3
 8006b0c:	9309      	strle	r3, [sp, #36]	; 0x24
 8006b0e:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8006b12:	9b06      	ldr	r3, [sp, #24]
 8006b14:	3001      	adds	r0, #1
 8006b16:	3301      	adds	r3, #1
 8006b18:	9306      	str	r3, [sp, #24]
 8006b1a:	9011      	str	r0, [sp, #68]	; 0x44
 8006b1c:	e7be      	b.n	8006a9c <_strtod_l+0x154>
 8006b1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b20:	195a      	adds	r2, r3, r5
 8006b22:	9211      	str	r2, [sp, #68]	; 0x44
 8006b24:	5d5a      	ldrb	r2, [r3, r5]
 8006b26:	9b06      	ldr	r3, [sp, #24]
 8006b28:	b3a3      	cbz	r3, 8006b94 <_strtod_l+0x24c>
 8006b2a:	4607      	mov	r7, r0
 8006b2c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006b30:	2909      	cmp	r1, #9
 8006b32:	d912      	bls.n	8006b5a <_strtod_l+0x212>
 8006b34:	2101      	movs	r1, #1
 8006b36:	e7c3      	b.n	8006ac0 <_strtod_l+0x178>
 8006b38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b3a:	1c5a      	adds	r2, r3, #1
 8006b3c:	9211      	str	r2, [sp, #68]	; 0x44
 8006b3e:	785a      	ldrb	r2, [r3, #1]
 8006b40:	3001      	adds	r0, #1
 8006b42:	2a30      	cmp	r2, #48	; 0x30
 8006b44:	d0f8      	beq.n	8006b38 <_strtod_l+0x1f0>
 8006b46:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006b4a:	2b08      	cmp	r3, #8
 8006b4c:	f200 8497 	bhi.w	800747e <_strtod_l+0xb36>
 8006b50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b52:	930a      	str	r3, [sp, #40]	; 0x28
 8006b54:	4607      	mov	r7, r0
 8006b56:	2000      	movs	r0, #0
 8006b58:	4603      	mov	r3, r0
 8006b5a:	3a30      	subs	r2, #48	; 0x30
 8006b5c:	f100 0101 	add.w	r1, r0, #1
 8006b60:	d012      	beq.n	8006b88 <_strtod_l+0x240>
 8006b62:	440f      	add	r7, r1
 8006b64:	eb00 0c03 	add.w	ip, r0, r3
 8006b68:	4619      	mov	r1, r3
 8006b6a:	250a      	movs	r5, #10
 8006b6c:	4561      	cmp	r1, ip
 8006b6e:	d113      	bne.n	8006b98 <_strtod_l+0x250>
 8006b70:	1819      	adds	r1, r3, r0
 8006b72:	2908      	cmp	r1, #8
 8006b74:	f103 0301 	add.w	r3, r3, #1
 8006b78:	4403      	add	r3, r0
 8006b7a:	dc1c      	bgt.n	8006bb6 <_strtod_l+0x26e>
 8006b7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b7e:	210a      	movs	r1, #10
 8006b80:	fb01 2200 	mla	r2, r1, r0, r2
 8006b84:	9209      	str	r2, [sp, #36]	; 0x24
 8006b86:	2100      	movs	r1, #0
 8006b88:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006b8a:	1c50      	adds	r0, r2, #1
 8006b8c:	9011      	str	r0, [sp, #68]	; 0x44
 8006b8e:	7852      	ldrb	r2, [r2, #1]
 8006b90:	4608      	mov	r0, r1
 8006b92:	e7cb      	b.n	8006b2c <_strtod_l+0x1e4>
 8006b94:	9806      	ldr	r0, [sp, #24]
 8006b96:	e7d4      	b.n	8006b42 <_strtod_l+0x1fa>
 8006b98:	2908      	cmp	r1, #8
 8006b9a:	dc04      	bgt.n	8006ba6 <_strtod_l+0x25e>
 8006b9c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006b9e:	436e      	muls	r6, r5
 8006ba0:	9609      	str	r6, [sp, #36]	; 0x24
 8006ba2:	3101      	adds	r1, #1
 8006ba4:	e7e2      	b.n	8006b6c <_strtod_l+0x224>
 8006ba6:	f101 0e01 	add.w	lr, r1, #1
 8006baa:	f1be 0f10 	cmp.w	lr, #16
 8006bae:	bfd8      	it	le
 8006bb0:	fb05 fa0a 	mulle.w	sl, r5, sl
 8006bb4:	e7f5      	b.n	8006ba2 <_strtod_l+0x25a>
 8006bb6:	2b10      	cmp	r3, #16
 8006bb8:	bfdc      	itt	le
 8006bba:	210a      	movle	r1, #10
 8006bbc:	fb01 2a0a 	mlale	sl, r1, sl, r2
 8006bc0:	e7e1      	b.n	8006b86 <_strtod_l+0x23e>
 8006bc2:	2700      	movs	r7, #0
 8006bc4:	2101      	movs	r1, #1
 8006bc6:	e780      	b.n	8006aca <_strtod_l+0x182>
 8006bc8:	f04f 0e00 	mov.w	lr, #0
 8006bcc:	f10b 0202 	add.w	r2, fp, #2
 8006bd0:	9211      	str	r2, [sp, #68]	; 0x44
 8006bd2:	f89b 2002 	ldrb.w	r2, [fp, #2]
 8006bd6:	e789      	b.n	8006aec <_strtod_l+0x1a4>
 8006bd8:	f04f 0e01 	mov.w	lr, #1
 8006bdc:	e7f6      	b.n	8006bcc <_strtod_l+0x284>
 8006bde:	bf00      	nop
 8006be0:	0800a654 	.word	0x0800a654
 8006be4:	0800a3a4 	.word	0x0800a3a4
 8006be8:	7ff00000 	.word	0x7ff00000
 8006bec:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006bee:	1c55      	adds	r5, r2, #1
 8006bf0:	9511      	str	r5, [sp, #68]	; 0x44
 8006bf2:	7852      	ldrb	r2, [r2, #1]
 8006bf4:	2a30      	cmp	r2, #48	; 0x30
 8006bf6:	d0f9      	beq.n	8006bec <_strtod_l+0x2a4>
 8006bf8:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8006bfc:	2d08      	cmp	r5, #8
 8006bfe:	f63f af7b 	bhi.w	8006af8 <_strtod_l+0x1b0>
 8006c02:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8006c06:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006c08:	9207      	str	r2, [sp, #28]
 8006c0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006c0c:	1c55      	adds	r5, r2, #1
 8006c0e:	9511      	str	r5, [sp, #68]	; 0x44
 8006c10:	7852      	ldrb	r2, [r2, #1]
 8006c12:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006c16:	2e09      	cmp	r6, #9
 8006c18:	d937      	bls.n	8006c8a <_strtod_l+0x342>
 8006c1a:	9e07      	ldr	r6, [sp, #28]
 8006c1c:	1bad      	subs	r5, r5, r6
 8006c1e:	2d08      	cmp	r5, #8
 8006c20:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8006c24:	dc02      	bgt.n	8006c2c <_strtod_l+0x2e4>
 8006c26:	4565      	cmp	r5, ip
 8006c28:	bfa8      	it	ge
 8006c2a:	4665      	movge	r5, ip
 8006c2c:	f1be 0f00 	cmp.w	lr, #0
 8006c30:	d000      	beq.n	8006c34 <_strtod_l+0x2ec>
 8006c32:	426d      	negs	r5, r5
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d14d      	bne.n	8006cd4 <_strtod_l+0x38c>
 8006c38:	9b04      	ldr	r3, [sp, #16]
 8006c3a:	4303      	orrs	r3, r0
 8006c3c:	f47f aec8 	bne.w	80069d0 <_strtod_l+0x88>
 8006c40:	2900      	cmp	r1, #0
 8006c42:	f47f aee2 	bne.w	8006a0a <_strtod_l+0xc2>
 8006c46:	2a69      	cmp	r2, #105	; 0x69
 8006c48:	d027      	beq.n	8006c9a <_strtod_l+0x352>
 8006c4a:	dc24      	bgt.n	8006c96 <_strtod_l+0x34e>
 8006c4c:	2a49      	cmp	r2, #73	; 0x49
 8006c4e:	d024      	beq.n	8006c9a <_strtod_l+0x352>
 8006c50:	2a4e      	cmp	r2, #78	; 0x4e
 8006c52:	f47f aeda 	bne.w	8006a0a <_strtod_l+0xc2>
 8006c56:	4996      	ldr	r1, [pc, #600]	; (8006eb0 <_strtod_l+0x568>)
 8006c58:	a811      	add	r0, sp, #68	; 0x44
 8006c5a:	f001 fe63 	bl	8008924 <__match>
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	f43f aed3 	beq.w	8006a0a <_strtod_l+0xc2>
 8006c64:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	2b28      	cmp	r3, #40	; 0x28
 8006c6a:	d12d      	bne.n	8006cc8 <_strtod_l+0x380>
 8006c6c:	4991      	ldr	r1, [pc, #580]	; (8006eb4 <_strtod_l+0x56c>)
 8006c6e:	aa14      	add	r2, sp, #80	; 0x50
 8006c70:	a811      	add	r0, sp, #68	; 0x44
 8006c72:	f001 fe6b 	bl	800894c <__hexnan>
 8006c76:	2805      	cmp	r0, #5
 8006c78:	d126      	bne.n	8006cc8 <_strtod_l+0x380>
 8006c7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c7c:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8006c80:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006c84:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006c88:	e6a2      	b.n	80069d0 <_strtod_l+0x88>
 8006c8a:	250a      	movs	r5, #10
 8006c8c:	fb05 250c 	mla	r5, r5, ip, r2
 8006c90:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8006c94:	e7b9      	b.n	8006c0a <_strtod_l+0x2c2>
 8006c96:	2a6e      	cmp	r2, #110	; 0x6e
 8006c98:	e7db      	b.n	8006c52 <_strtod_l+0x30a>
 8006c9a:	4987      	ldr	r1, [pc, #540]	; (8006eb8 <_strtod_l+0x570>)
 8006c9c:	a811      	add	r0, sp, #68	; 0x44
 8006c9e:	f001 fe41 	bl	8008924 <__match>
 8006ca2:	2800      	cmp	r0, #0
 8006ca4:	f43f aeb1 	beq.w	8006a0a <_strtod_l+0xc2>
 8006ca8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006caa:	4984      	ldr	r1, [pc, #528]	; (8006ebc <_strtod_l+0x574>)
 8006cac:	3b01      	subs	r3, #1
 8006cae:	a811      	add	r0, sp, #68	; 0x44
 8006cb0:	9311      	str	r3, [sp, #68]	; 0x44
 8006cb2:	f001 fe37 	bl	8008924 <__match>
 8006cb6:	b910      	cbnz	r0, 8006cbe <_strtod_l+0x376>
 8006cb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cba:	3301      	adds	r3, #1
 8006cbc:	9311      	str	r3, [sp, #68]	; 0x44
 8006cbe:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8006ed0 <_strtod_l+0x588>
 8006cc2:	f04f 0800 	mov.w	r8, #0
 8006cc6:	e683      	b.n	80069d0 <_strtod_l+0x88>
 8006cc8:	487d      	ldr	r0, [pc, #500]	; (8006ec0 <_strtod_l+0x578>)
 8006cca:	f002 ff75 	bl	8009bb8 <nan>
 8006cce:	ec59 8b10 	vmov	r8, r9, d0
 8006cd2:	e67d      	b.n	80069d0 <_strtod_l+0x88>
 8006cd4:	1bea      	subs	r2, r5, r7
 8006cd6:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8006cda:	9207      	str	r2, [sp, #28]
 8006cdc:	9a06      	ldr	r2, [sp, #24]
 8006cde:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006ce2:	2a00      	cmp	r2, #0
 8006ce4:	bf08      	it	eq
 8006ce6:	461a      	moveq	r2, r3
 8006ce8:	2b10      	cmp	r3, #16
 8006cea:	9206      	str	r2, [sp, #24]
 8006cec:	461a      	mov	r2, r3
 8006cee:	bfa8      	it	ge
 8006cf0:	2210      	movge	r2, #16
 8006cf2:	2b09      	cmp	r3, #9
 8006cf4:	ec59 8b17 	vmov	r8, r9, d7
 8006cf8:	dd0c      	ble.n	8006d14 <_strtod_l+0x3cc>
 8006cfa:	4972      	ldr	r1, [pc, #456]	; (8006ec4 <_strtod_l+0x57c>)
 8006cfc:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8006d00:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8006d04:	ee06 aa90 	vmov	s13, sl
 8006d08:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8006d0c:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006d10:	ec59 8b16 	vmov	r8, r9, d6
 8006d14:	2b0f      	cmp	r3, #15
 8006d16:	dc36      	bgt.n	8006d86 <_strtod_l+0x43e>
 8006d18:	9907      	ldr	r1, [sp, #28]
 8006d1a:	2900      	cmp	r1, #0
 8006d1c:	f43f ae58 	beq.w	80069d0 <_strtod_l+0x88>
 8006d20:	dd23      	ble.n	8006d6a <_strtod_l+0x422>
 8006d22:	2916      	cmp	r1, #22
 8006d24:	dc0b      	bgt.n	8006d3e <_strtod_l+0x3f6>
 8006d26:	4b67      	ldr	r3, [pc, #412]	; (8006ec4 <_strtod_l+0x57c>)
 8006d28:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006d2c:	ed93 7b00 	vldr	d7, [r3]
 8006d30:	ec49 8b16 	vmov	d6, r8, r9
 8006d34:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006d38:	ec59 8b17 	vmov	r8, r9, d7
 8006d3c:	e648      	b.n	80069d0 <_strtod_l+0x88>
 8006d3e:	9807      	ldr	r0, [sp, #28]
 8006d40:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8006d44:	4281      	cmp	r1, r0
 8006d46:	db1e      	blt.n	8006d86 <_strtod_l+0x43e>
 8006d48:	4a5e      	ldr	r2, [pc, #376]	; (8006ec4 <_strtod_l+0x57c>)
 8006d4a:	f1c3 030f 	rsb	r3, r3, #15
 8006d4e:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8006d52:	ed91 7b00 	vldr	d7, [r1]
 8006d56:	ec49 8b16 	vmov	d6, r8, r9
 8006d5a:	1ac3      	subs	r3, r0, r3
 8006d5c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8006d60:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006d64:	ed92 6b00 	vldr	d6, [r2]
 8006d68:	e7e4      	b.n	8006d34 <_strtod_l+0x3ec>
 8006d6a:	9907      	ldr	r1, [sp, #28]
 8006d6c:	3116      	adds	r1, #22
 8006d6e:	db0a      	blt.n	8006d86 <_strtod_l+0x43e>
 8006d70:	4b54      	ldr	r3, [pc, #336]	; (8006ec4 <_strtod_l+0x57c>)
 8006d72:	1b7d      	subs	r5, r7, r5
 8006d74:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006d78:	ed95 7b00 	vldr	d7, [r5]
 8006d7c:	ec49 8b16 	vmov	d6, r8, r9
 8006d80:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006d84:	e7d8      	b.n	8006d38 <_strtod_l+0x3f0>
 8006d86:	9907      	ldr	r1, [sp, #28]
 8006d88:	1a9a      	subs	r2, r3, r2
 8006d8a:	440a      	add	r2, r1
 8006d8c:	2a00      	cmp	r2, #0
 8006d8e:	dd6f      	ble.n	8006e70 <_strtod_l+0x528>
 8006d90:	f012 000f 	ands.w	r0, r2, #15
 8006d94:	d00a      	beq.n	8006dac <_strtod_l+0x464>
 8006d96:	494b      	ldr	r1, [pc, #300]	; (8006ec4 <_strtod_l+0x57c>)
 8006d98:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006d9c:	ed91 7b00 	vldr	d7, [r1]
 8006da0:	ec49 8b16 	vmov	d6, r8, r9
 8006da4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006da8:	ec59 8b17 	vmov	r8, r9, d7
 8006dac:	f032 020f 	bics.w	r2, r2, #15
 8006db0:	d04f      	beq.n	8006e52 <_strtod_l+0x50a>
 8006db2:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8006db6:	dd22      	ble.n	8006dfe <_strtod_l+0x4b6>
 8006db8:	2500      	movs	r5, #0
 8006dba:	462e      	mov	r6, r5
 8006dbc:	9506      	str	r5, [sp, #24]
 8006dbe:	462f      	mov	r7, r5
 8006dc0:	2322      	movs	r3, #34	; 0x22
 8006dc2:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8006ed0 <_strtod_l+0x588>
 8006dc6:	6023      	str	r3, [r4, #0]
 8006dc8:	f04f 0800 	mov.w	r8, #0
 8006dcc:	9b06      	ldr	r3, [sp, #24]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f43f adfe 	beq.w	80069d0 <_strtod_l+0x88>
 8006dd4:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f001 fec4 	bl	8008b64 <_Bfree>
 8006ddc:	4639      	mov	r1, r7
 8006dde:	4620      	mov	r0, r4
 8006de0:	f001 fec0 	bl	8008b64 <_Bfree>
 8006de4:	4631      	mov	r1, r6
 8006de6:	4620      	mov	r0, r4
 8006de8:	f001 febc 	bl	8008b64 <_Bfree>
 8006dec:	9906      	ldr	r1, [sp, #24]
 8006dee:	4620      	mov	r0, r4
 8006df0:	f001 feb8 	bl	8008b64 <_Bfree>
 8006df4:	4629      	mov	r1, r5
 8006df6:	4620      	mov	r0, r4
 8006df8:	f001 feb4 	bl	8008b64 <_Bfree>
 8006dfc:	e5e8      	b.n	80069d0 <_strtod_l+0x88>
 8006dfe:	2000      	movs	r0, #0
 8006e00:	ec49 8b17 	vmov	d7, r8, r9
 8006e04:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8006ec8 <_strtod_l+0x580>
 8006e08:	1112      	asrs	r2, r2, #4
 8006e0a:	4601      	mov	r1, r0
 8006e0c:	2a01      	cmp	r2, #1
 8006e0e:	dc23      	bgt.n	8006e58 <_strtod_l+0x510>
 8006e10:	b108      	cbz	r0, 8006e16 <_strtod_l+0x4ce>
 8006e12:	ec59 8b17 	vmov	r8, r9, d7
 8006e16:	4a2c      	ldr	r2, [pc, #176]	; (8006ec8 <_strtod_l+0x580>)
 8006e18:	482c      	ldr	r0, [pc, #176]	; (8006ecc <_strtod_l+0x584>)
 8006e1a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006e1e:	ed92 7b00 	vldr	d7, [r2]
 8006e22:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006e26:	ec49 8b16 	vmov	d6, r8, r9
 8006e2a:	4a29      	ldr	r2, [pc, #164]	; (8006ed0 <_strtod_l+0x588>)
 8006e2c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006e30:	ee17 1a90 	vmov	r1, s15
 8006e34:	400a      	ands	r2, r1
 8006e36:	4282      	cmp	r2, r0
 8006e38:	ec59 8b17 	vmov	r8, r9, d7
 8006e3c:	d8bc      	bhi.n	8006db8 <_strtod_l+0x470>
 8006e3e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8006e42:	4282      	cmp	r2, r0
 8006e44:	bf86      	itte	hi
 8006e46:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8006ed4 <_strtod_l+0x58c>
 8006e4a:	f04f 38ff 	movhi.w	r8, #4294967295
 8006e4e:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8006e52:	2200      	movs	r2, #0
 8006e54:	9204      	str	r2, [sp, #16]
 8006e56:	e078      	b.n	8006f4a <_strtod_l+0x602>
 8006e58:	07d6      	lsls	r6, r2, #31
 8006e5a:	d504      	bpl.n	8006e66 <_strtod_l+0x51e>
 8006e5c:	ed9c 6b00 	vldr	d6, [ip]
 8006e60:	2001      	movs	r0, #1
 8006e62:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006e66:	3101      	adds	r1, #1
 8006e68:	1052      	asrs	r2, r2, #1
 8006e6a:	f10c 0c08 	add.w	ip, ip, #8
 8006e6e:	e7cd      	b.n	8006e0c <_strtod_l+0x4c4>
 8006e70:	d0ef      	beq.n	8006e52 <_strtod_l+0x50a>
 8006e72:	4252      	negs	r2, r2
 8006e74:	f012 000f 	ands.w	r0, r2, #15
 8006e78:	d00a      	beq.n	8006e90 <_strtod_l+0x548>
 8006e7a:	4912      	ldr	r1, [pc, #72]	; (8006ec4 <_strtod_l+0x57c>)
 8006e7c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006e80:	ed91 7b00 	vldr	d7, [r1]
 8006e84:	ec49 8b16 	vmov	d6, r8, r9
 8006e88:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006e8c:	ec59 8b17 	vmov	r8, r9, d7
 8006e90:	1112      	asrs	r2, r2, #4
 8006e92:	d0de      	beq.n	8006e52 <_strtod_l+0x50a>
 8006e94:	2a1f      	cmp	r2, #31
 8006e96:	dd1f      	ble.n	8006ed8 <_strtod_l+0x590>
 8006e98:	2500      	movs	r5, #0
 8006e9a:	462e      	mov	r6, r5
 8006e9c:	9506      	str	r5, [sp, #24]
 8006e9e:	462f      	mov	r7, r5
 8006ea0:	2322      	movs	r3, #34	; 0x22
 8006ea2:	f04f 0800 	mov.w	r8, #0
 8006ea6:	f04f 0900 	mov.w	r9, #0
 8006eaa:	6023      	str	r3, [r4, #0]
 8006eac:	e78e      	b.n	8006dcc <_strtod_l+0x484>
 8006eae:	bf00      	nop
 8006eb0:	0800a375 	.word	0x0800a375
 8006eb4:	0800a3b8 	.word	0x0800a3b8
 8006eb8:	0800a36d 	.word	0x0800a36d
 8006ebc:	0800a4fc 	.word	0x0800a4fc
 8006ec0:	0800a810 	.word	0x0800a810
 8006ec4:	0800a6f0 	.word	0x0800a6f0
 8006ec8:	0800a6c8 	.word	0x0800a6c8
 8006ecc:	7ca00000 	.word	0x7ca00000
 8006ed0:	7ff00000 	.word	0x7ff00000
 8006ed4:	7fefffff 	.word	0x7fefffff
 8006ed8:	f012 0110 	ands.w	r1, r2, #16
 8006edc:	bf18      	it	ne
 8006ede:	216a      	movne	r1, #106	; 0x6a
 8006ee0:	9104      	str	r1, [sp, #16]
 8006ee2:	ec49 8b17 	vmov	d7, r8, r9
 8006ee6:	49be      	ldr	r1, [pc, #760]	; (80071e0 <_strtod_l+0x898>)
 8006ee8:	2000      	movs	r0, #0
 8006eea:	07d6      	lsls	r6, r2, #31
 8006eec:	d504      	bpl.n	8006ef8 <_strtod_l+0x5b0>
 8006eee:	ed91 6b00 	vldr	d6, [r1]
 8006ef2:	2001      	movs	r0, #1
 8006ef4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ef8:	1052      	asrs	r2, r2, #1
 8006efa:	f101 0108 	add.w	r1, r1, #8
 8006efe:	d1f4      	bne.n	8006eea <_strtod_l+0x5a2>
 8006f00:	b108      	cbz	r0, 8006f06 <_strtod_l+0x5be>
 8006f02:	ec59 8b17 	vmov	r8, r9, d7
 8006f06:	9a04      	ldr	r2, [sp, #16]
 8006f08:	b1c2      	cbz	r2, 8006f3c <_strtod_l+0x5f4>
 8006f0a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8006f0e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8006f12:	2a00      	cmp	r2, #0
 8006f14:	4648      	mov	r0, r9
 8006f16:	dd11      	ble.n	8006f3c <_strtod_l+0x5f4>
 8006f18:	2a1f      	cmp	r2, #31
 8006f1a:	f340 812e 	ble.w	800717a <_strtod_l+0x832>
 8006f1e:	2a34      	cmp	r2, #52	; 0x34
 8006f20:	bfde      	ittt	le
 8006f22:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8006f26:	f04f 32ff 	movle.w	r2, #4294967295
 8006f2a:	fa02 f101 	lslle.w	r1, r2, r1
 8006f2e:	f04f 0800 	mov.w	r8, #0
 8006f32:	bfcc      	ite	gt
 8006f34:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006f38:	ea01 0900 	andle.w	r9, r1, r0
 8006f3c:	ec49 8b17 	vmov	d7, r8, r9
 8006f40:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f48:	d0a6      	beq.n	8006e98 <_strtod_l+0x550>
 8006f4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f4c:	9200      	str	r2, [sp, #0]
 8006f4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006f50:	9a06      	ldr	r2, [sp, #24]
 8006f52:	4620      	mov	r0, r4
 8006f54:	f001 fe6e 	bl	8008c34 <__s2b>
 8006f58:	9006      	str	r0, [sp, #24]
 8006f5a:	2800      	cmp	r0, #0
 8006f5c:	f43f af2c 	beq.w	8006db8 <_strtod_l+0x470>
 8006f60:	9b07      	ldr	r3, [sp, #28]
 8006f62:	1b7d      	subs	r5, r7, r5
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	bfb4      	ite	lt
 8006f68:	462b      	movlt	r3, r5
 8006f6a:	2300      	movge	r3, #0
 8006f6c:	9309      	str	r3, [sp, #36]	; 0x24
 8006f6e:	9b07      	ldr	r3, [sp, #28]
 8006f70:	ed9f 9b93 	vldr	d9, [pc, #588]	; 80071c0 <_strtod_l+0x878>
 8006f74:	ed9f ab94 	vldr	d10, [pc, #592]	; 80071c8 <_strtod_l+0x880>
 8006f78:	ed9f bb95 	vldr	d11, [pc, #596]	; 80071d0 <_strtod_l+0x888>
 8006f7c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006f80:	2500      	movs	r5, #0
 8006f82:	930c      	str	r3, [sp, #48]	; 0x30
 8006f84:	462e      	mov	r6, r5
 8006f86:	9b06      	ldr	r3, [sp, #24]
 8006f88:	4620      	mov	r0, r4
 8006f8a:	6859      	ldr	r1, [r3, #4]
 8006f8c:	f001 fdaa 	bl	8008ae4 <_Balloc>
 8006f90:	4607      	mov	r7, r0
 8006f92:	2800      	cmp	r0, #0
 8006f94:	f43f af14 	beq.w	8006dc0 <_strtod_l+0x478>
 8006f98:	9b06      	ldr	r3, [sp, #24]
 8006f9a:	691a      	ldr	r2, [r3, #16]
 8006f9c:	3202      	adds	r2, #2
 8006f9e:	f103 010c 	add.w	r1, r3, #12
 8006fa2:	0092      	lsls	r2, r2, #2
 8006fa4:	300c      	adds	r0, #12
 8006fa6:	f001 fd8f 	bl	8008ac8 <memcpy>
 8006faa:	ec49 8b10 	vmov	d0, r8, r9
 8006fae:	aa14      	add	r2, sp, #80	; 0x50
 8006fb0:	a913      	add	r1, sp, #76	; 0x4c
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	f002 f984 	bl	80092c0 <__d2b>
 8006fb8:	ec49 8b18 	vmov	d8, r8, r9
 8006fbc:	9012      	str	r0, [sp, #72]	; 0x48
 8006fbe:	2800      	cmp	r0, #0
 8006fc0:	f43f aefe 	beq.w	8006dc0 <_strtod_l+0x478>
 8006fc4:	2101      	movs	r1, #1
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	f001 fece 	bl	8008d68 <__i2b>
 8006fcc:	4606      	mov	r6, r0
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	f43f aef6 	beq.w	8006dc0 <_strtod_l+0x478>
 8006fd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fd6:	9914      	ldr	r1, [sp, #80]	; 0x50
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	bfab      	itete	ge
 8006fdc:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8006fde:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8006fe0:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8006fe4:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8006fe8:	bfac      	ite	ge
 8006fea:	eb03 0b02 	addge.w	fp, r3, r2
 8006fee:	eba2 0a03 	sublt.w	sl, r2, r3
 8006ff2:	9a04      	ldr	r2, [sp, #16]
 8006ff4:	1a9b      	subs	r3, r3, r2
 8006ff6:	440b      	add	r3, r1
 8006ff8:	4a7a      	ldr	r2, [pc, #488]	; (80071e4 <_strtod_l+0x89c>)
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8007002:	f280 80cd 	bge.w	80071a0 <_strtod_l+0x858>
 8007006:	1ad2      	subs	r2, r2, r3
 8007008:	2a1f      	cmp	r2, #31
 800700a:	eba1 0102 	sub.w	r1, r1, r2
 800700e:	f04f 0001 	mov.w	r0, #1
 8007012:	f300 80b9 	bgt.w	8007188 <_strtod_l+0x840>
 8007016:	fa00 f302 	lsl.w	r3, r0, r2
 800701a:	930b      	str	r3, [sp, #44]	; 0x2c
 800701c:	2300      	movs	r3, #0
 800701e:	930a      	str	r3, [sp, #40]	; 0x28
 8007020:	eb0b 0301 	add.w	r3, fp, r1
 8007024:	9a04      	ldr	r2, [sp, #16]
 8007026:	459b      	cmp	fp, r3
 8007028:	448a      	add	sl, r1
 800702a:	4492      	add	sl, r2
 800702c:	465a      	mov	r2, fp
 800702e:	bfa8      	it	ge
 8007030:	461a      	movge	r2, r3
 8007032:	4552      	cmp	r2, sl
 8007034:	bfa8      	it	ge
 8007036:	4652      	movge	r2, sl
 8007038:	2a00      	cmp	r2, #0
 800703a:	bfc2      	ittt	gt
 800703c:	1a9b      	subgt	r3, r3, r2
 800703e:	ebaa 0a02 	subgt.w	sl, sl, r2
 8007042:	ebab 0b02 	subgt.w	fp, fp, r2
 8007046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007048:	2a00      	cmp	r2, #0
 800704a:	dd18      	ble.n	800707e <_strtod_l+0x736>
 800704c:	4631      	mov	r1, r6
 800704e:	4620      	mov	r0, r4
 8007050:	930f      	str	r3, [sp, #60]	; 0x3c
 8007052:	f001 ff49 	bl	8008ee8 <__pow5mult>
 8007056:	4606      	mov	r6, r0
 8007058:	2800      	cmp	r0, #0
 800705a:	f43f aeb1 	beq.w	8006dc0 <_strtod_l+0x478>
 800705e:	4601      	mov	r1, r0
 8007060:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007062:	4620      	mov	r0, r4
 8007064:	f001 fe96 	bl	8008d94 <__multiply>
 8007068:	900e      	str	r0, [sp, #56]	; 0x38
 800706a:	2800      	cmp	r0, #0
 800706c:	f43f aea8 	beq.w	8006dc0 <_strtod_l+0x478>
 8007070:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007072:	4620      	mov	r0, r4
 8007074:	f001 fd76 	bl	8008b64 <_Bfree>
 8007078:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800707a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800707c:	9212      	str	r2, [sp, #72]	; 0x48
 800707e:	2b00      	cmp	r3, #0
 8007080:	f300 8093 	bgt.w	80071aa <_strtod_l+0x862>
 8007084:	9b07      	ldr	r3, [sp, #28]
 8007086:	2b00      	cmp	r3, #0
 8007088:	dd08      	ble.n	800709c <_strtod_l+0x754>
 800708a:	4639      	mov	r1, r7
 800708c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800708e:	4620      	mov	r0, r4
 8007090:	f001 ff2a 	bl	8008ee8 <__pow5mult>
 8007094:	4607      	mov	r7, r0
 8007096:	2800      	cmp	r0, #0
 8007098:	f43f ae92 	beq.w	8006dc0 <_strtod_l+0x478>
 800709c:	f1ba 0f00 	cmp.w	sl, #0
 80070a0:	dd08      	ble.n	80070b4 <_strtod_l+0x76c>
 80070a2:	4639      	mov	r1, r7
 80070a4:	4652      	mov	r2, sl
 80070a6:	4620      	mov	r0, r4
 80070a8:	f001 ff78 	bl	8008f9c <__lshift>
 80070ac:	4607      	mov	r7, r0
 80070ae:	2800      	cmp	r0, #0
 80070b0:	f43f ae86 	beq.w	8006dc0 <_strtod_l+0x478>
 80070b4:	f1bb 0f00 	cmp.w	fp, #0
 80070b8:	dd08      	ble.n	80070cc <_strtod_l+0x784>
 80070ba:	4631      	mov	r1, r6
 80070bc:	465a      	mov	r2, fp
 80070be:	4620      	mov	r0, r4
 80070c0:	f001 ff6c 	bl	8008f9c <__lshift>
 80070c4:	4606      	mov	r6, r0
 80070c6:	2800      	cmp	r0, #0
 80070c8:	f43f ae7a 	beq.w	8006dc0 <_strtod_l+0x478>
 80070cc:	9912      	ldr	r1, [sp, #72]	; 0x48
 80070ce:	463a      	mov	r2, r7
 80070d0:	4620      	mov	r0, r4
 80070d2:	f001 ffef 	bl	80090b4 <__mdiff>
 80070d6:	4605      	mov	r5, r0
 80070d8:	2800      	cmp	r0, #0
 80070da:	f43f ae71 	beq.w	8006dc0 <_strtod_l+0x478>
 80070de:	2300      	movs	r3, #0
 80070e0:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 80070e4:	60c3      	str	r3, [r0, #12]
 80070e6:	4631      	mov	r1, r6
 80070e8:	f001 ffc8 	bl	800907c <__mcmp>
 80070ec:	2800      	cmp	r0, #0
 80070ee:	da7d      	bge.n	80071ec <_strtod_l+0x8a4>
 80070f0:	ea5a 0308 	orrs.w	r3, sl, r8
 80070f4:	f040 80a3 	bne.w	800723e <_strtod_l+0x8f6>
 80070f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	f040 809e 	bne.w	800723e <_strtod_l+0x8f6>
 8007102:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007106:	0d1b      	lsrs	r3, r3, #20
 8007108:	051b      	lsls	r3, r3, #20
 800710a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800710e:	f240 8096 	bls.w	800723e <_strtod_l+0x8f6>
 8007112:	696b      	ldr	r3, [r5, #20]
 8007114:	b91b      	cbnz	r3, 800711e <_strtod_l+0x7d6>
 8007116:	692b      	ldr	r3, [r5, #16]
 8007118:	2b01      	cmp	r3, #1
 800711a:	f340 8090 	ble.w	800723e <_strtod_l+0x8f6>
 800711e:	4629      	mov	r1, r5
 8007120:	2201      	movs	r2, #1
 8007122:	4620      	mov	r0, r4
 8007124:	f001 ff3a 	bl	8008f9c <__lshift>
 8007128:	4631      	mov	r1, r6
 800712a:	4605      	mov	r5, r0
 800712c:	f001 ffa6 	bl	800907c <__mcmp>
 8007130:	2800      	cmp	r0, #0
 8007132:	f340 8084 	ble.w	800723e <_strtod_l+0x8f6>
 8007136:	9904      	ldr	r1, [sp, #16]
 8007138:	4a2b      	ldr	r2, [pc, #172]	; (80071e8 <_strtod_l+0x8a0>)
 800713a:	464b      	mov	r3, r9
 800713c:	2900      	cmp	r1, #0
 800713e:	f000 809d 	beq.w	800727c <_strtod_l+0x934>
 8007142:	ea02 0109 	and.w	r1, r2, r9
 8007146:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800714a:	f300 8097 	bgt.w	800727c <_strtod_l+0x934>
 800714e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007152:	f77f aea5 	ble.w	8006ea0 <_strtod_l+0x558>
 8007156:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80071d8 <_strtod_l+0x890>
 800715a:	ec49 8b16 	vmov	d6, r8, r9
 800715e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007162:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007166:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800716a:	4313      	orrs	r3, r2
 800716c:	bf08      	it	eq
 800716e:	2322      	moveq	r3, #34	; 0x22
 8007170:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007174:	bf08      	it	eq
 8007176:	6023      	streq	r3, [r4, #0]
 8007178:	e62c      	b.n	8006dd4 <_strtod_l+0x48c>
 800717a:	f04f 31ff 	mov.w	r1, #4294967295
 800717e:	fa01 f202 	lsl.w	r2, r1, r2
 8007182:	ea02 0808 	and.w	r8, r2, r8
 8007186:	e6d9      	b.n	8006f3c <_strtod_l+0x5f4>
 8007188:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800718c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8007190:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8007194:	33e2      	adds	r3, #226	; 0xe2
 8007196:	fa00 f303 	lsl.w	r3, r0, r3
 800719a:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800719e:	e73f      	b.n	8007020 <_strtod_l+0x6d8>
 80071a0:	2200      	movs	r2, #0
 80071a2:	2301      	movs	r3, #1
 80071a4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80071a8:	e73a      	b.n	8007020 <_strtod_l+0x6d8>
 80071aa:	9912      	ldr	r1, [sp, #72]	; 0x48
 80071ac:	461a      	mov	r2, r3
 80071ae:	4620      	mov	r0, r4
 80071b0:	f001 fef4 	bl	8008f9c <__lshift>
 80071b4:	9012      	str	r0, [sp, #72]	; 0x48
 80071b6:	2800      	cmp	r0, #0
 80071b8:	f47f af64 	bne.w	8007084 <_strtod_l+0x73c>
 80071bc:	e600      	b.n	8006dc0 <_strtod_l+0x478>
 80071be:	bf00      	nop
 80071c0:	94a03595 	.word	0x94a03595
 80071c4:	3fcfffff 	.word	0x3fcfffff
 80071c8:	94a03595 	.word	0x94a03595
 80071cc:	3fdfffff 	.word	0x3fdfffff
 80071d0:	35afe535 	.word	0x35afe535
 80071d4:	3fe00000 	.word	0x3fe00000
 80071d8:	00000000 	.word	0x00000000
 80071dc:	39500000 	.word	0x39500000
 80071e0:	0800a3d0 	.word	0x0800a3d0
 80071e4:	fffffc02 	.word	0xfffffc02
 80071e8:	7ff00000 	.word	0x7ff00000
 80071ec:	46cb      	mov	fp, r9
 80071ee:	d15f      	bne.n	80072b0 <_strtod_l+0x968>
 80071f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071f4:	f1ba 0f00 	cmp.w	sl, #0
 80071f8:	d02a      	beq.n	8007250 <_strtod_l+0x908>
 80071fa:	4aa7      	ldr	r2, [pc, #668]	; (8007498 <_strtod_l+0xb50>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d12b      	bne.n	8007258 <_strtod_l+0x910>
 8007200:	9b04      	ldr	r3, [sp, #16]
 8007202:	4642      	mov	r2, r8
 8007204:	b1fb      	cbz	r3, 8007246 <_strtod_l+0x8fe>
 8007206:	4ba5      	ldr	r3, [pc, #660]	; (800749c <_strtod_l+0xb54>)
 8007208:	ea09 0303 	and.w	r3, r9, r3
 800720c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007210:	f04f 31ff 	mov.w	r1, #4294967295
 8007214:	d81a      	bhi.n	800724c <_strtod_l+0x904>
 8007216:	0d1b      	lsrs	r3, r3, #20
 8007218:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800721c:	fa01 f303 	lsl.w	r3, r1, r3
 8007220:	429a      	cmp	r2, r3
 8007222:	d119      	bne.n	8007258 <_strtod_l+0x910>
 8007224:	4b9e      	ldr	r3, [pc, #632]	; (80074a0 <_strtod_l+0xb58>)
 8007226:	459b      	cmp	fp, r3
 8007228:	d102      	bne.n	8007230 <_strtod_l+0x8e8>
 800722a:	3201      	adds	r2, #1
 800722c:	f43f adc8 	beq.w	8006dc0 <_strtod_l+0x478>
 8007230:	4b9a      	ldr	r3, [pc, #616]	; (800749c <_strtod_l+0xb54>)
 8007232:	ea0b 0303 	and.w	r3, fp, r3
 8007236:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800723a:	f04f 0800 	mov.w	r8, #0
 800723e:	9b04      	ldr	r3, [sp, #16]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d188      	bne.n	8007156 <_strtod_l+0x80e>
 8007244:	e5c6      	b.n	8006dd4 <_strtod_l+0x48c>
 8007246:	f04f 33ff 	mov.w	r3, #4294967295
 800724a:	e7e9      	b.n	8007220 <_strtod_l+0x8d8>
 800724c:	460b      	mov	r3, r1
 800724e:	e7e7      	b.n	8007220 <_strtod_l+0x8d8>
 8007250:	ea53 0308 	orrs.w	r3, r3, r8
 8007254:	f43f af6f 	beq.w	8007136 <_strtod_l+0x7ee>
 8007258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800725a:	b1cb      	cbz	r3, 8007290 <_strtod_l+0x948>
 800725c:	ea13 0f0b 	tst.w	r3, fp
 8007260:	d0ed      	beq.n	800723e <_strtod_l+0x8f6>
 8007262:	9a04      	ldr	r2, [sp, #16]
 8007264:	4640      	mov	r0, r8
 8007266:	4649      	mov	r1, r9
 8007268:	f1ba 0f00 	cmp.w	sl, #0
 800726c:	d014      	beq.n	8007298 <_strtod_l+0x950>
 800726e:	f7ff fb51 	bl	8006914 <sulp>
 8007272:	ee38 7b00 	vadd.f64	d7, d8, d0
 8007276:	ec59 8b17 	vmov	r8, r9, d7
 800727a:	e7e0      	b.n	800723e <_strtod_l+0x8f6>
 800727c:	4013      	ands	r3, r2
 800727e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007282:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007286:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800728a:	f04f 38ff 	mov.w	r8, #4294967295
 800728e:	e7d6      	b.n	800723e <_strtod_l+0x8f6>
 8007290:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007292:	ea13 0f08 	tst.w	r3, r8
 8007296:	e7e3      	b.n	8007260 <_strtod_l+0x918>
 8007298:	f7ff fb3c 	bl	8006914 <sulp>
 800729c:	ee38 0b40 	vsub.f64	d0, d8, d0
 80072a0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80072a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072a8:	ec59 8b10 	vmov	r8, r9, d0
 80072ac:	d1c7      	bne.n	800723e <_strtod_l+0x8f6>
 80072ae:	e5f7      	b.n	8006ea0 <_strtod_l+0x558>
 80072b0:	4631      	mov	r1, r6
 80072b2:	4628      	mov	r0, r5
 80072b4:	f002 f860 	bl	8009378 <__ratio>
 80072b8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80072bc:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80072c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072c4:	d865      	bhi.n	8007392 <_strtod_l+0xa4a>
 80072c6:	f1ba 0f00 	cmp.w	sl, #0
 80072ca:	d042      	beq.n	8007352 <_strtod_l+0xa0a>
 80072cc:	4b75      	ldr	r3, [pc, #468]	; (80074a4 <_strtod_l+0xb5c>)
 80072ce:	2200      	movs	r2, #0
 80072d0:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80072d4:	4871      	ldr	r0, [pc, #452]	; (800749c <_strtod_l+0xb54>)
 80072d6:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 80074b0 <_strtod_l+0xb68>
 80072da:	ea0b 0100 	and.w	r1, fp, r0
 80072de:	4561      	cmp	r1, ip
 80072e0:	f040 808e 	bne.w	8007400 <_strtod_l+0xab8>
 80072e4:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 80072e8:	ec49 8b10 	vmov	d0, r8, r9
 80072ec:	ec43 2b1c 	vmov	d12, r2, r3
 80072f0:	910a      	str	r1, [sp, #40]	; 0x28
 80072f2:	f001 ff69 	bl	80091c8 <__ulp>
 80072f6:	ec49 8b1e 	vmov	d14, r8, r9
 80072fa:	4868      	ldr	r0, [pc, #416]	; (800749c <_strtod_l+0xb54>)
 80072fc:	eeac eb00 	vfma.f64	d14, d12, d0
 8007300:	ee1e 3a90 	vmov	r3, s29
 8007304:	4a68      	ldr	r2, [pc, #416]	; (80074a8 <_strtod_l+0xb60>)
 8007306:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007308:	4018      	ands	r0, r3
 800730a:	4290      	cmp	r0, r2
 800730c:	ec59 8b1e 	vmov	r8, r9, d14
 8007310:	d94e      	bls.n	80073b0 <_strtod_l+0xa68>
 8007312:	ee18 3a90 	vmov	r3, s17
 8007316:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800731a:	4293      	cmp	r3, r2
 800731c:	d104      	bne.n	8007328 <_strtod_l+0x9e0>
 800731e:	ee18 3a10 	vmov	r3, s16
 8007322:	3301      	adds	r3, #1
 8007324:	f43f ad4c 	beq.w	8006dc0 <_strtod_l+0x478>
 8007328:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80074a0 <_strtod_l+0xb58>
 800732c:	f04f 38ff 	mov.w	r8, #4294967295
 8007330:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007332:	4620      	mov	r0, r4
 8007334:	f001 fc16 	bl	8008b64 <_Bfree>
 8007338:	4639      	mov	r1, r7
 800733a:	4620      	mov	r0, r4
 800733c:	f001 fc12 	bl	8008b64 <_Bfree>
 8007340:	4631      	mov	r1, r6
 8007342:	4620      	mov	r0, r4
 8007344:	f001 fc0e 	bl	8008b64 <_Bfree>
 8007348:	4629      	mov	r1, r5
 800734a:	4620      	mov	r0, r4
 800734c:	f001 fc0a 	bl	8008b64 <_Bfree>
 8007350:	e619      	b.n	8006f86 <_strtod_l+0x63e>
 8007352:	f1b8 0f00 	cmp.w	r8, #0
 8007356:	d112      	bne.n	800737e <_strtod_l+0xa36>
 8007358:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800735c:	b9b3      	cbnz	r3, 800738c <_strtod_l+0xa44>
 800735e:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8007362:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800736a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800736e:	bf58      	it	pl
 8007370:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 8007374:	eeb1 7b4d 	vneg.f64	d7, d13
 8007378:	ec53 2b17 	vmov	r2, r3, d7
 800737c:	e7aa      	b.n	80072d4 <_strtod_l+0x98c>
 800737e:	f1b8 0f01 	cmp.w	r8, #1
 8007382:	d103      	bne.n	800738c <_strtod_l+0xa44>
 8007384:	f1b9 0f00 	cmp.w	r9, #0
 8007388:	f43f ad8a 	beq.w	8006ea0 <_strtod_l+0x558>
 800738c:	4b47      	ldr	r3, [pc, #284]	; (80074ac <_strtod_l+0xb64>)
 800738e:	2200      	movs	r2, #0
 8007390:	e79e      	b.n	80072d0 <_strtod_l+0x988>
 8007392:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8007396:	ee20 db0d 	vmul.f64	d13, d0, d13
 800739a:	f1ba 0f00 	cmp.w	sl, #0
 800739e:	d104      	bne.n	80073aa <_strtod_l+0xa62>
 80073a0:	eeb1 7b4d 	vneg.f64	d7, d13
 80073a4:	ec53 2b17 	vmov	r2, r3, d7
 80073a8:	e794      	b.n	80072d4 <_strtod_l+0x98c>
 80073aa:	eeb0 7b4d 	vmov.f64	d7, d13
 80073ae:	e7f9      	b.n	80073a4 <_strtod_l+0xa5c>
 80073b0:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80073b4:	9b04      	ldr	r3, [sp, #16]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1ba      	bne.n	8007330 <_strtod_l+0x9e8>
 80073ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80073be:	0d1b      	lsrs	r3, r3, #20
 80073c0:	051b      	lsls	r3, r3, #20
 80073c2:	4299      	cmp	r1, r3
 80073c4:	d1b4      	bne.n	8007330 <_strtod_l+0x9e8>
 80073c6:	ec51 0b1d 	vmov	r0, r1, d13
 80073ca:	f7f9 f9b5 	bl	8000738 <__aeabi_d2lz>
 80073ce:	f7f9 f96d 	bl	80006ac <__aeabi_l2d>
 80073d2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073d6:	ec41 0b17 	vmov	d7, r0, r1
 80073da:	ea43 0308 	orr.w	r3, r3, r8
 80073de:	ea53 030a 	orrs.w	r3, r3, sl
 80073e2:	ee3d db47 	vsub.f64	d13, d13, d7
 80073e6:	d03c      	beq.n	8007462 <_strtod_l+0xb1a>
 80073e8:	eeb4 dbca 	vcmpe.f64	d13, d10
 80073ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073f0:	f53f acf0 	bmi.w	8006dd4 <_strtod_l+0x48c>
 80073f4:	eeb4 dbcb 	vcmpe.f64	d13, d11
 80073f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073fc:	dd98      	ble.n	8007330 <_strtod_l+0x9e8>
 80073fe:	e4e9      	b.n	8006dd4 <_strtod_l+0x48c>
 8007400:	9804      	ldr	r0, [sp, #16]
 8007402:	b1f0      	cbz	r0, 8007442 <_strtod_l+0xafa>
 8007404:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8007408:	d81b      	bhi.n	8007442 <_strtod_l+0xafa>
 800740a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8007490 <_strtod_l+0xb48>
 800740e:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8007412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007416:	d811      	bhi.n	800743c <_strtod_l+0xaf4>
 8007418:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800741c:	ee1d 3a10 	vmov	r3, s26
 8007420:	2b01      	cmp	r3, #1
 8007422:	bf38      	it	cc
 8007424:	2301      	movcc	r3, #1
 8007426:	ee0d 3a10 	vmov	s26, r3
 800742a:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800742e:	f1ba 0f00 	cmp.w	sl, #0
 8007432:	d113      	bne.n	800745c <_strtod_l+0xb14>
 8007434:	eeb1 7b4d 	vneg.f64	d7, d13
 8007438:	ec53 2b17 	vmov	r2, r3, d7
 800743c:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8007440:	1a43      	subs	r3, r0, r1
 8007442:	eeb0 0b48 	vmov.f64	d0, d8
 8007446:	ec43 2b1c 	vmov	d12, r2, r3
 800744a:	910a      	str	r1, [sp, #40]	; 0x28
 800744c:	f001 febc 	bl	80091c8 <__ulp>
 8007450:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007452:	eeac 8b00 	vfma.f64	d8, d12, d0
 8007456:	ec59 8b18 	vmov	r8, r9, d8
 800745a:	e7ab      	b.n	80073b4 <_strtod_l+0xa6c>
 800745c:	eeb0 7b4d 	vmov.f64	d7, d13
 8007460:	e7ea      	b.n	8007438 <_strtod_l+0xaf0>
 8007462:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8007466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800746a:	f57f af61 	bpl.w	8007330 <_strtod_l+0x9e8>
 800746e:	e4b1      	b.n	8006dd4 <_strtod_l+0x48c>
 8007470:	2300      	movs	r3, #0
 8007472:	9308      	str	r3, [sp, #32]
 8007474:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007476:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007478:	6013      	str	r3, [r2, #0]
 800747a:	f7ff baad 	b.w	80069d8 <_strtod_l+0x90>
 800747e:	2a65      	cmp	r2, #101	; 0x65
 8007480:	f43f ab9f 	beq.w	8006bc2 <_strtod_l+0x27a>
 8007484:	2a45      	cmp	r2, #69	; 0x45
 8007486:	f43f ab9c 	beq.w	8006bc2 <_strtod_l+0x27a>
 800748a:	2101      	movs	r1, #1
 800748c:	f7ff bbd4 	b.w	8006c38 <_strtod_l+0x2f0>
 8007490:	ffc00000 	.word	0xffc00000
 8007494:	41dfffff 	.word	0x41dfffff
 8007498:	000fffff 	.word	0x000fffff
 800749c:	7ff00000 	.word	0x7ff00000
 80074a0:	7fefffff 	.word	0x7fefffff
 80074a4:	3ff00000 	.word	0x3ff00000
 80074a8:	7c9fffff 	.word	0x7c9fffff
 80074ac:	bff00000 	.word	0xbff00000
 80074b0:	7fe00000 	.word	0x7fe00000

080074b4 <_strtod_r>:
 80074b4:	4b01      	ldr	r3, [pc, #4]	; (80074bc <_strtod_r+0x8>)
 80074b6:	f7ff ba47 	b.w	8006948 <_strtod_l>
 80074ba:	bf00      	nop
 80074bc:	24000078 	.word	0x24000078

080074c0 <_strtol_l.constprop.0>:
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074c6:	d001      	beq.n	80074cc <_strtol_l.constprop.0+0xc>
 80074c8:	2b24      	cmp	r3, #36	; 0x24
 80074ca:	d906      	bls.n	80074da <_strtol_l.constprop.0+0x1a>
 80074cc:	f7fe fb6a 	bl	8005ba4 <__errno>
 80074d0:	2316      	movs	r3, #22
 80074d2:	6003      	str	r3, [r0, #0]
 80074d4:	2000      	movs	r0, #0
 80074d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074da:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80075c0 <_strtol_l.constprop.0+0x100>
 80074de:	460d      	mov	r5, r1
 80074e0:	462e      	mov	r6, r5
 80074e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074e6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80074ea:	f017 0708 	ands.w	r7, r7, #8
 80074ee:	d1f7      	bne.n	80074e0 <_strtol_l.constprop.0+0x20>
 80074f0:	2c2d      	cmp	r4, #45	; 0x2d
 80074f2:	d132      	bne.n	800755a <_strtol_l.constprop.0+0x9a>
 80074f4:	782c      	ldrb	r4, [r5, #0]
 80074f6:	2701      	movs	r7, #1
 80074f8:	1cb5      	adds	r5, r6, #2
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d05b      	beq.n	80075b6 <_strtol_l.constprop.0+0xf6>
 80074fe:	2b10      	cmp	r3, #16
 8007500:	d109      	bne.n	8007516 <_strtol_l.constprop.0+0x56>
 8007502:	2c30      	cmp	r4, #48	; 0x30
 8007504:	d107      	bne.n	8007516 <_strtol_l.constprop.0+0x56>
 8007506:	782c      	ldrb	r4, [r5, #0]
 8007508:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800750c:	2c58      	cmp	r4, #88	; 0x58
 800750e:	d14d      	bne.n	80075ac <_strtol_l.constprop.0+0xec>
 8007510:	786c      	ldrb	r4, [r5, #1]
 8007512:	2310      	movs	r3, #16
 8007514:	3502      	adds	r5, #2
 8007516:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800751a:	f108 38ff 	add.w	r8, r8, #4294967295
 800751e:	f04f 0c00 	mov.w	ip, #0
 8007522:	fbb8 f9f3 	udiv	r9, r8, r3
 8007526:	4666      	mov	r6, ip
 8007528:	fb03 8a19 	mls	sl, r3, r9, r8
 800752c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007530:	f1be 0f09 	cmp.w	lr, #9
 8007534:	d816      	bhi.n	8007564 <_strtol_l.constprop.0+0xa4>
 8007536:	4674      	mov	r4, lr
 8007538:	42a3      	cmp	r3, r4
 800753a:	dd24      	ble.n	8007586 <_strtol_l.constprop.0+0xc6>
 800753c:	f1bc 0f00 	cmp.w	ip, #0
 8007540:	db1e      	blt.n	8007580 <_strtol_l.constprop.0+0xc0>
 8007542:	45b1      	cmp	r9, r6
 8007544:	d31c      	bcc.n	8007580 <_strtol_l.constprop.0+0xc0>
 8007546:	d101      	bne.n	800754c <_strtol_l.constprop.0+0x8c>
 8007548:	45a2      	cmp	sl, r4
 800754a:	db19      	blt.n	8007580 <_strtol_l.constprop.0+0xc0>
 800754c:	fb06 4603 	mla	r6, r6, r3, r4
 8007550:	f04f 0c01 	mov.w	ip, #1
 8007554:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007558:	e7e8      	b.n	800752c <_strtol_l.constprop.0+0x6c>
 800755a:	2c2b      	cmp	r4, #43	; 0x2b
 800755c:	bf04      	itt	eq
 800755e:	782c      	ldrbeq	r4, [r5, #0]
 8007560:	1cb5      	addeq	r5, r6, #2
 8007562:	e7ca      	b.n	80074fa <_strtol_l.constprop.0+0x3a>
 8007564:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007568:	f1be 0f19 	cmp.w	lr, #25
 800756c:	d801      	bhi.n	8007572 <_strtol_l.constprop.0+0xb2>
 800756e:	3c37      	subs	r4, #55	; 0x37
 8007570:	e7e2      	b.n	8007538 <_strtol_l.constprop.0+0x78>
 8007572:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007576:	f1be 0f19 	cmp.w	lr, #25
 800757a:	d804      	bhi.n	8007586 <_strtol_l.constprop.0+0xc6>
 800757c:	3c57      	subs	r4, #87	; 0x57
 800757e:	e7db      	b.n	8007538 <_strtol_l.constprop.0+0x78>
 8007580:	f04f 3cff 	mov.w	ip, #4294967295
 8007584:	e7e6      	b.n	8007554 <_strtol_l.constprop.0+0x94>
 8007586:	f1bc 0f00 	cmp.w	ip, #0
 800758a:	da05      	bge.n	8007598 <_strtol_l.constprop.0+0xd8>
 800758c:	2322      	movs	r3, #34	; 0x22
 800758e:	6003      	str	r3, [r0, #0]
 8007590:	4646      	mov	r6, r8
 8007592:	b942      	cbnz	r2, 80075a6 <_strtol_l.constprop.0+0xe6>
 8007594:	4630      	mov	r0, r6
 8007596:	e79e      	b.n	80074d6 <_strtol_l.constprop.0+0x16>
 8007598:	b107      	cbz	r7, 800759c <_strtol_l.constprop.0+0xdc>
 800759a:	4276      	negs	r6, r6
 800759c:	2a00      	cmp	r2, #0
 800759e:	d0f9      	beq.n	8007594 <_strtol_l.constprop.0+0xd4>
 80075a0:	f1bc 0f00 	cmp.w	ip, #0
 80075a4:	d000      	beq.n	80075a8 <_strtol_l.constprop.0+0xe8>
 80075a6:	1e69      	subs	r1, r5, #1
 80075a8:	6011      	str	r1, [r2, #0]
 80075aa:	e7f3      	b.n	8007594 <_strtol_l.constprop.0+0xd4>
 80075ac:	2430      	movs	r4, #48	; 0x30
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1b1      	bne.n	8007516 <_strtol_l.constprop.0+0x56>
 80075b2:	2308      	movs	r3, #8
 80075b4:	e7af      	b.n	8007516 <_strtol_l.constprop.0+0x56>
 80075b6:	2c30      	cmp	r4, #48	; 0x30
 80075b8:	d0a5      	beq.n	8007506 <_strtol_l.constprop.0+0x46>
 80075ba:	230a      	movs	r3, #10
 80075bc:	e7ab      	b.n	8007516 <_strtol_l.constprop.0+0x56>
 80075be:	bf00      	nop
 80075c0:	0800a3f9 	.word	0x0800a3f9

080075c4 <_strtol_r>:
 80075c4:	f7ff bf7c 	b.w	80074c0 <_strtol_l.constprop.0>

080075c8 <quorem>:
 80075c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075cc:	6903      	ldr	r3, [r0, #16]
 80075ce:	690c      	ldr	r4, [r1, #16]
 80075d0:	42a3      	cmp	r3, r4
 80075d2:	4607      	mov	r7, r0
 80075d4:	f2c0 8081 	blt.w	80076da <quorem+0x112>
 80075d8:	3c01      	subs	r4, #1
 80075da:	f101 0814 	add.w	r8, r1, #20
 80075de:	f100 0514 	add.w	r5, r0, #20
 80075e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075e6:	9301      	str	r3, [sp, #4]
 80075e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80075ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075f0:	3301      	adds	r3, #1
 80075f2:	429a      	cmp	r2, r3
 80075f4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80075f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80075fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007600:	d331      	bcc.n	8007666 <quorem+0x9e>
 8007602:	f04f 0e00 	mov.w	lr, #0
 8007606:	4640      	mov	r0, r8
 8007608:	46ac      	mov	ip, r5
 800760a:	46f2      	mov	sl, lr
 800760c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007610:	b293      	uxth	r3, r2
 8007612:	fb06 e303 	mla	r3, r6, r3, lr
 8007616:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800761a:	b29b      	uxth	r3, r3
 800761c:	ebaa 0303 	sub.w	r3, sl, r3
 8007620:	f8dc a000 	ldr.w	sl, [ip]
 8007624:	0c12      	lsrs	r2, r2, #16
 8007626:	fa13 f38a 	uxtah	r3, r3, sl
 800762a:	fb06 e202 	mla	r2, r6, r2, lr
 800762e:	9300      	str	r3, [sp, #0]
 8007630:	9b00      	ldr	r3, [sp, #0]
 8007632:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007636:	b292      	uxth	r2, r2
 8007638:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800763c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007640:	f8bd 3000 	ldrh.w	r3, [sp]
 8007644:	4581      	cmp	r9, r0
 8007646:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800764a:	f84c 3b04 	str.w	r3, [ip], #4
 800764e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007652:	d2db      	bcs.n	800760c <quorem+0x44>
 8007654:	f855 300b 	ldr.w	r3, [r5, fp]
 8007658:	b92b      	cbnz	r3, 8007666 <quorem+0x9e>
 800765a:	9b01      	ldr	r3, [sp, #4]
 800765c:	3b04      	subs	r3, #4
 800765e:	429d      	cmp	r5, r3
 8007660:	461a      	mov	r2, r3
 8007662:	d32e      	bcc.n	80076c2 <quorem+0xfa>
 8007664:	613c      	str	r4, [r7, #16]
 8007666:	4638      	mov	r0, r7
 8007668:	f001 fd08 	bl	800907c <__mcmp>
 800766c:	2800      	cmp	r0, #0
 800766e:	db24      	blt.n	80076ba <quorem+0xf2>
 8007670:	3601      	adds	r6, #1
 8007672:	4628      	mov	r0, r5
 8007674:	f04f 0c00 	mov.w	ip, #0
 8007678:	f858 2b04 	ldr.w	r2, [r8], #4
 800767c:	f8d0 e000 	ldr.w	lr, [r0]
 8007680:	b293      	uxth	r3, r2
 8007682:	ebac 0303 	sub.w	r3, ip, r3
 8007686:	0c12      	lsrs	r2, r2, #16
 8007688:	fa13 f38e 	uxtah	r3, r3, lr
 800768c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007690:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007694:	b29b      	uxth	r3, r3
 8007696:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800769a:	45c1      	cmp	r9, r8
 800769c:	f840 3b04 	str.w	r3, [r0], #4
 80076a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80076a4:	d2e8      	bcs.n	8007678 <quorem+0xb0>
 80076a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076ae:	b922      	cbnz	r2, 80076ba <quorem+0xf2>
 80076b0:	3b04      	subs	r3, #4
 80076b2:	429d      	cmp	r5, r3
 80076b4:	461a      	mov	r2, r3
 80076b6:	d30a      	bcc.n	80076ce <quorem+0x106>
 80076b8:	613c      	str	r4, [r7, #16]
 80076ba:	4630      	mov	r0, r6
 80076bc:	b003      	add	sp, #12
 80076be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076c2:	6812      	ldr	r2, [r2, #0]
 80076c4:	3b04      	subs	r3, #4
 80076c6:	2a00      	cmp	r2, #0
 80076c8:	d1cc      	bne.n	8007664 <quorem+0x9c>
 80076ca:	3c01      	subs	r4, #1
 80076cc:	e7c7      	b.n	800765e <quorem+0x96>
 80076ce:	6812      	ldr	r2, [r2, #0]
 80076d0:	3b04      	subs	r3, #4
 80076d2:	2a00      	cmp	r2, #0
 80076d4:	d1f0      	bne.n	80076b8 <quorem+0xf0>
 80076d6:	3c01      	subs	r4, #1
 80076d8:	e7eb      	b.n	80076b2 <quorem+0xea>
 80076da:	2000      	movs	r0, #0
 80076dc:	e7ee      	b.n	80076bc <quorem+0xf4>
	...

080076e0 <_dtoa_r>:
 80076e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076e4:	ed2d 8b02 	vpush	{d8}
 80076e8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80076ea:	b091      	sub	sp, #68	; 0x44
 80076ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 80076f0:	ec59 8b10 	vmov	r8, r9, d0
 80076f4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80076f6:	9106      	str	r1, [sp, #24]
 80076f8:	4606      	mov	r6, r0
 80076fa:	9208      	str	r2, [sp, #32]
 80076fc:	930c      	str	r3, [sp, #48]	; 0x30
 80076fe:	b975      	cbnz	r5, 800771e <_dtoa_r+0x3e>
 8007700:	2010      	movs	r0, #16
 8007702:	f001 f9c7 	bl	8008a94 <malloc>
 8007706:	4602      	mov	r2, r0
 8007708:	6270      	str	r0, [r6, #36]	; 0x24
 800770a:	b920      	cbnz	r0, 8007716 <_dtoa_r+0x36>
 800770c:	4baa      	ldr	r3, [pc, #680]	; (80079b8 <_dtoa_r+0x2d8>)
 800770e:	21ea      	movs	r1, #234	; 0xea
 8007710:	48aa      	ldr	r0, [pc, #680]	; (80079bc <_dtoa_r+0x2dc>)
 8007712:	f002 fba1 	bl	8009e58 <__assert_func>
 8007716:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800771a:	6005      	str	r5, [r0, #0]
 800771c:	60c5      	str	r5, [r0, #12]
 800771e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007720:	6819      	ldr	r1, [r3, #0]
 8007722:	b151      	cbz	r1, 800773a <_dtoa_r+0x5a>
 8007724:	685a      	ldr	r2, [r3, #4]
 8007726:	604a      	str	r2, [r1, #4]
 8007728:	2301      	movs	r3, #1
 800772a:	4093      	lsls	r3, r2
 800772c:	608b      	str	r3, [r1, #8]
 800772e:	4630      	mov	r0, r6
 8007730:	f001 fa18 	bl	8008b64 <_Bfree>
 8007734:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007736:	2200      	movs	r2, #0
 8007738:	601a      	str	r2, [r3, #0]
 800773a:	f1b9 0300 	subs.w	r3, r9, #0
 800773e:	bfbb      	ittet	lt
 8007740:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007744:	9303      	strlt	r3, [sp, #12]
 8007746:	2300      	movge	r3, #0
 8007748:	2201      	movlt	r2, #1
 800774a:	bfac      	ite	ge
 800774c:	6023      	strge	r3, [r4, #0]
 800774e:	6022      	strlt	r2, [r4, #0]
 8007750:	4b9b      	ldr	r3, [pc, #620]	; (80079c0 <_dtoa_r+0x2e0>)
 8007752:	9c03      	ldr	r4, [sp, #12]
 8007754:	43a3      	bics	r3, r4
 8007756:	d11c      	bne.n	8007792 <_dtoa_r+0xb2>
 8007758:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800775a:	f242 730f 	movw	r3, #9999	; 0x270f
 800775e:	6013      	str	r3, [r2, #0]
 8007760:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007764:	ea53 0308 	orrs.w	r3, r3, r8
 8007768:	f000 84fd 	beq.w	8008166 <_dtoa_r+0xa86>
 800776c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800776e:	b963      	cbnz	r3, 800778a <_dtoa_r+0xaa>
 8007770:	4b94      	ldr	r3, [pc, #592]	; (80079c4 <_dtoa_r+0x2e4>)
 8007772:	e01f      	b.n	80077b4 <_dtoa_r+0xd4>
 8007774:	4b94      	ldr	r3, [pc, #592]	; (80079c8 <_dtoa_r+0x2e8>)
 8007776:	9301      	str	r3, [sp, #4]
 8007778:	3308      	adds	r3, #8
 800777a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800777c:	6013      	str	r3, [r2, #0]
 800777e:	9801      	ldr	r0, [sp, #4]
 8007780:	b011      	add	sp, #68	; 0x44
 8007782:	ecbd 8b02 	vpop	{d8}
 8007786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800778a:	4b8e      	ldr	r3, [pc, #568]	; (80079c4 <_dtoa_r+0x2e4>)
 800778c:	9301      	str	r3, [sp, #4]
 800778e:	3303      	adds	r3, #3
 8007790:	e7f3      	b.n	800777a <_dtoa_r+0x9a>
 8007792:	ed9d 8b02 	vldr	d8, [sp, #8]
 8007796:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800779a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800779e:	d10b      	bne.n	80077b8 <_dtoa_r+0xd8>
 80077a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80077a2:	2301      	movs	r3, #1
 80077a4:	6013      	str	r3, [r2, #0]
 80077a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	f000 84d9 	beq.w	8008160 <_dtoa_r+0xa80>
 80077ae:	4887      	ldr	r0, [pc, #540]	; (80079cc <_dtoa_r+0x2ec>)
 80077b0:	6018      	str	r0, [r3, #0]
 80077b2:	1e43      	subs	r3, r0, #1
 80077b4:	9301      	str	r3, [sp, #4]
 80077b6:	e7e2      	b.n	800777e <_dtoa_r+0x9e>
 80077b8:	a90f      	add	r1, sp, #60	; 0x3c
 80077ba:	aa0e      	add	r2, sp, #56	; 0x38
 80077bc:	4630      	mov	r0, r6
 80077be:	eeb0 0b48 	vmov.f64	d0, d8
 80077c2:	f001 fd7d 	bl	80092c0 <__d2b>
 80077c6:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80077ca:	4605      	mov	r5, r0
 80077cc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80077ce:	2900      	cmp	r1, #0
 80077d0:	d046      	beq.n	8007860 <_dtoa_r+0x180>
 80077d2:	ee18 4a90 	vmov	r4, s17
 80077d6:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80077da:	ec53 2b18 	vmov	r2, r3, d8
 80077de:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80077e2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80077e6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80077ea:	2400      	movs	r4, #0
 80077ec:	ec43 2b16 	vmov	d6, r2, r3
 80077f0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80077f4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80079a0 <_dtoa_r+0x2c0>
 80077f8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80077fc:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80079a8 <_dtoa_r+0x2c8>
 8007800:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007804:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80079b0 <_dtoa_r+0x2d0>
 8007808:	ee07 1a90 	vmov	s15, r1
 800780c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8007810:	eeb0 7b46 	vmov.f64	d7, d6
 8007814:	eea4 7b05 	vfma.f64	d7, d4, d5
 8007818:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800781c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007824:	ee16 ba90 	vmov	fp, s13
 8007828:	940a      	str	r4, [sp, #40]	; 0x28
 800782a:	d508      	bpl.n	800783e <_dtoa_r+0x15e>
 800782c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007830:	eeb4 6b47 	vcmp.f64	d6, d7
 8007834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007838:	bf18      	it	ne
 800783a:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800783e:	f1bb 0f16 	cmp.w	fp, #22
 8007842:	d82f      	bhi.n	80078a4 <_dtoa_r+0x1c4>
 8007844:	4b62      	ldr	r3, [pc, #392]	; (80079d0 <_dtoa_r+0x2f0>)
 8007846:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800784a:	ed93 7b00 	vldr	d7, [r3]
 800784e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007856:	d501      	bpl.n	800785c <_dtoa_r+0x17c>
 8007858:	f10b 3bff 	add.w	fp, fp, #4294967295
 800785c:	2300      	movs	r3, #0
 800785e:	e022      	b.n	80078a6 <_dtoa_r+0x1c6>
 8007860:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007862:	4401      	add	r1, r0
 8007864:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8007868:	2b20      	cmp	r3, #32
 800786a:	bfc1      	itttt	gt
 800786c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007870:	fa04 f303 	lslgt.w	r3, r4, r3
 8007874:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8007878:	fa28 f804 	lsrgt.w	r8, r8, r4
 800787c:	bfd6      	itet	le
 800787e:	f1c3 0320 	rsble	r3, r3, #32
 8007882:	ea43 0808 	orrgt.w	r8, r3, r8
 8007886:	fa08 f803 	lslle.w	r8, r8, r3
 800788a:	ee07 8a90 	vmov	s15, r8
 800788e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007892:	3901      	subs	r1, #1
 8007894:	ee17 4a90 	vmov	r4, s15
 8007898:	ec53 2b17 	vmov	r2, r3, d7
 800789c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80078a0:	2401      	movs	r4, #1
 80078a2:	e7a3      	b.n	80077ec <_dtoa_r+0x10c>
 80078a4:	2301      	movs	r3, #1
 80078a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80078a8:	1a43      	subs	r3, r0, r1
 80078aa:	1e5a      	subs	r2, r3, #1
 80078ac:	bf45      	ittet	mi
 80078ae:	f1c3 0301 	rsbmi	r3, r3, #1
 80078b2:	9304      	strmi	r3, [sp, #16]
 80078b4:	2300      	movpl	r3, #0
 80078b6:	2300      	movmi	r3, #0
 80078b8:	9205      	str	r2, [sp, #20]
 80078ba:	bf54      	ite	pl
 80078bc:	9304      	strpl	r3, [sp, #16]
 80078be:	9305      	strmi	r3, [sp, #20]
 80078c0:	f1bb 0f00 	cmp.w	fp, #0
 80078c4:	db18      	blt.n	80078f8 <_dtoa_r+0x218>
 80078c6:	9b05      	ldr	r3, [sp, #20]
 80078c8:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 80078cc:	445b      	add	r3, fp
 80078ce:	9305      	str	r3, [sp, #20]
 80078d0:	2300      	movs	r3, #0
 80078d2:	9a06      	ldr	r2, [sp, #24]
 80078d4:	2a09      	cmp	r2, #9
 80078d6:	d849      	bhi.n	800796c <_dtoa_r+0x28c>
 80078d8:	2a05      	cmp	r2, #5
 80078da:	bfc4      	itt	gt
 80078dc:	3a04      	subgt	r2, #4
 80078de:	9206      	strgt	r2, [sp, #24]
 80078e0:	9a06      	ldr	r2, [sp, #24]
 80078e2:	f1a2 0202 	sub.w	r2, r2, #2
 80078e6:	bfcc      	ite	gt
 80078e8:	2400      	movgt	r4, #0
 80078ea:	2401      	movle	r4, #1
 80078ec:	2a03      	cmp	r2, #3
 80078ee:	d848      	bhi.n	8007982 <_dtoa_r+0x2a2>
 80078f0:	e8df f002 	tbb	[pc, r2]
 80078f4:	3a2c2e0b 	.word	0x3a2c2e0b
 80078f8:	9b04      	ldr	r3, [sp, #16]
 80078fa:	2200      	movs	r2, #0
 80078fc:	eba3 030b 	sub.w	r3, r3, fp
 8007900:	9304      	str	r3, [sp, #16]
 8007902:	9209      	str	r2, [sp, #36]	; 0x24
 8007904:	f1cb 0300 	rsb	r3, fp, #0
 8007908:	e7e3      	b.n	80078d2 <_dtoa_r+0x1f2>
 800790a:	2200      	movs	r2, #0
 800790c:	9207      	str	r2, [sp, #28]
 800790e:	9a08      	ldr	r2, [sp, #32]
 8007910:	2a00      	cmp	r2, #0
 8007912:	dc39      	bgt.n	8007988 <_dtoa_r+0x2a8>
 8007914:	f04f 0a01 	mov.w	sl, #1
 8007918:	46d1      	mov	r9, sl
 800791a:	4652      	mov	r2, sl
 800791c:	f8cd a020 	str.w	sl, [sp, #32]
 8007920:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8007922:	2100      	movs	r1, #0
 8007924:	6079      	str	r1, [r7, #4]
 8007926:	2004      	movs	r0, #4
 8007928:	f100 0c14 	add.w	ip, r0, #20
 800792c:	4594      	cmp	ip, r2
 800792e:	6879      	ldr	r1, [r7, #4]
 8007930:	d92f      	bls.n	8007992 <_dtoa_r+0x2b2>
 8007932:	4630      	mov	r0, r6
 8007934:	930d      	str	r3, [sp, #52]	; 0x34
 8007936:	f001 f8d5 	bl	8008ae4 <_Balloc>
 800793a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800793c:	9001      	str	r0, [sp, #4]
 800793e:	4602      	mov	r2, r0
 8007940:	2800      	cmp	r0, #0
 8007942:	d149      	bne.n	80079d8 <_dtoa_r+0x2f8>
 8007944:	4b23      	ldr	r3, [pc, #140]	; (80079d4 <_dtoa_r+0x2f4>)
 8007946:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800794a:	e6e1      	b.n	8007710 <_dtoa_r+0x30>
 800794c:	2201      	movs	r2, #1
 800794e:	e7dd      	b.n	800790c <_dtoa_r+0x22c>
 8007950:	2200      	movs	r2, #0
 8007952:	9207      	str	r2, [sp, #28]
 8007954:	9a08      	ldr	r2, [sp, #32]
 8007956:	eb0b 0a02 	add.w	sl, fp, r2
 800795a:	f10a 0901 	add.w	r9, sl, #1
 800795e:	464a      	mov	r2, r9
 8007960:	2a01      	cmp	r2, #1
 8007962:	bfb8      	it	lt
 8007964:	2201      	movlt	r2, #1
 8007966:	e7db      	b.n	8007920 <_dtoa_r+0x240>
 8007968:	2201      	movs	r2, #1
 800796a:	e7f2      	b.n	8007952 <_dtoa_r+0x272>
 800796c:	2401      	movs	r4, #1
 800796e:	2200      	movs	r2, #0
 8007970:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8007974:	f04f 3aff 	mov.w	sl, #4294967295
 8007978:	2100      	movs	r1, #0
 800797a:	46d1      	mov	r9, sl
 800797c:	2212      	movs	r2, #18
 800797e:	9108      	str	r1, [sp, #32]
 8007980:	e7ce      	b.n	8007920 <_dtoa_r+0x240>
 8007982:	2201      	movs	r2, #1
 8007984:	9207      	str	r2, [sp, #28]
 8007986:	e7f5      	b.n	8007974 <_dtoa_r+0x294>
 8007988:	f8dd a020 	ldr.w	sl, [sp, #32]
 800798c:	46d1      	mov	r9, sl
 800798e:	4652      	mov	r2, sl
 8007990:	e7c6      	b.n	8007920 <_dtoa_r+0x240>
 8007992:	3101      	adds	r1, #1
 8007994:	6079      	str	r1, [r7, #4]
 8007996:	0040      	lsls	r0, r0, #1
 8007998:	e7c6      	b.n	8007928 <_dtoa_r+0x248>
 800799a:	bf00      	nop
 800799c:	f3af 8000 	nop.w
 80079a0:	636f4361 	.word	0x636f4361
 80079a4:	3fd287a7 	.word	0x3fd287a7
 80079a8:	8b60c8b3 	.word	0x8b60c8b3
 80079ac:	3fc68a28 	.word	0x3fc68a28
 80079b0:	509f79fb 	.word	0x509f79fb
 80079b4:	3fd34413 	.word	0x3fd34413
 80079b8:	0800a506 	.word	0x0800a506
 80079bc:	0800a51d 	.word	0x0800a51d
 80079c0:	7ff00000 	.word	0x7ff00000
 80079c4:	0800a502 	.word	0x0800a502
 80079c8:	0800a4f9 	.word	0x0800a4f9
 80079cc:	0800a379 	.word	0x0800a379
 80079d0:	0800a6f0 	.word	0x0800a6f0
 80079d4:	0800a578 	.word	0x0800a578
 80079d8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80079da:	9901      	ldr	r1, [sp, #4]
 80079dc:	6011      	str	r1, [r2, #0]
 80079de:	f1b9 0f0e 	cmp.w	r9, #14
 80079e2:	d86c      	bhi.n	8007abe <_dtoa_r+0x3de>
 80079e4:	2c00      	cmp	r4, #0
 80079e6:	d06a      	beq.n	8007abe <_dtoa_r+0x3de>
 80079e8:	f1bb 0f00 	cmp.w	fp, #0
 80079ec:	f340 80a0 	ble.w	8007b30 <_dtoa_r+0x450>
 80079f0:	49c1      	ldr	r1, [pc, #772]	; (8007cf8 <_dtoa_r+0x618>)
 80079f2:	f00b 020f 	and.w	r2, fp, #15
 80079f6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80079fa:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80079fe:	ed92 7b00 	vldr	d7, [r2]
 8007a02:	ea4f 112b 	mov.w	r1, fp, asr #4
 8007a06:	f000 8087 	beq.w	8007b18 <_dtoa_r+0x438>
 8007a0a:	4abc      	ldr	r2, [pc, #752]	; (8007cfc <_dtoa_r+0x61c>)
 8007a0c:	ed92 6b08 	vldr	d6, [r2, #32]
 8007a10:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8007a14:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007a18:	f001 010f 	and.w	r1, r1, #15
 8007a1c:	2203      	movs	r2, #3
 8007a1e:	48b7      	ldr	r0, [pc, #732]	; (8007cfc <_dtoa_r+0x61c>)
 8007a20:	2900      	cmp	r1, #0
 8007a22:	d17b      	bne.n	8007b1c <_dtoa_r+0x43c>
 8007a24:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007a28:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007a2c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007a30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a32:	2900      	cmp	r1, #0
 8007a34:	f000 80a2 	beq.w	8007b7c <_dtoa_r+0x49c>
 8007a38:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8007a3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a40:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a48:	f140 8098 	bpl.w	8007b7c <_dtoa_r+0x49c>
 8007a4c:	f1b9 0f00 	cmp.w	r9, #0
 8007a50:	f000 8094 	beq.w	8007b7c <_dtoa_r+0x49c>
 8007a54:	f1ba 0f00 	cmp.w	sl, #0
 8007a58:	dd2f      	ble.n	8007aba <_dtoa_r+0x3da>
 8007a5a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8007a5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007a62:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007a66:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007a6a:	3201      	adds	r2, #1
 8007a6c:	4650      	mov	r0, sl
 8007a6e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007a72:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8007a76:	ee07 2a90 	vmov	s15, r2
 8007a7a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007a7e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007a82:	ee15 4a90 	vmov	r4, s11
 8007a86:	ec52 1b15 	vmov	r1, r2, d5
 8007a8a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	d177      	bne.n	8007b82 <_dtoa_r+0x4a2>
 8007a92:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007a96:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007a9a:	ec42 1b17 	vmov	d7, r1, r2
 8007a9e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aa6:	f300 8263 	bgt.w	8007f70 <_dtoa_r+0x890>
 8007aaa:	eeb1 7b47 	vneg.f64	d7, d7
 8007aae:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ab6:	f100 8258 	bmi.w	8007f6a <_dtoa_r+0x88a>
 8007aba:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007abe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ac0:	2a00      	cmp	r2, #0
 8007ac2:	f2c0 811d 	blt.w	8007d00 <_dtoa_r+0x620>
 8007ac6:	f1bb 0f0e 	cmp.w	fp, #14
 8007aca:	f300 8119 	bgt.w	8007d00 <_dtoa_r+0x620>
 8007ace:	4b8a      	ldr	r3, [pc, #552]	; (8007cf8 <_dtoa_r+0x618>)
 8007ad0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007ad4:	ed93 6b00 	vldr	d6, [r3]
 8007ad8:	9b08      	ldr	r3, [sp, #32]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	f280 80b7 	bge.w	8007c4e <_dtoa_r+0x56e>
 8007ae0:	f1b9 0f00 	cmp.w	r9, #0
 8007ae4:	f300 80b3 	bgt.w	8007c4e <_dtoa_r+0x56e>
 8007ae8:	f040 823f 	bne.w	8007f6a <_dtoa_r+0x88a>
 8007aec:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007af0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007af4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007af8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b00:	464c      	mov	r4, r9
 8007b02:	464f      	mov	r7, r9
 8007b04:	f280 8215 	bge.w	8007f32 <_dtoa_r+0x852>
 8007b08:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007b0c:	2331      	movs	r3, #49	; 0x31
 8007b0e:	f808 3b01 	strb.w	r3, [r8], #1
 8007b12:	f10b 0b01 	add.w	fp, fp, #1
 8007b16:	e211      	b.n	8007f3c <_dtoa_r+0x85c>
 8007b18:	2202      	movs	r2, #2
 8007b1a:	e780      	b.n	8007a1e <_dtoa_r+0x33e>
 8007b1c:	07cc      	lsls	r4, r1, #31
 8007b1e:	d504      	bpl.n	8007b2a <_dtoa_r+0x44a>
 8007b20:	ed90 6b00 	vldr	d6, [r0]
 8007b24:	3201      	adds	r2, #1
 8007b26:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007b2a:	1049      	asrs	r1, r1, #1
 8007b2c:	3008      	adds	r0, #8
 8007b2e:	e777      	b.n	8007a20 <_dtoa_r+0x340>
 8007b30:	d022      	beq.n	8007b78 <_dtoa_r+0x498>
 8007b32:	f1cb 0100 	rsb	r1, fp, #0
 8007b36:	4a70      	ldr	r2, [pc, #448]	; (8007cf8 <_dtoa_r+0x618>)
 8007b38:	f001 000f 	and.w	r0, r1, #15
 8007b3c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007b40:	ed92 7b00 	vldr	d7, [r2]
 8007b44:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007b48:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007b4c:	486b      	ldr	r0, [pc, #428]	; (8007cfc <_dtoa_r+0x61c>)
 8007b4e:	1109      	asrs	r1, r1, #4
 8007b50:	2400      	movs	r4, #0
 8007b52:	2202      	movs	r2, #2
 8007b54:	b929      	cbnz	r1, 8007b62 <_dtoa_r+0x482>
 8007b56:	2c00      	cmp	r4, #0
 8007b58:	f43f af6a 	beq.w	8007a30 <_dtoa_r+0x350>
 8007b5c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007b60:	e766      	b.n	8007a30 <_dtoa_r+0x350>
 8007b62:	07cf      	lsls	r7, r1, #31
 8007b64:	d505      	bpl.n	8007b72 <_dtoa_r+0x492>
 8007b66:	ed90 6b00 	vldr	d6, [r0]
 8007b6a:	3201      	adds	r2, #1
 8007b6c:	2401      	movs	r4, #1
 8007b6e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007b72:	1049      	asrs	r1, r1, #1
 8007b74:	3008      	adds	r0, #8
 8007b76:	e7ed      	b.n	8007b54 <_dtoa_r+0x474>
 8007b78:	2202      	movs	r2, #2
 8007b7a:	e759      	b.n	8007a30 <_dtoa_r+0x350>
 8007b7c:	465f      	mov	r7, fp
 8007b7e:	4648      	mov	r0, r9
 8007b80:	e775      	b.n	8007a6e <_dtoa_r+0x38e>
 8007b82:	ec42 1b17 	vmov	d7, r1, r2
 8007b86:	4a5c      	ldr	r2, [pc, #368]	; (8007cf8 <_dtoa_r+0x618>)
 8007b88:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007b8c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007b90:	9a01      	ldr	r2, [sp, #4]
 8007b92:	1814      	adds	r4, r2, r0
 8007b94:	9a07      	ldr	r2, [sp, #28]
 8007b96:	b352      	cbz	r2, 8007bee <_dtoa_r+0x50e>
 8007b98:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8007b9c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007ba0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007ba4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007ba8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007bac:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007bb0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007bb4:	ee14 2a90 	vmov	r2, s9
 8007bb8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007bbc:	3230      	adds	r2, #48	; 0x30
 8007bbe:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007bc2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bca:	f808 2b01 	strb.w	r2, [r8], #1
 8007bce:	d439      	bmi.n	8007c44 <_dtoa_r+0x564>
 8007bd0:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007bd4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bdc:	d472      	bmi.n	8007cc4 <_dtoa_r+0x5e4>
 8007bde:	45a0      	cmp	r8, r4
 8007be0:	f43f af6b 	beq.w	8007aba <_dtoa_r+0x3da>
 8007be4:	ee27 7b03 	vmul.f64	d7, d7, d3
 8007be8:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007bec:	e7e0      	b.n	8007bb0 <_dtoa_r+0x4d0>
 8007bee:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007bf2:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007bf6:	4621      	mov	r1, r4
 8007bf8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007bfc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007c00:	ee14 2a90 	vmov	r2, s9
 8007c04:	3230      	adds	r2, #48	; 0x30
 8007c06:	f808 2b01 	strb.w	r2, [r8], #1
 8007c0a:	45a0      	cmp	r8, r4
 8007c0c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007c10:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007c14:	d118      	bne.n	8007c48 <_dtoa_r+0x568>
 8007c16:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8007c1a:	ee37 4b05 	vadd.f64	d4, d7, d5
 8007c1e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8007c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c26:	dc4d      	bgt.n	8007cc4 <_dtoa_r+0x5e4>
 8007c28:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007c2c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c34:	f57f af41 	bpl.w	8007aba <_dtoa_r+0x3da>
 8007c38:	4688      	mov	r8, r1
 8007c3a:	3901      	subs	r1, #1
 8007c3c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8007c40:	2b30      	cmp	r3, #48	; 0x30
 8007c42:	d0f9      	beq.n	8007c38 <_dtoa_r+0x558>
 8007c44:	46bb      	mov	fp, r7
 8007c46:	e02a      	b.n	8007c9e <_dtoa_r+0x5be>
 8007c48:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007c4c:	e7d6      	b.n	8007bfc <_dtoa_r+0x51c>
 8007c4e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c52:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8007c56:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007c5a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007c5e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007c62:	ee15 3a10 	vmov	r3, s10
 8007c66:	3330      	adds	r3, #48	; 0x30
 8007c68:	f808 3b01 	strb.w	r3, [r8], #1
 8007c6c:	9b01      	ldr	r3, [sp, #4]
 8007c6e:	eba8 0303 	sub.w	r3, r8, r3
 8007c72:	4599      	cmp	r9, r3
 8007c74:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007c78:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007c7c:	d133      	bne.n	8007ce6 <_dtoa_r+0x606>
 8007c7e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007c82:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c8a:	dc1a      	bgt.n	8007cc2 <_dtoa_r+0x5e2>
 8007c8c:	eeb4 7b46 	vcmp.f64	d7, d6
 8007c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c94:	d103      	bne.n	8007c9e <_dtoa_r+0x5be>
 8007c96:	ee15 3a10 	vmov	r3, s10
 8007c9a:	07d9      	lsls	r1, r3, #31
 8007c9c:	d411      	bmi.n	8007cc2 <_dtoa_r+0x5e2>
 8007c9e:	4629      	mov	r1, r5
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	f000 ff5f 	bl	8008b64 <_Bfree>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007caa:	f888 3000 	strb.w	r3, [r8]
 8007cae:	f10b 0301 	add.w	r3, fp, #1
 8007cb2:	6013      	str	r3, [r2, #0]
 8007cb4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	f43f ad61 	beq.w	800777e <_dtoa_r+0x9e>
 8007cbc:	f8c3 8000 	str.w	r8, [r3]
 8007cc0:	e55d      	b.n	800777e <_dtoa_r+0x9e>
 8007cc2:	465f      	mov	r7, fp
 8007cc4:	4643      	mov	r3, r8
 8007cc6:	4698      	mov	r8, r3
 8007cc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ccc:	2a39      	cmp	r2, #57	; 0x39
 8007cce:	d106      	bne.n	8007cde <_dtoa_r+0x5fe>
 8007cd0:	9a01      	ldr	r2, [sp, #4]
 8007cd2:	429a      	cmp	r2, r3
 8007cd4:	d1f7      	bne.n	8007cc6 <_dtoa_r+0x5e6>
 8007cd6:	9901      	ldr	r1, [sp, #4]
 8007cd8:	2230      	movs	r2, #48	; 0x30
 8007cda:	3701      	adds	r7, #1
 8007cdc:	700a      	strb	r2, [r1, #0]
 8007cde:	781a      	ldrb	r2, [r3, #0]
 8007ce0:	3201      	adds	r2, #1
 8007ce2:	701a      	strb	r2, [r3, #0]
 8007ce4:	e7ae      	b.n	8007c44 <_dtoa_r+0x564>
 8007ce6:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007cea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cf2:	d1b2      	bne.n	8007c5a <_dtoa_r+0x57a>
 8007cf4:	e7d3      	b.n	8007c9e <_dtoa_r+0x5be>
 8007cf6:	bf00      	nop
 8007cf8:	0800a6f0 	.word	0x0800a6f0
 8007cfc:	0800a6c8 	.word	0x0800a6c8
 8007d00:	9907      	ldr	r1, [sp, #28]
 8007d02:	2900      	cmp	r1, #0
 8007d04:	f000 80d0 	beq.w	8007ea8 <_dtoa_r+0x7c8>
 8007d08:	9906      	ldr	r1, [sp, #24]
 8007d0a:	2901      	cmp	r1, #1
 8007d0c:	f300 80b4 	bgt.w	8007e78 <_dtoa_r+0x798>
 8007d10:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007d12:	2900      	cmp	r1, #0
 8007d14:	f000 80ac 	beq.w	8007e70 <_dtoa_r+0x790>
 8007d18:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007d1c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007d20:	461c      	mov	r4, r3
 8007d22:	930a      	str	r3, [sp, #40]	; 0x28
 8007d24:	9b04      	ldr	r3, [sp, #16]
 8007d26:	4413      	add	r3, r2
 8007d28:	9304      	str	r3, [sp, #16]
 8007d2a:	9b05      	ldr	r3, [sp, #20]
 8007d2c:	2101      	movs	r1, #1
 8007d2e:	4413      	add	r3, r2
 8007d30:	4630      	mov	r0, r6
 8007d32:	9305      	str	r3, [sp, #20]
 8007d34:	f001 f818 	bl	8008d68 <__i2b>
 8007d38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d3a:	4607      	mov	r7, r0
 8007d3c:	f1b8 0f00 	cmp.w	r8, #0
 8007d40:	dd0d      	ble.n	8007d5e <_dtoa_r+0x67e>
 8007d42:	9a05      	ldr	r2, [sp, #20]
 8007d44:	2a00      	cmp	r2, #0
 8007d46:	dd0a      	ble.n	8007d5e <_dtoa_r+0x67e>
 8007d48:	4542      	cmp	r2, r8
 8007d4a:	9904      	ldr	r1, [sp, #16]
 8007d4c:	bfa8      	it	ge
 8007d4e:	4642      	movge	r2, r8
 8007d50:	1a89      	subs	r1, r1, r2
 8007d52:	9104      	str	r1, [sp, #16]
 8007d54:	9905      	ldr	r1, [sp, #20]
 8007d56:	eba8 0802 	sub.w	r8, r8, r2
 8007d5a:	1a8a      	subs	r2, r1, r2
 8007d5c:	9205      	str	r2, [sp, #20]
 8007d5e:	b303      	cbz	r3, 8007da2 <_dtoa_r+0x6c2>
 8007d60:	9a07      	ldr	r2, [sp, #28]
 8007d62:	2a00      	cmp	r2, #0
 8007d64:	f000 80a5 	beq.w	8007eb2 <_dtoa_r+0x7d2>
 8007d68:	2c00      	cmp	r4, #0
 8007d6a:	dd13      	ble.n	8007d94 <_dtoa_r+0x6b4>
 8007d6c:	4639      	mov	r1, r7
 8007d6e:	4622      	mov	r2, r4
 8007d70:	4630      	mov	r0, r6
 8007d72:	930d      	str	r3, [sp, #52]	; 0x34
 8007d74:	f001 f8b8 	bl	8008ee8 <__pow5mult>
 8007d78:	462a      	mov	r2, r5
 8007d7a:	4601      	mov	r1, r0
 8007d7c:	4607      	mov	r7, r0
 8007d7e:	4630      	mov	r0, r6
 8007d80:	f001 f808 	bl	8008d94 <__multiply>
 8007d84:	4629      	mov	r1, r5
 8007d86:	900a      	str	r0, [sp, #40]	; 0x28
 8007d88:	4630      	mov	r0, r6
 8007d8a:	f000 feeb 	bl	8008b64 <_Bfree>
 8007d8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d92:	4615      	mov	r5, r2
 8007d94:	1b1a      	subs	r2, r3, r4
 8007d96:	d004      	beq.n	8007da2 <_dtoa_r+0x6c2>
 8007d98:	4629      	mov	r1, r5
 8007d9a:	4630      	mov	r0, r6
 8007d9c:	f001 f8a4 	bl	8008ee8 <__pow5mult>
 8007da0:	4605      	mov	r5, r0
 8007da2:	2101      	movs	r1, #1
 8007da4:	4630      	mov	r0, r6
 8007da6:	f000 ffdf 	bl	8008d68 <__i2b>
 8007daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	4604      	mov	r4, r0
 8007db0:	f340 8081 	ble.w	8007eb6 <_dtoa_r+0x7d6>
 8007db4:	461a      	mov	r2, r3
 8007db6:	4601      	mov	r1, r0
 8007db8:	4630      	mov	r0, r6
 8007dba:	f001 f895 	bl	8008ee8 <__pow5mult>
 8007dbe:	9b06      	ldr	r3, [sp, #24]
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	4604      	mov	r4, r0
 8007dc4:	dd7a      	ble.n	8007ebc <_dtoa_r+0x7dc>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	930a      	str	r3, [sp, #40]	; 0x28
 8007dca:	6922      	ldr	r2, [r4, #16]
 8007dcc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007dd0:	6910      	ldr	r0, [r2, #16]
 8007dd2:	f000 ff79 	bl	8008cc8 <__hi0bits>
 8007dd6:	f1c0 0020 	rsb	r0, r0, #32
 8007dda:	9b05      	ldr	r3, [sp, #20]
 8007ddc:	4418      	add	r0, r3
 8007dde:	f010 001f 	ands.w	r0, r0, #31
 8007de2:	f000 808c 	beq.w	8007efe <_dtoa_r+0x81e>
 8007de6:	f1c0 0220 	rsb	r2, r0, #32
 8007dea:	2a04      	cmp	r2, #4
 8007dec:	f340 8085 	ble.w	8007efa <_dtoa_r+0x81a>
 8007df0:	f1c0 001c 	rsb	r0, r0, #28
 8007df4:	9b04      	ldr	r3, [sp, #16]
 8007df6:	4403      	add	r3, r0
 8007df8:	9304      	str	r3, [sp, #16]
 8007dfa:	9b05      	ldr	r3, [sp, #20]
 8007dfc:	4403      	add	r3, r0
 8007dfe:	4480      	add	r8, r0
 8007e00:	9305      	str	r3, [sp, #20]
 8007e02:	9b04      	ldr	r3, [sp, #16]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	dd05      	ble.n	8007e14 <_dtoa_r+0x734>
 8007e08:	4629      	mov	r1, r5
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	4630      	mov	r0, r6
 8007e0e:	f001 f8c5 	bl	8008f9c <__lshift>
 8007e12:	4605      	mov	r5, r0
 8007e14:	9b05      	ldr	r3, [sp, #20]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	dd05      	ble.n	8007e26 <_dtoa_r+0x746>
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	4630      	mov	r0, r6
 8007e20:	f001 f8bc 	bl	8008f9c <__lshift>
 8007e24:	4604      	mov	r4, r0
 8007e26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d06a      	beq.n	8007f02 <_dtoa_r+0x822>
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	4628      	mov	r0, r5
 8007e30:	f001 f924 	bl	800907c <__mcmp>
 8007e34:	2800      	cmp	r0, #0
 8007e36:	da64      	bge.n	8007f02 <_dtoa_r+0x822>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	4629      	mov	r1, r5
 8007e3c:	220a      	movs	r2, #10
 8007e3e:	4630      	mov	r0, r6
 8007e40:	f000 feb2 	bl	8008ba8 <__multadd>
 8007e44:	9b07      	ldr	r3, [sp, #28]
 8007e46:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007e4a:	4605      	mov	r5, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	f000 8191 	beq.w	8008174 <_dtoa_r+0xa94>
 8007e52:	4639      	mov	r1, r7
 8007e54:	2300      	movs	r3, #0
 8007e56:	220a      	movs	r2, #10
 8007e58:	4630      	mov	r0, r6
 8007e5a:	f000 fea5 	bl	8008ba8 <__multadd>
 8007e5e:	f1ba 0f00 	cmp.w	sl, #0
 8007e62:	4607      	mov	r7, r0
 8007e64:	f300 808d 	bgt.w	8007f82 <_dtoa_r+0x8a2>
 8007e68:	9b06      	ldr	r3, [sp, #24]
 8007e6a:	2b02      	cmp	r3, #2
 8007e6c:	dc50      	bgt.n	8007f10 <_dtoa_r+0x830>
 8007e6e:	e088      	b.n	8007f82 <_dtoa_r+0x8a2>
 8007e70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e72:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007e76:	e751      	b.n	8007d1c <_dtoa_r+0x63c>
 8007e78:	f109 34ff 	add.w	r4, r9, #4294967295
 8007e7c:	42a3      	cmp	r3, r4
 8007e7e:	bfbf      	itttt	lt
 8007e80:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8007e82:	1ae3      	sublt	r3, r4, r3
 8007e84:	18d2      	addlt	r2, r2, r3
 8007e86:	9209      	strlt	r2, [sp, #36]	; 0x24
 8007e88:	bfb6      	itet	lt
 8007e8a:	4623      	movlt	r3, r4
 8007e8c:	1b1c      	subge	r4, r3, r4
 8007e8e:	2400      	movlt	r4, #0
 8007e90:	f1b9 0f00 	cmp.w	r9, #0
 8007e94:	bfb5      	itete	lt
 8007e96:	9a04      	ldrlt	r2, [sp, #16]
 8007e98:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8007e9c:	eba2 0809 	sublt.w	r8, r2, r9
 8007ea0:	464a      	movge	r2, r9
 8007ea2:	bfb8      	it	lt
 8007ea4:	2200      	movlt	r2, #0
 8007ea6:	e73c      	b.n	8007d22 <_dtoa_r+0x642>
 8007ea8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007eac:	9f07      	ldr	r7, [sp, #28]
 8007eae:	461c      	mov	r4, r3
 8007eb0:	e744      	b.n	8007d3c <_dtoa_r+0x65c>
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	e770      	b.n	8007d98 <_dtoa_r+0x6b8>
 8007eb6:	9b06      	ldr	r3, [sp, #24]
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	dc18      	bgt.n	8007eee <_dtoa_r+0x80e>
 8007ebc:	9b02      	ldr	r3, [sp, #8]
 8007ebe:	b9b3      	cbnz	r3, 8007eee <_dtoa_r+0x80e>
 8007ec0:	9b03      	ldr	r3, [sp, #12]
 8007ec2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007ec6:	b9a2      	cbnz	r2, 8007ef2 <_dtoa_r+0x812>
 8007ec8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007ecc:	0d12      	lsrs	r2, r2, #20
 8007ece:	0512      	lsls	r2, r2, #20
 8007ed0:	b18a      	cbz	r2, 8007ef6 <_dtoa_r+0x816>
 8007ed2:	9b04      	ldr	r3, [sp, #16]
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	9304      	str	r3, [sp, #16]
 8007ed8:	9b05      	ldr	r3, [sp, #20]
 8007eda:	3301      	adds	r3, #1
 8007edc:	9305      	str	r3, [sp, #20]
 8007ede:	2301      	movs	r3, #1
 8007ee0:	930a      	str	r3, [sp, #40]	; 0x28
 8007ee2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	f47f af70 	bne.w	8007dca <_dtoa_r+0x6ea>
 8007eea:	2001      	movs	r0, #1
 8007eec:	e775      	b.n	8007dda <_dtoa_r+0x6fa>
 8007eee:	2300      	movs	r3, #0
 8007ef0:	e7f6      	b.n	8007ee0 <_dtoa_r+0x800>
 8007ef2:	9b02      	ldr	r3, [sp, #8]
 8007ef4:	e7f4      	b.n	8007ee0 <_dtoa_r+0x800>
 8007ef6:	920a      	str	r2, [sp, #40]	; 0x28
 8007ef8:	e7f3      	b.n	8007ee2 <_dtoa_r+0x802>
 8007efa:	d082      	beq.n	8007e02 <_dtoa_r+0x722>
 8007efc:	4610      	mov	r0, r2
 8007efe:	301c      	adds	r0, #28
 8007f00:	e778      	b.n	8007df4 <_dtoa_r+0x714>
 8007f02:	f1b9 0f00 	cmp.w	r9, #0
 8007f06:	dc37      	bgt.n	8007f78 <_dtoa_r+0x898>
 8007f08:	9b06      	ldr	r3, [sp, #24]
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	dd34      	ble.n	8007f78 <_dtoa_r+0x898>
 8007f0e:	46ca      	mov	sl, r9
 8007f10:	f1ba 0f00 	cmp.w	sl, #0
 8007f14:	d10d      	bne.n	8007f32 <_dtoa_r+0x852>
 8007f16:	4621      	mov	r1, r4
 8007f18:	4653      	mov	r3, sl
 8007f1a:	2205      	movs	r2, #5
 8007f1c:	4630      	mov	r0, r6
 8007f1e:	f000 fe43 	bl	8008ba8 <__multadd>
 8007f22:	4601      	mov	r1, r0
 8007f24:	4604      	mov	r4, r0
 8007f26:	4628      	mov	r0, r5
 8007f28:	f001 f8a8 	bl	800907c <__mcmp>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	f73f adeb 	bgt.w	8007b08 <_dtoa_r+0x428>
 8007f32:	9b08      	ldr	r3, [sp, #32]
 8007f34:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007f38:	ea6f 0b03 	mvn.w	fp, r3
 8007f3c:	f04f 0900 	mov.w	r9, #0
 8007f40:	4621      	mov	r1, r4
 8007f42:	4630      	mov	r0, r6
 8007f44:	f000 fe0e 	bl	8008b64 <_Bfree>
 8007f48:	2f00      	cmp	r7, #0
 8007f4a:	f43f aea8 	beq.w	8007c9e <_dtoa_r+0x5be>
 8007f4e:	f1b9 0f00 	cmp.w	r9, #0
 8007f52:	d005      	beq.n	8007f60 <_dtoa_r+0x880>
 8007f54:	45b9      	cmp	r9, r7
 8007f56:	d003      	beq.n	8007f60 <_dtoa_r+0x880>
 8007f58:	4649      	mov	r1, r9
 8007f5a:	4630      	mov	r0, r6
 8007f5c:	f000 fe02 	bl	8008b64 <_Bfree>
 8007f60:	4639      	mov	r1, r7
 8007f62:	4630      	mov	r0, r6
 8007f64:	f000 fdfe 	bl	8008b64 <_Bfree>
 8007f68:	e699      	b.n	8007c9e <_dtoa_r+0x5be>
 8007f6a:	2400      	movs	r4, #0
 8007f6c:	4627      	mov	r7, r4
 8007f6e:	e7e0      	b.n	8007f32 <_dtoa_r+0x852>
 8007f70:	46bb      	mov	fp, r7
 8007f72:	4604      	mov	r4, r0
 8007f74:	4607      	mov	r7, r0
 8007f76:	e5c7      	b.n	8007b08 <_dtoa_r+0x428>
 8007f78:	9b07      	ldr	r3, [sp, #28]
 8007f7a:	46ca      	mov	sl, r9
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f000 8100 	beq.w	8008182 <_dtoa_r+0xaa2>
 8007f82:	f1b8 0f00 	cmp.w	r8, #0
 8007f86:	dd05      	ble.n	8007f94 <_dtoa_r+0x8b4>
 8007f88:	4639      	mov	r1, r7
 8007f8a:	4642      	mov	r2, r8
 8007f8c:	4630      	mov	r0, r6
 8007f8e:	f001 f805 	bl	8008f9c <__lshift>
 8007f92:	4607      	mov	r7, r0
 8007f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d05d      	beq.n	8008056 <_dtoa_r+0x976>
 8007f9a:	6879      	ldr	r1, [r7, #4]
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	f000 fda1 	bl	8008ae4 <_Balloc>
 8007fa2:	4680      	mov	r8, r0
 8007fa4:	b928      	cbnz	r0, 8007fb2 <_dtoa_r+0x8d2>
 8007fa6:	4b82      	ldr	r3, [pc, #520]	; (80081b0 <_dtoa_r+0xad0>)
 8007fa8:	4602      	mov	r2, r0
 8007faa:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007fae:	f7ff bbaf 	b.w	8007710 <_dtoa_r+0x30>
 8007fb2:	693a      	ldr	r2, [r7, #16]
 8007fb4:	3202      	adds	r2, #2
 8007fb6:	0092      	lsls	r2, r2, #2
 8007fb8:	f107 010c 	add.w	r1, r7, #12
 8007fbc:	300c      	adds	r0, #12
 8007fbe:	f000 fd83 	bl	8008ac8 <memcpy>
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	4641      	mov	r1, r8
 8007fc6:	4630      	mov	r0, r6
 8007fc8:	f000 ffe8 	bl	8008f9c <__lshift>
 8007fcc:	9b01      	ldr	r3, [sp, #4]
 8007fce:	3301      	adds	r3, #1
 8007fd0:	9304      	str	r3, [sp, #16]
 8007fd2:	9b01      	ldr	r3, [sp, #4]
 8007fd4:	4453      	add	r3, sl
 8007fd6:	9308      	str	r3, [sp, #32]
 8007fd8:	9b02      	ldr	r3, [sp, #8]
 8007fda:	f003 0301 	and.w	r3, r3, #1
 8007fde:	46b9      	mov	r9, r7
 8007fe0:	9307      	str	r3, [sp, #28]
 8007fe2:	4607      	mov	r7, r0
 8007fe4:	9b04      	ldr	r3, [sp, #16]
 8007fe6:	4621      	mov	r1, r4
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	4628      	mov	r0, r5
 8007fec:	9302      	str	r3, [sp, #8]
 8007fee:	f7ff faeb 	bl	80075c8 <quorem>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	3330      	adds	r3, #48	; 0x30
 8007ff6:	9005      	str	r0, [sp, #20]
 8007ff8:	4649      	mov	r1, r9
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	9309      	str	r3, [sp, #36]	; 0x24
 8007ffe:	f001 f83d 	bl	800907c <__mcmp>
 8008002:	463a      	mov	r2, r7
 8008004:	4682      	mov	sl, r0
 8008006:	4621      	mov	r1, r4
 8008008:	4630      	mov	r0, r6
 800800a:	f001 f853 	bl	80090b4 <__mdiff>
 800800e:	68c2      	ldr	r2, [r0, #12]
 8008010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008012:	4680      	mov	r8, r0
 8008014:	bb0a      	cbnz	r2, 800805a <_dtoa_r+0x97a>
 8008016:	4601      	mov	r1, r0
 8008018:	4628      	mov	r0, r5
 800801a:	f001 f82f 	bl	800907c <__mcmp>
 800801e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008020:	4602      	mov	r2, r0
 8008022:	4641      	mov	r1, r8
 8008024:	4630      	mov	r0, r6
 8008026:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800802a:	f000 fd9b 	bl	8008b64 <_Bfree>
 800802e:	9b06      	ldr	r3, [sp, #24]
 8008030:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008032:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008036:	ea43 0102 	orr.w	r1, r3, r2
 800803a:	9b07      	ldr	r3, [sp, #28]
 800803c:	430b      	orrs	r3, r1
 800803e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008040:	d10d      	bne.n	800805e <_dtoa_r+0x97e>
 8008042:	2b39      	cmp	r3, #57	; 0x39
 8008044:	d029      	beq.n	800809a <_dtoa_r+0x9ba>
 8008046:	f1ba 0f00 	cmp.w	sl, #0
 800804a:	dd01      	ble.n	8008050 <_dtoa_r+0x970>
 800804c:	9b05      	ldr	r3, [sp, #20]
 800804e:	3331      	adds	r3, #49	; 0x31
 8008050:	9a02      	ldr	r2, [sp, #8]
 8008052:	7013      	strb	r3, [r2, #0]
 8008054:	e774      	b.n	8007f40 <_dtoa_r+0x860>
 8008056:	4638      	mov	r0, r7
 8008058:	e7b8      	b.n	8007fcc <_dtoa_r+0x8ec>
 800805a:	2201      	movs	r2, #1
 800805c:	e7e1      	b.n	8008022 <_dtoa_r+0x942>
 800805e:	f1ba 0f00 	cmp.w	sl, #0
 8008062:	db06      	blt.n	8008072 <_dtoa_r+0x992>
 8008064:	9906      	ldr	r1, [sp, #24]
 8008066:	ea41 0a0a 	orr.w	sl, r1, sl
 800806a:	9907      	ldr	r1, [sp, #28]
 800806c:	ea5a 0101 	orrs.w	r1, sl, r1
 8008070:	d120      	bne.n	80080b4 <_dtoa_r+0x9d4>
 8008072:	2a00      	cmp	r2, #0
 8008074:	ddec      	ble.n	8008050 <_dtoa_r+0x970>
 8008076:	4629      	mov	r1, r5
 8008078:	2201      	movs	r2, #1
 800807a:	4630      	mov	r0, r6
 800807c:	9304      	str	r3, [sp, #16]
 800807e:	f000 ff8d 	bl	8008f9c <__lshift>
 8008082:	4621      	mov	r1, r4
 8008084:	4605      	mov	r5, r0
 8008086:	f000 fff9 	bl	800907c <__mcmp>
 800808a:	2800      	cmp	r0, #0
 800808c:	9b04      	ldr	r3, [sp, #16]
 800808e:	dc02      	bgt.n	8008096 <_dtoa_r+0x9b6>
 8008090:	d1de      	bne.n	8008050 <_dtoa_r+0x970>
 8008092:	07da      	lsls	r2, r3, #31
 8008094:	d5dc      	bpl.n	8008050 <_dtoa_r+0x970>
 8008096:	2b39      	cmp	r3, #57	; 0x39
 8008098:	d1d8      	bne.n	800804c <_dtoa_r+0x96c>
 800809a:	9a02      	ldr	r2, [sp, #8]
 800809c:	2339      	movs	r3, #57	; 0x39
 800809e:	7013      	strb	r3, [r2, #0]
 80080a0:	4643      	mov	r3, r8
 80080a2:	4698      	mov	r8, r3
 80080a4:	3b01      	subs	r3, #1
 80080a6:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80080aa:	2a39      	cmp	r2, #57	; 0x39
 80080ac:	d051      	beq.n	8008152 <_dtoa_r+0xa72>
 80080ae:	3201      	adds	r2, #1
 80080b0:	701a      	strb	r2, [r3, #0]
 80080b2:	e745      	b.n	8007f40 <_dtoa_r+0x860>
 80080b4:	2a00      	cmp	r2, #0
 80080b6:	dd03      	ble.n	80080c0 <_dtoa_r+0x9e0>
 80080b8:	2b39      	cmp	r3, #57	; 0x39
 80080ba:	d0ee      	beq.n	800809a <_dtoa_r+0x9ba>
 80080bc:	3301      	adds	r3, #1
 80080be:	e7c7      	b.n	8008050 <_dtoa_r+0x970>
 80080c0:	9a04      	ldr	r2, [sp, #16]
 80080c2:	9908      	ldr	r1, [sp, #32]
 80080c4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80080c8:	428a      	cmp	r2, r1
 80080ca:	d02b      	beq.n	8008124 <_dtoa_r+0xa44>
 80080cc:	4629      	mov	r1, r5
 80080ce:	2300      	movs	r3, #0
 80080d0:	220a      	movs	r2, #10
 80080d2:	4630      	mov	r0, r6
 80080d4:	f000 fd68 	bl	8008ba8 <__multadd>
 80080d8:	45b9      	cmp	r9, r7
 80080da:	4605      	mov	r5, r0
 80080dc:	f04f 0300 	mov.w	r3, #0
 80080e0:	f04f 020a 	mov.w	r2, #10
 80080e4:	4649      	mov	r1, r9
 80080e6:	4630      	mov	r0, r6
 80080e8:	d107      	bne.n	80080fa <_dtoa_r+0xa1a>
 80080ea:	f000 fd5d 	bl	8008ba8 <__multadd>
 80080ee:	4681      	mov	r9, r0
 80080f0:	4607      	mov	r7, r0
 80080f2:	9b04      	ldr	r3, [sp, #16]
 80080f4:	3301      	adds	r3, #1
 80080f6:	9304      	str	r3, [sp, #16]
 80080f8:	e774      	b.n	8007fe4 <_dtoa_r+0x904>
 80080fa:	f000 fd55 	bl	8008ba8 <__multadd>
 80080fe:	4639      	mov	r1, r7
 8008100:	4681      	mov	r9, r0
 8008102:	2300      	movs	r3, #0
 8008104:	220a      	movs	r2, #10
 8008106:	4630      	mov	r0, r6
 8008108:	f000 fd4e 	bl	8008ba8 <__multadd>
 800810c:	4607      	mov	r7, r0
 800810e:	e7f0      	b.n	80080f2 <_dtoa_r+0xa12>
 8008110:	f1ba 0f00 	cmp.w	sl, #0
 8008114:	9a01      	ldr	r2, [sp, #4]
 8008116:	bfcc      	ite	gt
 8008118:	46d0      	movgt	r8, sl
 800811a:	f04f 0801 	movle.w	r8, #1
 800811e:	4490      	add	r8, r2
 8008120:	f04f 0900 	mov.w	r9, #0
 8008124:	4629      	mov	r1, r5
 8008126:	2201      	movs	r2, #1
 8008128:	4630      	mov	r0, r6
 800812a:	9302      	str	r3, [sp, #8]
 800812c:	f000 ff36 	bl	8008f9c <__lshift>
 8008130:	4621      	mov	r1, r4
 8008132:	4605      	mov	r5, r0
 8008134:	f000 ffa2 	bl	800907c <__mcmp>
 8008138:	2800      	cmp	r0, #0
 800813a:	dcb1      	bgt.n	80080a0 <_dtoa_r+0x9c0>
 800813c:	d102      	bne.n	8008144 <_dtoa_r+0xa64>
 800813e:	9b02      	ldr	r3, [sp, #8]
 8008140:	07db      	lsls	r3, r3, #31
 8008142:	d4ad      	bmi.n	80080a0 <_dtoa_r+0x9c0>
 8008144:	4643      	mov	r3, r8
 8008146:	4698      	mov	r8, r3
 8008148:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800814c:	2a30      	cmp	r2, #48	; 0x30
 800814e:	d0fa      	beq.n	8008146 <_dtoa_r+0xa66>
 8008150:	e6f6      	b.n	8007f40 <_dtoa_r+0x860>
 8008152:	9a01      	ldr	r2, [sp, #4]
 8008154:	429a      	cmp	r2, r3
 8008156:	d1a4      	bne.n	80080a2 <_dtoa_r+0x9c2>
 8008158:	f10b 0b01 	add.w	fp, fp, #1
 800815c:	2331      	movs	r3, #49	; 0x31
 800815e:	e778      	b.n	8008052 <_dtoa_r+0x972>
 8008160:	4b14      	ldr	r3, [pc, #80]	; (80081b4 <_dtoa_r+0xad4>)
 8008162:	f7ff bb27 	b.w	80077b4 <_dtoa_r+0xd4>
 8008166:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008168:	2b00      	cmp	r3, #0
 800816a:	f47f ab03 	bne.w	8007774 <_dtoa_r+0x94>
 800816e:	4b12      	ldr	r3, [pc, #72]	; (80081b8 <_dtoa_r+0xad8>)
 8008170:	f7ff bb20 	b.w	80077b4 <_dtoa_r+0xd4>
 8008174:	f1ba 0f00 	cmp.w	sl, #0
 8008178:	dc03      	bgt.n	8008182 <_dtoa_r+0xaa2>
 800817a:	9b06      	ldr	r3, [sp, #24]
 800817c:	2b02      	cmp	r3, #2
 800817e:	f73f aec7 	bgt.w	8007f10 <_dtoa_r+0x830>
 8008182:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008186:	4621      	mov	r1, r4
 8008188:	4628      	mov	r0, r5
 800818a:	f7ff fa1d 	bl	80075c8 <quorem>
 800818e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008192:	f808 3b01 	strb.w	r3, [r8], #1
 8008196:	9a01      	ldr	r2, [sp, #4]
 8008198:	eba8 0202 	sub.w	r2, r8, r2
 800819c:	4592      	cmp	sl, r2
 800819e:	ddb7      	ble.n	8008110 <_dtoa_r+0xa30>
 80081a0:	4629      	mov	r1, r5
 80081a2:	2300      	movs	r3, #0
 80081a4:	220a      	movs	r2, #10
 80081a6:	4630      	mov	r0, r6
 80081a8:	f000 fcfe 	bl	8008ba8 <__multadd>
 80081ac:	4605      	mov	r5, r0
 80081ae:	e7ea      	b.n	8008186 <_dtoa_r+0xaa6>
 80081b0:	0800a578 	.word	0x0800a578
 80081b4:	0800a378 	.word	0x0800a378
 80081b8:	0800a4f9 	.word	0x0800a4f9

080081bc <std>:
 80081bc:	2300      	movs	r3, #0
 80081be:	b510      	push	{r4, lr}
 80081c0:	4604      	mov	r4, r0
 80081c2:	e9c0 3300 	strd	r3, r3, [r0]
 80081c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081ca:	6083      	str	r3, [r0, #8]
 80081cc:	8181      	strh	r1, [r0, #12]
 80081ce:	6643      	str	r3, [r0, #100]	; 0x64
 80081d0:	81c2      	strh	r2, [r0, #14]
 80081d2:	6183      	str	r3, [r0, #24]
 80081d4:	4619      	mov	r1, r3
 80081d6:	2208      	movs	r2, #8
 80081d8:	305c      	adds	r0, #92	; 0x5c
 80081da:	f7fd fd0d 	bl	8005bf8 <memset>
 80081de:	4b05      	ldr	r3, [pc, #20]	; (80081f4 <std+0x38>)
 80081e0:	6263      	str	r3, [r4, #36]	; 0x24
 80081e2:	4b05      	ldr	r3, [pc, #20]	; (80081f8 <std+0x3c>)
 80081e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80081e6:	4b05      	ldr	r3, [pc, #20]	; (80081fc <std+0x40>)
 80081e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081ea:	4b05      	ldr	r3, [pc, #20]	; (8008200 <std+0x44>)
 80081ec:	6224      	str	r4, [r4, #32]
 80081ee:	6323      	str	r3, [r4, #48]	; 0x30
 80081f0:	bd10      	pop	{r4, pc}
 80081f2:	bf00      	nop
 80081f4:	08009be9 	.word	0x08009be9
 80081f8:	08009c0b 	.word	0x08009c0b
 80081fc:	08009c43 	.word	0x08009c43
 8008200:	08009c67 	.word	0x08009c67

08008204 <_cleanup_r>:
 8008204:	4901      	ldr	r1, [pc, #4]	; (800820c <_cleanup_r+0x8>)
 8008206:	f000 b8af 	b.w	8008368 <_fwalk_reent>
 800820a:	bf00      	nop
 800820c:	08009fc1 	.word	0x08009fc1

08008210 <__sfmoreglue>:
 8008210:	b570      	push	{r4, r5, r6, lr}
 8008212:	2268      	movs	r2, #104	; 0x68
 8008214:	1e4d      	subs	r5, r1, #1
 8008216:	4355      	muls	r5, r2
 8008218:	460e      	mov	r6, r1
 800821a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800821e:	f001 f9a1 	bl	8009564 <_malloc_r>
 8008222:	4604      	mov	r4, r0
 8008224:	b140      	cbz	r0, 8008238 <__sfmoreglue+0x28>
 8008226:	2100      	movs	r1, #0
 8008228:	e9c0 1600 	strd	r1, r6, [r0]
 800822c:	300c      	adds	r0, #12
 800822e:	60a0      	str	r0, [r4, #8]
 8008230:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008234:	f7fd fce0 	bl	8005bf8 <memset>
 8008238:	4620      	mov	r0, r4
 800823a:	bd70      	pop	{r4, r5, r6, pc}

0800823c <__sfp_lock_acquire>:
 800823c:	4801      	ldr	r0, [pc, #4]	; (8008244 <__sfp_lock_acquire+0x8>)
 800823e:	f000 bc26 	b.w	8008a8e <__retarget_lock_acquire_recursive>
 8008242:	bf00      	nop
 8008244:	240002ed 	.word	0x240002ed

08008248 <__sfp_lock_release>:
 8008248:	4801      	ldr	r0, [pc, #4]	; (8008250 <__sfp_lock_release+0x8>)
 800824a:	f000 bc21 	b.w	8008a90 <__retarget_lock_release_recursive>
 800824e:	bf00      	nop
 8008250:	240002ed 	.word	0x240002ed

08008254 <__sinit_lock_acquire>:
 8008254:	4801      	ldr	r0, [pc, #4]	; (800825c <__sinit_lock_acquire+0x8>)
 8008256:	f000 bc1a 	b.w	8008a8e <__retarget_lock_acquire_recursive>
 800825a:	bf00      	nop
 800825c:	240002ee 	.word	0x240002ee

08008260 <__sinit_lock_release>:
 8008260:	4801      	ldr	r0, [pc, #4]	; (8008268 <__sinit_lock_release+0x8>)
 8008262:	f000 bc15 	b.w	8008a90 <__retarget_lock_release_recursive>
 8008266:	bf00      	nop
 8008268:	240002ee 	.word	0x240002ee

0800826c <__sinit>:
 800826c:	b510      	push	{r4, lr}
 800826e:	4604      	mov	r4, r0
 8008270:	f7ff fff0 	bl	8008254 <__sinit_lock_acquire>
 8008274:	69a3      	ldr	r3, [r4, #24]
 8008276:	b11b      	cbz	r3, 8008280 <__sinit+0x14>
 8008278:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800827c:	f7ff bff0 	b.w	8008260 <__sinit_lock_release>
 8008280:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008284:	6523      	str	r3, [r4, #80]	; 0x50
 8008286:	4b13      	ldr	r3, [pc, #76]	; (80082d4 <__sinit+0x68>)
 8008288:	4a13      	ldr	r2, [pc, #76]	; (80082d8 <__sinit+0x6c>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	62a2      	str	r2, [r4, #40]	; 0x28
 800828e:	42a3      	cmp	r3, r4
 8008290:	bf04      	itt	eq
 8008292:	2301      	moveq	r3, #1
 8008294:	61a3      	streq	r3, [r4, #24]
 8008296:	4620      	mov	r0, r4
 8008298:	f000 f820 	bl	80082dc <__sfp>
 800829c:	6060      	str	r0, [r4, #4]
 800829e:	4620      	mov	r0, r4
 80082a0:	f000 f81c 	bl	80082dc <__sfp>
 80082a4:	60a0      	str	r0, [r4, #8]
 80082a6:	4620      	mov	r0, r4
 80082a8:	f000 f818 	bl	80082dc <__sfp>
 80082ac:	2200      	movs	r2, #0
 80082ae:	60e0      	str	r0, [r4, #12]
 80082b0:	2104      	movs	r1, #4
 80082b2:	6860      	ldr	r0, [r4, #4]
 80082b4:	f7ff ff82 	bl	80081bc <std>
 80082b8:	68a0      	ldr	r0, [r4, #8]
 80082ba:	2201      	movs	r2, #1
 80082bc:	2109      	movs	r1, #9
 80082be:	f7ff ff7d 	bl	80081bc <std>
 80082c2:	68e0      	ldr	r0, [r4, #12]
 80082c4:	2202      	movs	r2, #2
 80082c6:	2112      	movs	r1, #18
 80082c8:	f7ff ff78 	bl	80081bc <std>
 80082cc:	2301      	movs	r3, #1
 80082ce:	61a3      	str	r3, [r4, #24]
 80082d0:	e7d2      	b.n	8008278 <__sinit+0xc>
 80082d2:	bf00      	nop
 80082d4:	0800a364 	.word	0x0800a364
 80082d8:	08008205 	.word	0x08008205

080082dc <__sfp>:
 80082dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082de:	4607      	mov	r7, r0
 80082e0:	f7ff ffac 	bl	800823c <__sfp_lock_acquire>
 80082e4:	4b1e      	ldr	r3, [pc, #120]	; (8008360 <__sfp+0x84>)
 80082e6:	681e      	ldr	r6, [r3, #0]
 80082e8:	69b3      	ldr	r3, [r6, #24]
 80082ea:	b913      	cbnz	r3, 80082f2 <__sfp+0x16>
 80082ec:	4630      	mov	r0, r6
 80082ee:	f7ff ffbd 	bl	800826c <__sinit>
 80082f2:	3648      	adds	r6, #72	; 0x48
 80082f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082f8:	3b01      	subs	r3, #1
 80082fa:	d503      	bpl.n	8008304 <__sfp+0x28>
 80082fc:	6833      	ldr	r3, [r6, #0]
 80082fe:	b30b      	cbz	r3, 8008344 <__sfp+0x68>
 8008300:	6836      	ldr	r6, [r6, #0]
 8008302:	e7f7      	b.n	80082f4 <__sfp+0x18>
 8008304:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008308:	b9d5      	cbnz	r5, 8008340 <__sfp+0x64>
 800830a:	4b16      	ldr	r3, [pc, #88]	; (8008364 <__sfp+0x88>)
 800830c:	60e3      	str	r3, [r4, #12]
 800830e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008312:	6665      	str	r5, [r4, #100]	; 0x64
 8008314:	f000 fbba 	bl	8008a8c <__retarget_lock_init_recursive>
 8008318:	f7ff ff96 	bl	8008248 <__sfp_lock_release>
 800831c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008320:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008324:	6025      	str	r5, [r4, #0]
 8008326:	61a5      	str	r5, [r4, #24]
 8008328:	2208      	movs	r2, #8
 800832a:	4629      	mov	r1, r5
 800832c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008330:	f7fd fc62 	bl	8005bf8 <memset>
 8008334:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008338:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800833c:	4620      	mov	r0, r4
 800833e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008340:	3468      	adds	r4, #104	; 0x68
 8008342:	e7d9      	b.n	80082f8 <__sfp+0x1c>
 8008344:	2104      	movs	r1, #4
 8008346:	4638      	mov	r0, r7
 8008348:	f7ff ff62 	bl	8008210 <__sfmoreglue>
 800834c:	4604      	mov	r4, r0
 800834e:	6030      	str	r0, [r6, #0]
 8008350:	2800      	cmp	r0, #0
 8008352:	d1d5      	bne.n	8008300 <__sfp+0x24>
 8008354:	f7ff ff78 	bl	8008248 <__sfp_lock_release>
 8008358:	230c      	movs	r3, #12
 800835a:	603b      	str	r3, [r7, #0]
 800835c:	e7ee      	b.n	800833c <__sfp+0x60>
 800835e:	bf00      	nop
 8008360:	0800a364 	.word	0x0800a364
 8008364:	ffff0001 	.word	0xffff0001

08008368 <_fwalk_reent>:
 8008368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800836c:	4606      	mov	r6, r0
 800836e:	4688      	mov	r8, r1
 8008370:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008374:	2700      	movs	r7, #0
 8008376:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800837a:	f1b9 0901 	subs.w	r9, r9, #1
 800837e:	d505      	bpl.n	800838c <_fwalk_reent+0x24>
 8008380:	6824      	ldr	r4, [r4, #0]
 8008382:	2c00      	cmp	r4, #0
 8008384:	d1f7      	bne.n	8008376 <_fwalk_reent+0xe>
 8008386:	4638      	mov	r0, r7
 8008388:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800838c:	89ab      	ldrh	r3, [r5, #12]
 800838e:	2b01      	cmp	r3, #1
 8008390:	d907      	bls.n	80083a2 <_fwalk_reent+0x3a>
 8008392:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008396:	3301      	adds	r3, #1
 8008398:	d003      	beq.n	80083a2 <_fwalk_reent+0x3a>
 800839a:	4629      	mov	r1, r5
 800839c:	4630      	mov	r0, r6
 800839e:	47c0      	blx	r8
 80083a0:	4307      	orrs	r7, r0
 80083a2:	3568      	adds	r5, #104	; 0x68
 80083a4:	e7e9      	b.n	800837a <_fwalk_reent+0x12>

080083a6 <rshift>:
 80083a6:	6903      	ldr	r3, [r0, #16]
 80083a8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80083ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80083b0:	ea4f 1261 	mov.w	r2, r1, asr #5
 80083b4:	f100 0414 	add.w	r4, r0, #20
 80083b8:	dd45      	ble.n	8008446 <rshift+0xa0>
 80083ba:	f011 011f 	ands.w	r1, r1, #31
 80083be:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80083c2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80083c6:	d10c      	bne.n	80083e2 <rshift+0x3c>
 80083c8:	f100 0710 	add.w	r7, r0, #16
 80083cc:	4629      	mov	r1, r5
 80083ce:	42b1      	cmp	r1, r6
 80083d0:	d334      	bcc.n	800843c <rshift+0x96>
 80083d2:	1a9b      	subs	r3, r3, r2
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	1eea      	subs	r2, r5, #3
 80083d8:	4296      	cmp	r6, r2
 80083da:	bf38      	it	cc
 80083dc:	2300      	movcc	r3, #0
 80083de:	4423      	add	r3, r4
 80083e0:	e015      	b.n	800840e <rshift+0x68>
 80083e2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80083e6:	f1c1 0820 	rsb	r8, r1, #32
 80083ea:	40cf      	lsrs	r7, r1
 80083ec:	f105 0e04 	add.w	lr, r5, #4
 80083f0:	46a1      	mov	r9, r4
 80083f2:	4576      	cmp	r6, lr
 80083f4:	46f4      	mov	ip, lr
 80083f6:	d815      	bhi.n	8008424 <rshift+0x7e>
 80083f8:	1a9a      	subs	r2, r3, r2
 80083fa:	0092      	lsls	r2, r2, #2
 80083fc:	3a04      	subs	r2, #4
 80083fe:	3501      	adds	r5, #1
 8008400:	42ae      	cmp	r6, r5
 8008402:	bf38      	it	cc
 8008404:	2200      	movcc	r2, #0
 8008406:	18a3      	adds	r3, r4, r2
 8008408:	50a7      	str	r7, [r4, r2]
 800840a:	b107      	cbz	r7, 800840e <rshift+0x68>
 800840c:	3304      	adds	r3, #4
 800840e:	1b1a      	subs	r2, r3, r4
 8008410:	42a3      	cmp	r3, r4
 8008412:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008416:	bf08      	it	eq
 8008418:	2300      	moveq	r3, #0
 800841a:	6102      	str	r2, [r0, #16]
 800841c:	bf08      	it	eq
 800841e:	6143      	streq	r3, [r0, #20]
 8008420:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008424:	f8dc c000 	ldr.w	ip, [ip]
 8008428:	fa0c fc08 	lsl.w	ip, ip, r8
 800842c:	ea4c 0707 	orr.w	r7, ip, r7
 8008430:	f849 7b04 	str.w	r7, [r9], #4
 8008434:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008438:	40cf      	lsrs	r7, r1
 800843a:	e7da      	b.n	80083f2 <rshift+0x4c>
 800843c:	f851 cb04 	ldr.w	ip, [r1], #4
 8008440:	f847 cf04 	str.w	ip, [r7, #4]!
 8008444:	e7c3      	b.n	80083ce <rshift+0x28>
 8008446:	4623      	mov	r3, r4
 8008448:	e7e1      	b.n	800840e <rshift+0x68>

0800844a <__hexdig_fun>:
 800844a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800844e:	2b09      	cmp	r3, #9
 8008450:	d802      	bhi.n	8008458 <__hexdig_fun+0xe>
 8008452:	3820      	subs	r0, #32
 8008454:	b2c0      	uxtb	r0, r0
 8008456:	4770      	bx	lr
 8008458:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800845c:	2b05      	cmp	r3, #5
 800845e:	d801      	bhi.n	8008464 <__hexdig_fun+0x1a>
 8008460:	3847      	subs	r0, #71	; 0x47
 8008462:	e7f7      	b.n	8008454 <__hexdig_fun+0xa>
 8008464:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008468:	2b05      	cmp	r3, #5
 800846a:	d801      	bhi.n	8008470 <__hexdig_fun+0x26>
 800846c:	3827      	subs	r0, #39	; 0x27
 800846e:	e7f1      	b.n	8008454 <__hexdig_fun+0xa>
 8008470:	2000      	movs	r0, #0
 8008472:	4770      	bx	lr

08008474 <__gethex>:
 8008474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008478:	ed2d 8b02 	vpush	{d8}
 800847c:	b089      	sub	sp, #36	; 0x24
 800847e:	ee08 0a10 	vmov	s16, r0
 8008482:	9304      	str	r3, [sp, #16]
 8008484:	4bb4      	ldr	r3, [pc, #720]	; (8008758 <__gethex+0x2e4>)
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	9301      	str	r3, [sp, #4]
 800848a:	4618      	mov	r0, r3
 800848c:	468b      	mov	fp, r1
 800848e:	4690      	mov	r8, r2
 8008490:	f7f7 ff26 	bl	80002e0 <strlen>
 8008494:	9b01      	ldr	r3, [sp, #4]
 8008496:	f8db 2000 	ldr.w	r2, [fp]
 800849a:	4403      	add	r3, r0
 800849c:	4682      	mov	sl, r0
 800849e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80084a2:	9305      	str	r3, [sp, #20]
 80084a4:	1c93      	adds	r3, r2, #2
 80084a6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80084aa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80084ae:	32fe      	adds	r2, #254	; 0xfe
 80084b0:	18d1      	adds	r1, r2, r3
 80084b2:	461f      	mov	r7, r3
 80084b4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80084b8:	9100      	str	r1, [sp, #0]
 80084ba:	2830      	cmp	r0, #48	; 0x30
 80084bc:	d0f8      	beq.n	80084b0 <__gethex+0x3c>
 80084be:	f7ff ffc4 	bl	800844a <__hexdig_fun>
 80084c2:	4604      	mov	r4, r0
 80084c4:	2800      	cmp	r0, #0
 80084c6:	d13a      	bne.n	800853e <__gethex+0xca>
 80084c8:	9901      	ldr	r1, [sp, #4]
 80084ca:	4652      	mov	r2, sl
 80084cc:	4638      	mov	r0, r7
 80084ce:	f001 fbce 	bl	8009c6e <strncmp>
 80084d2:	4605      	mov	r5, r0
 80084d4:	2800      	cmp	r0, #0
 80084d6:	d168      	bne.n	80085aa <__gethex+0x136>
 80084d8:	f817 000a 	ldrb.w	r0, [r7, sl]
 80084dc:	eb07 060a 	add.w	r6, r7, sl
 80084e0:	f7ff ffb3 	bl	800844a <__hexdig_fun>
 80084e4:	2800      	cmp	r0, #0
 80084e6:	d062      	beq.n	80085ae <__gethex+0x13a>
 80084e8:	4633      	mov	r3, r6
 80084ea:	7818      	ldrb	r0, [r3, #0]
 80084ec:	2830      	cmp	r0, #48	; 0x30
 80084ee:	461f      	mov	r7, r3
 80084f0:	f103 0301 	add.w	r3, r3, #1
 80084f4:	d0f9      	beq.n	80084ea <__gethex+0x76>
 80084f6:	f7ff ffa8 	bl	800844a <__hexdig_fun>
 80084fa:	2301      	movs	r3, #1
 80084fc:	fab0 f480 	clz	r4, r0
 8008500:	0964      	lsrs	r4, r4, #5
 8008502:	4635      	mov	r5, r6
 8008504:	9300      	str	r3, [sp, #0]
 8008506:	463a      	mov	r2, r7
 8008508:	4616      	mov	r6, r2
 800850a:	3201      	adds	r2, #1
 800850c:	7830      	ldrb	r0, [r6, #0]
 800850e:	f7ff ff9c 	bl	800844a <__hexdig_fun>
 8008512:	2800      	cmp	r0, #0
 8008514:	d1f8      	bne.n	8008508 <__gethex+0x94>
 8008516:	9901      	ldr	r1, [sp, #4]
 8008518:	4652      	mov	r2, sl
 800851a:	4630      	mov	r0, r6
 800851c:	f001 fba7 	bl	8009c6e <strncmp>
 8008520:	b980      	cbnz	r0, 8008544 <__gethex+0xd0>
 8008522:	b94d      	cbnz	r5, 8008538 <__gethex+0xc4>
 8008524:	eb06 050a 	add.w	r5, r6, sl
 8008528:	462a      	mov	r2, r5
 800852a:	4616      	mov	r6, r2
 800852c:	3201      	adds	r2, #1
 800852e:	7830      	ldrb	r0, [r6, #0]
 8008530:	f7ff ff8b 	bl	800844a <__hexdig_fun>
 8008534:	2800      	cmp	r0, #0
 8008536:	d1f8      	bne.n	800852a <__gethex+0xb6>
 8008538:	1bad      	subs	r5, r5, r6
 800853a:	00ad      	lsls	r5, r5, #2
 800853c:	e004      	b.n	8008548 <__gethex+0xd4>
 800853e:	2400      	movs	r4, #0
 8008540:	4625      	mov	r5, r4
 8008542:	e7e0      	b.n	8008506 <__gethex+0x92>
 8008544:	2d00      	cmp	r5, #0
 8008546:	d1f7      	bne.n	8008538 <__gethex+0xc4>
 8008548:	7833      	ldrb	r3, [r6, #0]
 800854a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800854e:	2b50      	cmp	r3, #80	; 0x50
 8008550:	d13b      	bne.n	80085ca <__gethex+0x156>
 8008552:	7873      	ldrb	r3, [r6, #1]
 8008554:	2b2b      	cmp	r3, #43	; 0x2b
 8008556:	d02c      	beq.n	80085b2 <__gethex+0x13e>
 8008558:	2b2d      	cmp	r3, #45	; 0x2d
 800855a:	d02e      	beq.n	80085ba <__gethex+0x146>
 800855c:	1c71      	adds	r1, r6, #1
 800855e:	f04f 0900 	mov.w	r9, #0
 8008562:	7808      	ldrb	r0, [r1, #0]
 8008564:	f7ff ff71 	bl	800844a <__hexdig_fun>
 8008568:	1e43      	subs	r3, r0, #1
 800856a:	b2db      	uxtb	r3, r3
 800856c:	2b18      	cmp	r3, #24
 800856e:	d82c      	bhi.n	80085ca <__gethex+0x156>
 8008570:	f1a0 0210 	sub.w	r2, r0, #16
 8008574:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008578:	f7ff ff67 	bl	800844a <__hexdig_fun>
 800857c:	1e43      	subs	r3, r0, #1
 800857e:	b2db      	uxtb	r3, r3
 8008580:	2b18      	cmp	r3, #24
 8008582:	d91d      	bls.n	80085c0 <__gethex+0x14c>
 8008584:	f1b9 0f00 	cmp.w	r9, #0
 8008588:	d000      	beq.n	800858c <__gethex+0x118>
 800858a:	4252      	negs	r2, r2
 800858c:	4415      	add	r5, r2
 800858e:	f8cb 1000 	str.w	r1, [fp]
 8008592:	b1e4      	cbz	r4, 80085ce <__gethex+0x15a>
 8008594:	9b00      	ldr	r3, [sp, #0]
 8008596:	2b00      	cmp	r3, #0
 8008598:	bf14      	ite	ne
 800859a:	2700      	movne	r7, #0
 800859c:	2706      	moveq	r7, #6
 800859e:	4638      	mov	r0, r7
 80085a0:	b009      	add	sp, #36	; 0x24
 80085a2:	ecbd 8b02 	vpop	{d8}
 80085a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085aa:	463e      	mov	r6, r7
 80085ac:	4625      	mov	r5, r4
 80085ae:	2401      	movs	r4, #1
 80085b0:	e7ca      	b.n	8008548 <__gethex+0xd4>
 80085b2:	f04f 0900 	mov.w	r9, #0
 80085b6:	1cb1      	adds	r1, r6, #2
 80085b8:	e7d3      	b.n	8008562 <__gethex+0xee>
 80085ba:	f04f 0901 	mov.w	r9, #1
 80085be:	e7fa      	b.n	80085b6 <__gethex+0x142>
 80085c0:	230a      	movs	r3, #10
 80085c2:	fb03 0202 	mla	r2, r3, r2, r0
 80085c6:	3a10      	subs	r2, #16
 80085c8:	e7d4      	b.n	8008574 <__gethex+0x100>
 80085ca:	4631      	mov	r1, r6
 80085cc:	e7df      	b.n	800858e <__gethex+0x11a>
 80085ce:	1bf3      	subs	r3, r6, r7
 80085d0:	3b01      	subs	r3, #1
 80085d2:	4621      	mov	r1, r4
 80085d4:	2b07      	cmp	r3, #7
 80085d6:	dc0b      	bgt.n	80085f0 <__gethex+0x17c>
 80085d8:	ee18 0a10 	vmov	r0, s16
 80085dc:	f000 fa82 	bl	8008ae4 <_Balloc>
 80085e0:	4604      	mov	r4, r0
 80085e2:	b940      	cbnz	r0, 80085f6 <__gethex+0x182>
 80085e4:	4b5d      	ldr	r3, [pc, #372]	; (800875c <__gethex+0x2e8>)
 80085e6:	4602      	mov	r2, r0
 80085e8:	21de      	movs	r1, #222	; 0xde
 80085ea:	485d      	ldr	r0, [pc, #372]	; (8008760 <__gethex+0x2ec>)
 80085ec:	f001 fc34 	bl	8009e58 <__assert_func>
 80085f0:	3101      	adds	r1, #1
 80085f2:	105b      	asrs	r3, r3, #1
 80085f4:	e7ee      	b.n	80085d4 <__gethex+0x160>
 80085f6:	f100 0914 	add.w	r9, r0, #20
 80085fa:	f04f 0b00 	mov.w	fp, #0
 80085fe:	f1ca 0301 	rsb	r3, sl, #1
 8008602:	f8cd 9008 	str.w	r9, [sp, #8]
 8008606:	f8cd b000 	str.w	fp, [sp]
 800860a:	9306      	str	r3, [sp, #24]
 800860c:	42b7      	cmp	r7, r6
 800860e:	d340      	bcc.n	8008692 <__gethex+0x21e>
 8008610:	9802      	ldr	r0, [sp, #8]
 8008612:	9b00      	ldr	r3, [sp, #0]
 8008614:	f840 3b04 	str.w	r3, [r0], #4
 8008618:	eba0 0009 	sub.w	r0, r0, r9
 800861c:	1080      	asrs	r0, r0, #2
 800861e:	0146      	lsls	r6, r0, #5
 8008620:	6120      	str	r0, [r4, #16]
 8008622:	4618      	mov	r0, r3
 8008624:	f000 fb50 	bl	8008cc8 <__hi0bits>
 8008628:	1a30      	subs	r0, r6, r0
 800862a:	f8d8 6000 	ldr.w	r6, [r8]
 800862e:	42b0      	cmp	r0, r6
 8008630:	dd63      	ble.n	80086fa <__gethex+0x286>
 8008632:	1b87      	subs	r7, r0, r6
 8008634:	4639      	mov	r1, r7
 8008636:	4620      	mov	r0, r4
 8008638:	f000 fef1 	bl	800941e <__any_on>
 800863c:	4682      	mov	sl, r0
 800863e:	b1a8      	cbz	r0, 800866c <__gethex+0x1f8>
 8008640:	1e7b      	subs	r3, r7, #1
 8008642:	1159      	asrs	r1, r3, #5
 8008644:	f003 021f 	and.w	r2, r3, #31
 8008648:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800864c:	f04f 0a01 	mov.w	sl, #1
 8008650:	fa0a f202 	lsl.w	r2, sl, r2
 8008654:	420a      	tst	r2, r1
 8008656:	d009      	beq.n	800866c <__gethex+0x1f8>
 8008658:	4553      	cmp	r3, sl
 800865a:	dd05      	ble.n	8008668 <__gethex+0x1f4>
 800865c:	1eb9      	subs	r1, r7, #2
 800865e:	4620      	mov	r0, r4
 8008660:	f000 fedd 	bl	800941e <__any_on>
 8008664:	2800      	cmp	r0, #0
 8008666:	d145      	bne.n	80086f4 <__gethex+0x280>
 8008668:	f04f 0a02 	mov.w	sl, #2
 800866c:	4639      	mov	r1, r7
 800866e:	4620      	mov	r0, r4
 8008670:	f7ff fe99 	bl	80083a6 <rshift>
 8008674:	443d      	add	r5, r7
 8008676:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800867a:	42ab      	cmp	r3, r5
 800867c:	da4c      	bge.n	8008718 <__gethex+0x2a4>
 800867e:	ee18 0a10 	vmov	r0, s16
 8008682:	4621      	mov	r1, r4
 8008684:	f000 fa6e 	bl	8008b64 <_Bfree>
 8008688:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800868a:	2300      	movs	r3, #0
 800868c:	6013      	str	r3, [r2, #0]
 800868e:	27a3      	movs	r7, #163	; 0xa3
 8008690:	e785      	b.n	800859e <__gethex+0x12a>
 8008692:	1e73      	subs	r3, r6, #1
 8008694:	9a05      	ldr	r2, [sp, #20]
 8008696:	9303      	str	r3, [sp, #12]
 8008698:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800869c:	4293      	cmp	r3, r2
 800869e:	d019      	beq.n	80086d4 <__gethex+0x260>
 80086a0:	f1bb 0f20 	cmp.w	fp, #32
 80086a4:	d107      	bne.n	80086b6 <__gethex+0x242>
 80086a6:	9b02      	ldr	r3, [sp, #8]
 80086a8:	9a00      	ldr	r2, [sp, #0]
 80086aa:	f843 2b04 	str.w	r2, [r3], #4
 80086ae:	9302      	str	r3, [sp, #8]
 80086b0:	2300      	movs	r3, #0
 80086b2:	9300      	str	r3, [sp, #0]
 80086b4:	469b      	mov	fp, r3
 80086b6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80086ba:	f7ff fec6 	bl	800844a <__hexdig_fun>
 80086be:	9b00      	ldr	r3, [sp, #0]
 80086c0:	f000 000f 	and.w	r0, r0, #15
 80086c4:	fa00 f00b 	lsl.w	r0, r0, fp
 80086c8:	4303      	orrs	r3, r0
 80086ca:	9300      	str	r3, [sp, #0]
 80086cc:	f10b 0b04 	add.w	fp, fp, #4
 80086d0:	9b03      	ldr	r3, [sp, #12]
 80086d2:	e00d      	b.n	80086f0 <__gethex+0x27c>
 80086d4:	9b03      	ldr	r3, [sp, #12]
 80086d6:	9a06      	ldr	r2, [sp, #24]
 80086d8:	4413      	add	r3, r2
 80086da:	42bb      	cmp	r3, r7
 80086dc:	d3e0      	bcc.n	80086a0 <__gethex+0x22c>
 80086de:	4618      	mov	r0, r3
 80086e0:	9901      	ldr	r1, [sp, #4]
 80086e2:	9307      	str	r3, [sp, #28]
 80086e4:	4652      	mov	r2, sl
 80086e6:	f001 fac2 	bl	8009c6e <strncmp>
 80086ea:	9b07      	ldr	r3, [sp, #28]
 80086ec:	2800      	cmp	r0, #0
 80086ee:	d1d7      	bne.n	80086a0 <__gethex+0x22c>
 80086f0:	461e      	mov	r6, r3
 80086f2:	e78b      	b.n	800860c <__gethex+0x198>
 80086f4:	f04f 0a03 	mov.w	sl, #3
 80086f8:	e7b8      	b.n	800866c <__gethex+0x1f8>
 80086fa:	da0a      	bge.n	8008712 <__gethex+0x29e>
 80086fc:	1a37      	subs	r7, r6, r0
 80086fe:	4621      	mov	r1, r4
 8008700:	ee18 0a10 	vmov	r0, s16
 8008704:	463a      	mov	r2, r7
 8008706:	f000 fc49 	bl	8008f9c <__lshift>
 800870a:	1bed      	subs	r5, r5, r7
 800870c:	4604      	mov	r4, r0
 800870e:	f100 0914 	add.w	r9, r0, #20
 8008712:	f04f 0a00 	mov.w	sl, #0
 8008716:	e7ae      	b.n	8008676 <__gethex+0x202>
 8008718:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800871c:	42a8      	cmp	r0, r5
 800871e:	dd72      	ble.n	8008806 <__gethex+0x392>
 8008720:	1b45      	subs	r5, r0, r5
 8008722:	42ae      	cmp	r6, r5
 8008724:	dc36      	bgt.n	8008794 <__gethex+0x320>
 8008726:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800872a:	2b02      	cmp	r3, #2
 800872c:	d02a      	beq.n	8008784 <__gethex+0x310>
 800872e:	2b03      	cmp	r3, #3
 8008730:	d02c      	beq.n	800878c <__gethex+0x318>
 8008732:	2b01      	cmp	r3, #1
 8008734:	d11c      	bne.n	8008770 <__gethex+0x2fc>
 8008736:	42ae      	cmp	r6, r5
 8008738:	d11a      	bne.n	8008770 <__gethex+0x2fc>
 800873a:	2e01      	cmp	r6, #1
 800873c:	d112      	bne.n	8008764 <__gethex+0x2f0>
 800873e:	9a04      	ldr	r2, [sp, #16]
 8008740:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008744:	6013      	str	r3, [r2, #0]
 8008746:	2301      	movs	r3, #1
 8008748:	6123      	str	r3, [r4, #16]
 800874a:	f8c9 3000 	str.w	r3, [r9]
 800874e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008750:	2762      	movs	r7, #98	; 0x62
 8008752:	601c      	str	r4, [r3, #0]
 8008754:	e723      	b.n	800859e <__gethex+0x12a>
 8008756:	bf00      	nop
 8008758:	0800a654 	.word	0x0800a654
 800875c:	0800a578 	.word	0x0800a578
 8008760:	0800a5ec 	.word	0x0800a5ec
 8008764:	1e71      	subs	r1, r6, #1
 8008766:	4620      	mov	r0, r4
 8008768:	f000 fe59 	bl	800941e <__any_on>
 800876c:	2800      	cmp	r0, #0
 800876e:	d1e6      	bne.n	800873e <__gethex+0x2ca>
 8008770:	ee18 0a10 	vmov	r0, s16
 8008774:	4621      	mov	r1, r4
 8008776:	f000 f9f5 	bl	8008b64 <_Bfree>
 800877a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800877c:	2300      	movs	r3, #0
 800877e:	6013      	str	r3, [r2, #0]
 8008780:	2750      	movs	r7, #80	; 0x50
 8008782:	e70c      	b.n	800859e <__gethex+0x12a>
 8008784:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008786:	2b00      	cmp	r3, #0
 8008788:	d1f2      	bne.n	8008770 <__gethex+0x2fc>
 800878a:	e7d8      	b.n	800873e <__gethex+0x2ca>
 800878c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800878e:	2b00      	cmp	r3, #0
 8008790:	d1d5      	bne.n	800873e <__gethex+0x2ca>
 8008792:	e7ed      	b.n	8008770 <__gethex+0x2fc>
 8008794:	1e6f      	subs	r7, r5, #1
 8008796:	f1ba 0f00 	cmp.w	sl, #0
 800879a:	d131      	bne.n	8008800 <__gethex+0x38c>
 800879c:	b127      	cbz	r7, 80087a8 <__gethex+0x334>
 800879e:	4639      	mov	r1, r7
 80087a0:	4620      	mov	r0, r4
 80087a2:	f000 fe3c 	bl	800941e <__any_on>
 80087a6:	4682      	mov	sl, r0
 80087a8:	117b      	asrs	r3, r7, #5
 80087aa:	2101      	movs	r1, #1
 80087ac:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80087b0:	f007 071f 	and.w	r7, r7, #31
 80087b4:	fa01 f707 	lsl.w	r7, r1, r7
 80087b8:	421f      	tst	r7, r3
 80087ba:	4629      	mov	r1, r5
 80087bc:	4620      	mov	r0, r4
 80087be:	bf18      	it	ne
 80087c0:	f04a 0a02 	orrne.w	sl, sl, #2
 80087c4:	1b76      	subs	r6, r6, r5
 80087c6:	f7ff fdee 	bl	80083a6 <rshift>
 80087ca:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80087ce:	2702      	movs	r7, #2
 80087d0:	f1ba 0f00 	cmp.w	sl, #0
 80087d4:	d048      	beq.n	8008868 <__gethex+0x3f4>
 80087d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80087da:	2b02      	cmp	r3, #2
 80087dc:	d015      	beq.n	800880a <__gethex+0x396>
 80087de:	2b03      	cmp	r3, #3
 80087e0:	d017      	beq.n	8008812 <__gethex+0x39e>
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d109      	bne.n	80087fa <__gethex+0x386>
 80087e6:	f01a 0f02 	tst.w	sl, #2
 80087ea:	d006      	beq.n	80087fa <__gethex+0x386>
 80087ec:	f8d9 0000 	ldr.w	r0, [r9]
 80087f0:	ea4a 0a00 	orr.w	sl, sl, r0
 80087f4:	f01a 0f01 	tst.w	sl, #1
 80087f8:	d10e      	bne.n	8008818 <__gethex+0x3a4>
 80087fa:	f047 0710 	orr.w	r7, r7, #16
 80087fe:	e033      	b.n	8008868 <__gethex+0x3f4>
 8008800:	f04f 0a01 	mov.w	sl, #1
 8008804:	e7d0      	b.n	80087a8 <__gethex+0x334>
 8008806:	2701      	movs	r7, #1
 8008808:	e7e2      	b.n	80087d0 <__gethex+0x35c>
 800880a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800880c:	f1c3 0301 	rsb	r3, r3, #1
 8008810:	9315      	str	r3, [sp, #84]	; 0x54
 8008812:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008814:	2b00      	cmp	r3, #0
 8008816:	d0f0      	beq.n	80087fa <__gethex+0x386>
 8008818:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800881c:	f104 0314 	add.w	r3, r4, #20
 8008820:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008824:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008828:	f04f 0c00 	mov.w	ip, #0
 800882c:	4618      	mov	r0, r3
 800882e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008832:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008836:	d01c      	beq.n	8008872 <__gethex+0x3fe>
 8008838:	3201      	adds	r2, #1
 800883a:	6002      	str	r2, [r0, #0]
 800883c:	2f02      	cmp	r7, #2
 800883e:	f104 0314 	add.w	r3, r4, #20
 8008842:	d13f      	bne.n	80088c4 <__gethex+0x450>
 8008844:	f8d8 2000 	ldr.w	r2, [r8]
 8008848:	3a01      	subs	r2, #1
 800884a:	42b2      	cmp	r2, r6
 800884c:	d10a      	bne.n	8008864 <__gethex+0x3f0>
 800884e:	1171      	asrs	r1, r6, #5
 8008850:	2201      	movs	r2, #1
 8008852:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008856:	f006 061f 	and.w	r6, r6, #31
 800885a:	fa02 f606 	lsl.w	r6, r2, r6
 800885e:	421e      	tst	r6, r3
 8008860:	bf18      	it	ne
 8008862:	4617      	movne	r7, r2
 8008864:	f047 0720 	orr.w	r7, r7, #32
 8008868:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800886a:	601c      	str	r4, [r3, #0]
 800886c:	9b04      	ldr	r3, [sp, #16]
 800886e:	601d      	str	r5, [r3, #0]
 8008870:	e695      	b.n	800859e <__gethex+0x12a>
 8008872:	4299      	cmp	r1, r3
 8008874:	f843 cc04 	str.w	ip, [r3, #-4]
 8008878:	d8d8      	bhi.n	800882c <__gethex+0x3b8>
 800887a:	68a3      	ldr	r3, [r4, #8]
 800887c:	459b      	cmp	fp, r3
 800887e:	db19      	blt.n	80088b4 <__gethex+0x440>
 8008880:	6861      	ldr	r1, [r4, #4]
 8008882:	ee18 0a10 	vmov	r0, s16
 8008886:	3101      	adds	r1, #1
 8008888:	f000 f92c 	bl	8008ae4 <_Balloc>
 800888c:	4681      	mov	r9, r0
 800888e:	b918      	cbnz	r0, 8008898 <__gethex+0x424>
 8008890:	4b1a      	ldr	r3, [pc, #104]	; (80088fc <__gethex+0x488>)
 8008892:	4602      	mov	r2, r0
 8008894:	2184      	movs	r1, #132	; 0x84
 8008896:	e6a8      	b.n	80085ea <__gethex+0x176>
 8008898:	6922      	ldr	r2, [r4, #16]
 800889a:	3202      	adds	r2, #2
 800889c:	f104 010c 	add.w	r1, r4, #12
 80088a0:	0092      	lsls	r2, r2, #2
 80088a2:	300c      	adds	r0, #12
 80088a4:	f000 f910 	bl	8008ac8 <memcpy>
 80088a8:	4621      	mov	r1, r4
 80088aa:	ee18 0a10 	vmov	r0, s16
 80088ae:	f000 f959 	bl	8008b64 <_Bfree>
 80088b2:	464c      	mov	r4, r9
 80088b4:	6923      	ldr	r3, [r4, #16]
 80088b6:	1c5a      	adds	r2, r3, #1
 80088b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80088bc:	6122      	str	r2, [r4, #16]
 80088be:	2201      	movs	r2, #1
 80088c0:	615a      	str	r2, [r3, #20]
 80088c2:	e7bb      	b.n	800883c <__gethex+0x3c8>
 80088c4:	6922      	ldr	r2, [r4, #16]
 80088c6:	455a      	cmp	r2, fp
 80088c8:	dd0b      	ble.n	80088e2 <__gethex+0x46e>
 80088ca:	2101      	movs	r1, #1
 80088cc:	4620      	mov	r0, r4
 80088ce:	f7ff fd6a 	bl	80083a6 <rshift>
 80088d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80088d6:	3501      	adds	r5, #1
 80088d8:	42ab      	cmp	r3, r5
 80088da:	f6ff aed0 	blt.w	800867e <__gethex+0x20a>
 80088de:	2701      	movs	r7, #1
 80088e0:	e7c0      	b.n	8008864 <__gethex+0x3f0>
 80088e2:	f016 061f 	ands.w	r6, r6, #31
 80088e6:	d0fa      	beq.n	80088de <__gethex+0x46a>
 80088e8:	4453      	add	r3, sl
 80088ea:	f1c6 0620 	rsb	r6, r6, #32
 80088ee:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80088f2:	f000 f9e9 	bl	8008cc8 <__hi0bits>
 80088f6:	42b0      	cmp	r0, r6
 80088f8:	dbe7      	blt.n	80088ca <__gethex+0x456>
 80088fa:	e7f0      	b.n	80088de <__gethex+0x46a>
 80088fc:	0800a578 	.word	0x0800a578

08008900 <L_shift>:
 8008900:	f1c2 0208 	rsb	r2, r2, #8
 8008904:	0092      	lsls	r2, r2, #2
 8008906:	b570      	push	{r4, r5, r6, lr}
 8008908:	f1c2 0620 	rsb	r6, r2, #32
 800890c:	6843      	ldr	r3, [r0, #4]
 800890e:	6804      	ldr	r4, [r0, #0]
 8008910:	fa03 f506 	lsl.w	r5, r3, r6
 8008914:	432c      	orrs	r4, r5
 8008916:	40d3      	lsrs	r3, r2
 8008918:	6004      	str	r4, [r0, #0]
 800891a:	f840 3f04 	str.w	r3, [r0, #4]!
 800891e:	4288      	cmp	r0, r1
 8008920:	d3f4      	bcc.n	800890c <L_shift+0xc>
 8008922:	bd70      	pop	{r4, r5, r6, pc}

08008924 <__match>:
 8008924:	b530      	push	{r4, r5, lr}
 8008926:	6803      	ldr	r3, [r0, #0]
 8008928:	3301      	adds	r3, #1
 800892a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800892e:	b914      	cbnz	r4, 8008936 <__match+0x12>
 8008930:	6003      	str	r3, [r0, #0]
 8008932:	2001      	movs	r0, #1
 8008934:	bd30      	pop	{r4, r5, pc}
 8008936:	f813 2b01 	ldrb.w	r2, [r3], #1
 800893a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800893e:	2d19      	cmp	r5, #25
 8008940:	bf98      	it	ls
 8008942:	3220      	addls	r2, #32
 8008944:	42a2      	cmp	r2, r4
 8008946:	d0f0      	beq.n	800892a <__match+0x6>
 8008948:	2000      	movs	r0, #0
 800894a:	e7f3      	b.n	8008934 <__match+0x10>

0800894c <__hexnan>:
 800894c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008950:	680b      	ldr	r3, [r1, #0]
 8008952:	115e      	asrs	r6, r3, #5
 8008954:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008958:	f013 031f 	ands.w	r3, r3, #31
 800895c:	b087      	sub	sp, #28
 800895e:	bf18      	it	ne
 8008960:	3604      	addne	r6, #4
 8008962:	2500      	movs	r5, #0
 8008964:	1f37      	subs	r7, r6, #4
 8008966:	4690      	mov	r8, r2
 8008968:	6802      	ldr	r2, [r0, #0]
 800896a:	9301      	str	r3, [sp, #4]
 800896c:	4682      	mov	sl, r0
 800896e:	f846 5c04 	str.w	r5, [r6, #-4]
 8008972:	46b9      	mov	r9, r7
 8008974:	463c      	mov	r4, r7
 8008976:	9502      	str	r5, [sp, #8]
 8008978:	46ab      	mov	fp, r5
 800897a:	7851      	ldrb	r1, [r2, #1]
 800897c:	1c53      	adds	r3, r2, #1
 800897e:	9303      	str	r3, [sp, #12]
 8008980:	b341      	cbz	r1, 80089d4 <__hexnan+0x88>
 8008982:	4608      	mov	r0, r1
 8008984:	9205      	str	r2, [sp, #20]
 8008986:	9104      	str	r1, [sp, #16]
 8008988:	f7ff fd5f 	bl	800844a <__hexdig_fun>
 800898c:	2800      	cmp	r0, #0
 800898e:	d14f      	bne.n	8008a30 <__hexnan+0xe4>
 8008990:	9904      	ldr	r1, [sp, #16]
 8008992:	9a05      	ldr	r2, [sp, #20]
 8008994:	2920      	cmp	r1, #32
 8008996:	d818      	bhi.n	80089ca <__hexnan+0x7e>
 8008998:	9b02      	ldr	r3, [sp, #8]
 800899a:	459b      	cmp	fp, r3
 800899c:	dd13      	ble.n	80089c6 <__hexnan+0x7a>
 800899e:	454c      	cmp	r4, r9
 80089a0:	d206      	bcs.n	80089b0 <__hexnan+0x64>
 80089a2:	2d07      	cmp	r5, #7
 80089a4:	dc04      	bgt.n	80089b0 <__hexnan+0x64>
 80089a6:	462a      	mov	r2, r5
 80089a8:	4649      	mov	r1, r9
 80089aa:	4620      	mov	r0, r4
 80089ac:	f7ff ffa8 	bl	8008900 <L_shift>
 80089b0:	4544      	cmp	r4, r8
 80089b2:	d950      	bls.n	8008a56 <__hexnan+0x10a>
 80089b4:	2300      	movs	r3, #0
 80089b6:	f1a4 0904 	sub.w	r9, r4, #4
 80089ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80089be:	f8cd b008 	str.w	fp, [sp, #8]
 80089c2:	464c      	mov	r4, r9
 80089c4:	461d      	mov	r5, r3
 80089c6:	9a03      	ldr	r2, [sp, #12]
 80089c8:	e7d7      	b.n	800897a <__hexnan+0x2e>
 80089ca:	2929      	cmp	r1, #41	; 0x29
 80089cc:	d156      	bne.n	8008a7c <__hexnan+0x130>
 80089ce:	3202      	adds	r2, #2
 80089d0:	f8ca 2000 	str.w	r2, [sl]
 80089d4:	f1bb 0f00 	cmp.w	fp, #0
 80089d8:	d050      	beq.n	8008a7c <__hexnan+0x130>
 80089da:	454c      	cmp	r4, r9
 80089dc:	d206      	bcs.n	80089ec <__hexnan+0xa0>
 80089de:	2d07      	cmp	r5, #7
 80089e0:	dc04      	bgt.n	80089ec <__hexnan+0xa0>
 80089e2:	462a      	mov	r2, r5
 80089e4:	4649      	mov	r1, r9
 80089e6:	4620      	mov	r0, r4
 80089e8:	f7ff ff8a 	bl	8008900 <L_shift>
 80089ec:	4544      	cmp	r4, r8
 80089ee:	d934      	bls.n	8008a5a <__hexnan+0x10e>
 80089f0:	f1a8 0204 	sub.w	r2, r8, #4
 80089f4:	4623      	mov	r3, r4
 80089f6:	f853 1b04 	ldr.w	r1, [r3], #4
 80089fa:	f842 1f04 	str.w	r1, [r2, #4]!
 80089fe:	429f      	cmp	r7, r3
 8008a00:	d2f9      	bcs.n	80089f6 <__hexnan+0xaa>
 8008a02:	1b3b      	subs	r3, r7, r4
 8008a04:	f023 0303 	bic.w	r3, r3, #3
 8008a08:	3304      	adds	r3, #4
 8008a0a:	3401      	adds	r4, #1
 8008a0c:	3e03      	subs	r6, #3
 8008a0e:	42b4      	cmp	r4, r6
 8008a10:	bf88      	it	hi
 8008a12:	2304      	movhi	r3, #4
 8008a14:	4443      	add	r3, r8
 8008a16:	2200      	movs	r2, #0
 8008a18:	f843 2b04 	str.w	r2, [r3], #4
 8008a1c:	429f      	cmp	r7, r3
 8008a1e:	d2fb      	bcs.n	8008a18 <__hexnan+0xcc>
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	b91b      	cbnz	r3, 8008a2c <__hexnan+0xe0>
 8008a24:	4547      	cmp	r7, r8
 8008a26:	d127      	bne.n	8008a78 <__hexnan+0x12c>
 8008a28:	2301      	movs	r3, #1
 8008a2a:	603b      	str	r3, [r7, #0]
 8008a2c:	2005      	movs	r0, #5
 8008a2e:	e026      	b.n	8008a7e <__hexnan+0x132>
 8008a30:	3501      	adds	r5, #1
 8008a32:	2d08      	cmp	r5, #8
 8008a34:	f10b 0b01 	add.w	fp, fp, #1
 8008a38:	dd06      	ble.n	8008a48 <__hexnan+0xfc>
 8008a3a:	4544      	cmp	r4, r8
 8008a3c:	d9c3      	bls.n	80089c6 <__hexnan+0x7a>
 8008a3e:	2300      	movs	r3, #0
 8008a40:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a44:	2501      	movs	r5, #1
 8008a46:	3c04      	subs	r4, #4
 8008a48:	6822      	ldr	r2, [r4, #0]
 8008a4a:	f000 000f 	and.w	r0, r0, #15
 8008a4e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008a52:	6022      	str	r2, [r4, #0]
 8008a54:	e7b7      	b.n	80089c6 <__hexnan+0x7a>
 8008a56:	2508      	movs	r5, #8
 8008a58:	e7b5      	b.n	80089c6 <__hexnan+0x7a>
 8008a5a:	9b01      	ldr	r3, [sp, #4]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d0df      	beq.n	8008a20 <__hexnan+0xd4>
 8008a60:	f04f 32ff 	mov.w	r2, #4294967295
 8008a64:	f1c3 0320 	rsb	r3, r3, #32
 8008a68:	fa22 f303 	lsr.w	r3, r2, r3
 8008a6c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008a70:	401a      	ands	r2, r3
 8008a72:	f846 2c04 	str.w	r2, [r6, #-4]
 8008a76:	e7d3      	b.n	8008a20 <__hexnan+0xd4>
 8008a78:	3f04      	subs	r7, #4
 8008a7a:	e7d1      	b.n	8008a20 <__hexnan+0xd4>
 8008a7c:	2004      	movs	r0, #4
 8008a7e:	b007      	add	sp, #28
 8008a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008a84 <_localeconv_r>:
 8008a84:	4800      	ldr	r0, [pc, #0]	; (8008a88 <_localeconv_r+0x4>)
 8008a86:	4770      	bx	lr
 8008a88:	24000168 	.word	0x24000168

08008a8c <__retarget_lock_init_recursive>:
 8008a8c:	4770      	bx	lr

08008a8e <__retarget_lock_acquire_recursive>:
 8008a8e:	4770      	bx	lr

08008a90 <__retarget_lock_release_recursive>:
 8008a90:	4770      	bx	lr
	...

08008a94 <malloc>:
 8008a94:	4b02      	ldr	r3, [pc, #8]	; (8008aa0 <malloc+0xc>)
 8008a96:	4601      	mov	r1, r0
 8008a98:	6818      	ldr	r0, [r3, #0]
 8008a9a:	f000 bd63 	b.w	8009564 <_malloc_r>
 8008a9e:	bf00      	nop
 8008aa0:	24000010 	.word	0x24000010

08008aa4 <__ascii_mbtowc>:
 8008aa4:	b082      	sub	sp, #8
 8008aa6:	b901      	cbnz	r1, 8008aaa <__ascii_mbtowc+0x6>
 8008aa8:	a901      	add	r1, sp, #4
 8008aaa:	b142      	cbz	r2, 8008abe <__ascii_mbtowc+0x1a>
 8008aac:	b14b      	cbz	r3, 8008ac2 <__ascii_mbtowc+0x1e>
 8008aae:	7813      	ldrb	r3, [r2, #0]
 8008ab0:	600b      	str	r3, [r1, #0]
 8008ab2:	7812      	ldrb	r2, [r2, #0]
 8008ab4:	1e10      	subs	r0, r2, #0
 8008ab6:	bf18      	it	ne
 8008ab8:	2001      	movne	r0, #1
 8008aba:	b002      	add	sp, #8
 8008abc:	4770      	bx	lr
 8008abe:	4610      	mov	r0, r2
 8008ac0:	e7fb      	b.n	8008aba <__ascii_mbtowc+0x16>
 8008ac2:	f06f 0001 	mvn.w	r0, #1
 8008ac6:	e7f8      	b.n	8008aba <__ascii_mbtowc+0x16>

08008ac8 <memcpy>:
 8008ac8:	440a      	add	r2, r1
 8008aca:	4291      	cmp	r1, r2
 8008acc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ad0:	d100      	bne.n	8008ad4 <memcpy+0xc>
 8008ad2:	4770      	bx	lr
 8008ad4:	b510      	push	{r4, lr}
 8008ad6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ada:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ade:	4291      	cmp	r1, r2
 8008ae0:	d1f9      	bne.n	8008ad6 <memcpy+0xe>
 8008ae2:	bd10      	pop	{r4, pc}

08008ae4 <_Balloc>:
 8008ae4:	b570      	push	{r4, r5, r6, lr}
 8008ae6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ae8:	4604      	mov	r4, r0
 8008aea:	460d      	mov	r5, r1
 8008aec:	b976      	cbnz	r6, 8008b0c <_Balloc+0x28>
 8008aee:	2010      	movs	r0, #16
 8008af0:	f7ff ffd0 	bl	8008a94 <malloc>
 8008af4:	4602      	mov	r2, r0
 8008af6:	6260      	str	r0, [r4, #36]	; 0x24
 8008af8:	b920      	cbnz	r0, 8008b04 <_Balloc+0x20>
 8008afa:	4b18      	ldr	r3, [pc, #96]	; (8008b5c <_Balloc+0x78>)
 8008afc:	4818      	ldr	r0, [pc, #96]	; (8008b60 <_Balloc+0x7c>)
 8008afe:	2166      	movs	r1, #102	; 0x66
 8008b00:	f001 f9aa 	bl	8009e58 <__assert_func>
 8008b04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b08:	6006      	str	r6, [r0, #0]
 8008b0a:	60c6      	str	r6, [r0, #12]
 8008b0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008b0e:	68f3      	ldr	r3, [r6, #12]
 8008b10:	b183      	cbz	r3, 8008b34 <_Balloc+0x50>
 8008b12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b1a:	b9b8      	cbnz	r0, 8008b4c <_Balloc+0x68>
 8008b1c:	2101      	movs	r1, #1
 8008b1e:	fa01 f605 	lsl.w	r6, r1, r5
 8008b22:	1d72      	adds	r2, r6, #5
 8008b24:	0092      	lsls	r2, r2, #2
 8008b26:	4620      	mov	r0, r4
 8008b28:	f000 fc9a 	bl	8009460 <_calloc_r>
 8008b2c:	b160      	cbz	r0, 8008b48 <_Balloc+0x64>
 8008b2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b32:	e00e      	b.n	8008b52 <_Balloc+0x6e>
 8008b34:	2221      	movs	r2, #33	; 0x21
 8008b36:	2104      	movs	r1, #4
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f000 fc91 	bl	8009460 <_calloc_r>
 8008b3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b40:	60f0      	str	r0, [r6, #12]
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d1e4      	bne.n	8008b12 <_Balloc+0x2e>
 8008b48:	2000      	movs	r0, #0
 8008b4a:	bd70      	pop	{r4, r5, r6, pc}
 8008b4c:	6802      	ldr	r2, [r0, #0]
 8008b4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b52:	2300      	movs	r3, #0
 8008b54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b58:	e7f7      	b.n	8008b4a <_Balloc+0x66>
 8008b5a:	bf00      	nop
 8008b5c:	0800a506 	.word	0x0800a506
 8008b60:	0800a668 	.word	0x0800a668

08008b64 <_Bfree>:
 8008b64:	b570      	push	{r4, r5, r6, lr}
 8008b66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008b68:	4605      	mov	r5, r0
 8008b6a:	460c      	mov	r4, r1
 8008b6c:	b976      	cbnz	r6, 8008b8c <_Bfree+0x28>
 8008b6e:	2010      	movs	r0, #16
 8008b70:	f7ff ff90 	bl	8008a94 <malloc>
 8008b74:	4602      	mov	r2, r0
 8008b76:	6268      	str	r0, [r5, #36]	; 0x24
 8008b78:	b920      	cbnz	r0, 8008b84 <_Bfree+0x20>
 8008b7a:	4b09      	ldr	r3, [pc, #36]	; (8008ba0 <_Bfree+0x3c>)
 8008b7c:	4809      	ldr	r0, [pc, #36]	; (8008ba4 <_Bfree+0x40>)
 8008b7e:	218a      	movs	r1, #138	; 0x8a
 8008b80:	f001 f96a 	bl	8009e58 <__assert_func>
 8008b84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b88:	6006      	str	r6, [r0, #0]
 8008b8a:	60c6      	str	r6, [r0, #12]
 8008b8c:	b13c      	cbz	r4, 8008b9e <_Bfree+0x3a>
 8008b8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008b90:	6862      	ldr	r2, [r4, #4]
 8008b92:	68db      	ldr	r3, [r3, #12]
 8008b94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b98:	6021      	str	r1, [r4, #0]
 8008b9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ba0:	0800a506 	.word	0x0800a506
 8008ba4:	0800a668 	.word	0x0800a668

08008ba8 <__multadd>:
 8008ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bac:	690d      	ldr	r5, [r1, #16]
 8008bae:	4607      	mov	r7, r0
 8008bb0:	460c      	mov	r4, r1
 8008bb2:	461e      	mov	r6, r3
 8008bb4:	f101 0c14 	add.w	ip, r1, #20
 8008bb8:	2000      	movs	r0, #0
 8008bba:	f8dc 3000 	ldr.w	r3, [ip]
 8008bbe:	b299      	uxth	r1, r3
 8008bc0:	fb02 6101 	mla	r1, r2, r1, r6
 8008bc4:	0c1e      	lsrs	r6, r3, #16
 8008bc6:	0c0b      	lsrs	r3, r1, #16
 8008bc8:	fb02 3306 	mla	r3, r2, r6, r3
 8008bcc:	b289      	uxth	r1, r1
 8008bce:	3001      	adds	r0, #1
 8008bd0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008bd4:	4285      	cmp	r5, r0
 8008bd6:	f84c 1b04 	str.w	r1, [ip], #4
 8008bda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008bde:	dcec      	bgt.n	8008bba <__multadd+0x12>
 8008be0:	b30e      	cbz	r6, 8008c26 <__multadd+0x7e>
 8008be2:	68a3      	ldr	r3, [r4, #8]
 8008be4:	42ab      	cmp	r3, r5
 8008be6:	dc19      	bgt.n	8008c1c <__multadd+0x74>
 8008be8:	6861      	ldr	r1, [r4, #4]
 8008bea:	4638      	mov	r0, r7
 8008bec:	3101      	adds	r1, #1
 8008bee:	f7ff ff79 	bl	8008ae4 <_Balloc>
 8008bf2:	4680      	mov	r8, r0
 8008bf4:	b928      	cbnz	r0, 8008c02 <__multadd+0x5a>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	4b0c      	ldr	r3, [pc, #48]	; (8008c2c <__multadd+0x84>)
 8008bfa:	480d      	ldr	r0, [pc, #52]	; (8008c30 <__multadd+0x88>)
 8008bfc:	21b5      	movs	r1, #181	; 0xb5
 8008bfe:	f001 f92b 	bl	8009e58 <__assert_func>
 8008c02:	6922      	ldr	r2, [r4, #16]
 8008c04:	3202      	adds	r2, #2
 8008c06:	f104 010c 	add.w	r1, r4, #12
 8008c0a:	0092      	lsls	r2, r2, #2
 8008c0c:	300c      	adds	r0, #12
 8008c0e:	f7ff ff5b 	bl	8008ac8 <memcpy>
 8008c12:	4621      	mov	r1, r4
 8008c14:	4638      	mov	r0, r7
 8008c16:	f7ff ffa5 	bl	8008b64 <_Bfree>
 8008c1a:	4644      	mov	r4, r8
 8008c1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c20:	3501      	adds	r5, #1
 8008c22:	615e      	str	r6, [r3, #20]
 8008c24:	6125      	str	r5, [r4, #16]
 8008c26:	4620      	mov	r0, r4
 8008c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c2c:	0800a578 	.word	0x0800a578
 8008c30:	0800a668 	.word	0x0800a668

08008c34 <__s2b>:
 8008c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c38:	460c      	mov	r4, r1
 8008c3a:	4615      	mov	r5, r2
 8008c3c:	461f      	mov	r7, r3
 8008c3e:	2209      	movs	r2, #9
 8008c40:	3308      	adds	r3, #8
 8008c42:	4606      	mov	r6, r0
 8008c44:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c48:	2100      	movs	r1, #0
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	429a      	cmp	r2, r3
 8008c4e:	db09      	blt.n	8008c64 <__s2b+0x30>
 8008c50:	4630      	mov	r0, r6
 8008c52:	f7ff ff47 	bl	8008ae4 <_Balloc>
 8008c56:	b940      	cbnz	r0, 8008c6a <__s2b+0x36>
 8008c58:	4602      	mov	r2, r0
 8008c5a:	4b19      	ldr	r3, [pc, #100]	; (8008cc0 <__s2b+0x8c>)
 8008c5c:	4819      	ldr	r0, [pc, #100]	; (8008cc4 <__s2b+0x90>)
 8008c5e:	21ce      	movs	r1, #206	; 0xce
 8008c60:	f001 f8fa 	bl	8009e58 <__assert_func>
 8008c64:	0052      	lsls	r2, r2, #1
 8008c66:	3101      	adds	r1, #1
 8008c68:	e7f0      	b.n	8008c4c <__s2b+0x18>
 8008c6a:	9b08      	ldr	r3, [sp, #32]
 8008c6c:	6143      	str	r3, [r0, #20]
 8008c6e:	2d09      	cmp	r5, #9
 8008c70:	f04f 0301 	mov.w	r3, #1
 8008c74:	6103      	str	r3, [r0, #16]
 8008c76:	dd16      	ble.n	8008ca6 <__s2b+0x72>
 8008c78:	f104 0909 	add.w	r9, r4, #9
 8008c7c:	46c8      	mov	r8, r9
 8008c7e:	442c      	add	r4, r5
 8008c80:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008c84:	4601      	mov	r1, r0
 8008c86:	3b30      	subs	r3, #48	; 0x30
 8008c88:	220a      	movs	r2, #10
 8008c8a:	4630      	mov	r0, r6
 8008c8c:	f7ff ff8c 	bl	8008ba8 <__multadd>
 8008c90:	45a0      	cmp	r8, r4
 8008c92:	d1f5      	bne.n	8008c80 <__s2b+0x4c>
 8008c94:	f1a5 0408 	sub.w	r4, r5, #8
 8008c98:	444c      	add	r4, r9
 8008c9a:	1b2d      	subs	r5, r5, r4
 8008c9c:	1963      	adds	r3, r4, r5
 8008c9e:	42bb      	cmp	r3, r7
 8008ca0:	db04      	blt.n	8008cac <__s2b+0x78>
 8008ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ca6:	340a      	adds	r4, #10
 8008ca8:	2509      	movs	r5, #9
 8008caa:	e7f6      	b.n	8008c9a <__s2b+0x66>
 8008cac:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008cb0:	4601      	mov	r1, r0
 8008cb2:	3b30      	subs	r3, #48	; 0x30
 8008cb4:	220a      	movs	r2, #10
 8008cb6:	4630      	mov	r0, r6
 8008cb8:	f7ff ff76 	bl	8008ba8 <__multadd>
 8008cbc:	e7ee      	b.n	8008c9c <__s2b+0x68>
 8008cbe:	bf00      	nop
 8008cc0:	0800a578 	.word	0x0800a578
 8008cc4:	0800a668 	.word	0x0800a668

08008cc8 <__hi0bits>:
 8008cc8:	0c03      	lsrs	r3, r0, #16
 8008cca:	041b      	lsls	r3, r3, #16
 8008ccc:	b9d3      	cbnz	r3, 8008d04 <__hi0bits+0x3c>
 8008cce:	0400      	lsls	r0, r0, #16
 8008cd0:	2310      	movs	r3, #16
 8008cd2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008cd6:	bf04      	itt	eq
 8008cd8:	0200      	lsleq	r0, r0, #8
 8008cda:	3308      	addeq	r3, #8
 8008cdc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008ce0:	bf04      	itt	eq
 8008ce2:	0100      	lsleq	r0, r0, #4
 8008ce4:	3304      	addeq	r3, #4
 8008ce6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008cea:	bf04      	itt	eq
 8008cec:	0080      	lsleq	r0, r0, #2
 8008cee:	3302      	addeq	r3, #2
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	db05      	blt.n	8008d00 <__hi0bits+0x38>
 8008cf4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008cf8:	f103 0301 	add.w	r3, r3, #1
 8008cfc:	bf08      	it	eq
 8008cfe:	2320      	moveq	r3, #32
 8008d00:	4618      	mov	r0, r3
 8008d02:	4770      	bx	lr
 8008d04:	2300      	movs	r3, #0
 8008d06:	e7e4      	b.n	8008cd2 <__hi0bits+0xa>

08008d08 <__lo0bits>:
 8008d08:	6803      	ldr	r3, [r0, #0]
 8008d0a:	f013 0207 	ands.w	r2, r3, #7
 8008d0e:	4601      	mov	r1, r0
 8008d10:	d00b      	beq.n	8008d2a <__lo0bits+0x22>
 8008d12:	07da      	lsls	r2, r3, #31
 8008d14:	d423      	bmi.n	8008d5e <__lo0bits+0x56>
 8008d16:	0798      	lsls	r0, r3, #30
 8008d18:	bf49      	itett	mi
 8008d1a:	085b      	lsrmi	r3, r3, #1
 8008d1c:	089b      	lsrpl	r3, r3, #2
 8008d1e:	2001      	movmi	r0, #1
 8008d20:	600b      	strmi	r3, [r1, #0]
 8008d22:	bf5c      	itt	pl
 8008d24:	600b      	strpl	r3, [r1, #0]
 8008d26:	2002      	movpl	r0, #2
 8008d28:	4770      	bx	lr
 8008d2a:	b298      	uxth	r0, r3
 8008d2c:	b9a8      	cbnz	r0, 8008d5a <__lo0bits+0x52>
 8008d2e:	0c1b      	lsrs	r3, r3, #16
 8008d30:	2010      	movs	r0, #16
 8008d32:	b2da      	uxtb	r2, r3
 8008d34:	b90a      	cbnz	r2, 8008d3a <__lo0bits+0x32>
 8008d36:	3008      	adds	r0, #8
 8008d38:	0a1b      	lsrs	r3, r3, #8
 8008d3a:	071a      	lsls	r2, r3, #28
 8008d3c:	bf04      	itt	eq
 8008d3e:	091b      	lsreq	r3, r3, #4
 8008d40:	3004      	addeq	r0, #4
 8008d42:	079a      	lsls	r2, r3, #30
 8008d44:	bf04      	itt	eq
 8008d46:	089b      	lsreq	r3, r3, #2
 8008d48:	3002      	addeq	r0, #2
 8008d4a:	07da      	lsls	r2, r3, #31
 8008d4c:	d403      	bmi.n	8008d56 <__lo0bits+0x4e>
 8008d4e:	085b      	lsrs	r3, r3, #1
 8008d50:	f100 0001 	add.w	r0, r0, #1
 8008d54:	d005      	beq.n	8008d62 <__lo0bits+0x5a>
 8008d56:	600b      	str	r3, [r1, #0]
 8008d58:	4770      	bx	lr
 8008d5a:	4610      	mov	r0, r2
 8008d5c:	e7e9      	b.n	8008d32 <__lo0bits+0x2a>
 8008d5e:	2000      	movs	r0, #0
 8008d60:	4770      	bx	lr
 8008d62:	2020      	movs	r0, #32
 8008d64:	4770      	bx	lr
	...

08008d68 <__i2b>:
 8008d68:	b510      	push	{r4, lr}
 8008d6a:	460c      	mov	r4, r1
 8008d6c:	2101      	movs	r1, #1
 8008d6e:	f7ff feb9 	bl	8008ae4 <_Balloc>
 8008d72:	4602      	mov	r2, r0
 8008d74:	b928      	cbnz	r0, 8008d82 <__i2b+0x1a>
 8008d76:	4b05      	ldr	r3, [pc, #20]	; (8008d8c <__i2b+0x24>)
 8008d78:	4805      	ldr	r0, [pc, #20]	; (8008d90 <__i2b+0x28>)
 8008d7a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008d7e:	f001 f86b 	bl	8009e58 <__assert_func>
 8008d82:	2301      	movs	r3, #1
 8008d84:	6144      	str	r4, [r0, #20]
 8008d86:	6103      	str	r3, [r0, #16]
 8008d88:	bd10      	pop	{r4, pc}
 8008d8a:	bf00      	nop
 8008d8c:	0800a578 	.word	0x0800a578
 8008d90:	0800a668 	.word	0x0800a668

08008d94 <__multiply>:
 8008d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d98:	4691      	mov	r9, r2
 8008d9a:	690a      	ldr	r2, [r1, #16]
 8008d9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008da0:	429a      	cmp	r2, r3
 8008da2:	bfb8      	it	lt
 8008da4:	460b      	movlt	r3, r1
 8008da6:	460c      	mov	r4, r1
 8008da8:	bfbc      	itt	lt
 8008daa:	464c      	movlt	r4, r9
 8008dac:	4699      	movlt	r9, r3
 8008dae:	6927      	ldr	r7, [r4, #16]
 8008db0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008db4:	68a3      	ldr	r3, [r4, #8]
 8008db6:	6861      	ldr	r1, [r4, #4]
 8008db8:	eb07 060a 	add.w	r6, r7, sl
 8008dbc:	42b3      	cmp	r3, r6
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	bfb8      	it	lt
 8008dc2:	3101      	addlt	r1, #1
 8008dc4:	f7ff fe8e 	bl	8008ae4 <_Balloc>
 8008dc8:	b930      	cbnz	r0, 8008dd8 <__multiply+0x44>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	4b44      	ldr	r3, [pc, #272]	; (8008ee0 <__multiply+0x14c>)
 8008dce:	4845      	ldr	r0, [pc, #276]	; (8008ee4 <__multiply+0x150>)
 8008dd0:	f240 115d 	movw	r1, #349	; 0x15d
 8008dd4:	f001 f840 	bl	8009e58 <__assert_func>
 8008dd8:	f100 0514 	add.w	r5, r0, #20
 8008ddc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008de0:	462b      	mov	r3, r5
 8008de2:	2200      	movs	r2, #0
 8008de4:	4543      	cmp	r3, r8
 8008de6:	d321      	bcc.n	8008e2c <__multiply+0x98>
 8008de8:	f104 0314 	add.w	r3, r4, #20
 8008dec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008df0:	f109 0314 	add.w	r3, r9, #20
 8008df4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008df8:	9202      	str	r2, [sp, #8]
 8008dfa:	1b3a      	subs	r2, r7, r4
 8008dfc:	3a15      	subs	r2, #21
 8008dfe:	f022 0203 	bic.w	r2, r2, #3
 8008e02:	3204      	adds	r2, #4
 8008e04:	f104 0115 	add.w	r1, r4, #21
 8008e08:	428f      	cmp	r7, r1
 8008e0a:	bf38      	it	cc
 8008e0c:	2204      	movcc	r2, #4
 8008e0e:	9201      	str	r2, [sp, #4]
 8008e10:	9a02      	ldr	r2, [sp, #8]
 8008e12:	9303      	str	r3, [sp, #12]
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d80c      	bhi.n	8008e32 <__multiply+0x9e>
 8008e18:	2e00      	cmp	r6, #0
 8008e1a:	dd03      	ble.n	8008e24 <__multiply+0x90>
 8008e1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d05a      	beq.n	8008eda <__multiply+0x146>
 8008e24:	6106      	str	r6, [r0, #16]
 8008e26:	b005      	add	sp, #20
 8008e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e2c:	f843 2b04 	str.w	r2, [r3], #4
 8008e30:	e7d8      	b.n	8008de4 <__multiply+0x50>
 8008e32:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e36:	f1ba 0f00 	cmp.w	sl, #0
 8008e3a:	d024      	beq.n	8008e86 <__multiply+0xf2>
 8008e3c:	f104 0e14 	add.w	lr, r4, #20
 8008e40:	46a9      	mov	r9, r5
 8008e42:	f04f 0c00 	mov.w	ip, #0
 8008e46:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008e4a:	f8d9 1000 	ldr.w	r1, [r9]
 8008e4e:	fa1f fb82 	uxth.w	fp, r2
 8008e52:	b289      	uxth	r1, r1
 8008e54:	fb0a 110b 	mla	r1, sl, fp, r1
 8008e58:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008e5c:	f8d9 2000 	ldr.w	r2, [r9]
 8008e60:	4461      	add	r1, ip
 8008e62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e66:	fb0a c20b 	mla	r2, sl, fp, ip
 8008e6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008e6e:	b289      	uxth	r1, r1
 8008e70:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008e74:	4577      	cmp	r7, lr
 8008e76:	f849 1b04 	str.w	r1, [r9], #4
 8008e7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e7e:	d8e2      	bhi.n	8008e46 <__multiply+0xb2>
 8008e80:	9a01      	ldr	r2, [sp, #4]
 8008e82:	f845 c002 	str.w	ip, [r5, r2]
 8008e86:	9a03      	ldr	r2, [sp, #12]
 8008e88:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008e8c:	3304      	adds	r3, #4
 8008e8e:	f1b9 0f00 	cmp.w	r9, #0
 8008e92:	d020      	beq.n	8008ed6 <__multiply+0x142>
 8008e94:	6829      	ldr	r1, [r5, #0]
 8008e96:	f104 0c14 	add.w	ip, r4, #20
 8008e9a:	46ae      	mov	lr, r5
 8008e9c:	f04f 0a00 	mov.w	sl, #0
 8008ea0:	f8bc b000 	ldrh.w	fp, [ip]
 8008ea4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008ea8:	fb09 220b 	mla	r2, r9, fp, r2
 8008eac:	4492      	add	sl, r2
 8008eae:	b289      	uxth	r1, r1
 8008eb0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008eb4:	f84e 1b04 	str.w	r1, [lr], #4
 8008eb8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ebc:	f8be 1000 	ldrh.w	r1, [lr]
 8008ec0:	0c12      	lsrs	r2, r2, #16
 8008ec2:	fb09 1102 	mla	r1, r9, r2, r1
 8008ec6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008eca:	4567      	cmp	r7, ip
 8008ecc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008ed0:	d8e6      	bhi.n	8008ea0 <__multiply+0x10c>
 8008ed2:	9a01      	ldr	r2, [sp, #4]
 8008ed4:	50a9      	str	r1, [r5, r2]
 8008ed6:	3504      	adds	r5, #4
 8008ed8:	e79a      	b.n	8008e10 <__multiply+0x7c>
 8008eda:	3e01      	subs	r6, #1
 8008edc:	e79c      	b.n	8008e18 <__multiply+0x84>
 8008ede:	bf00      	nop
 8008ee0:	0800a578 	.word	0x0800a578
 8008ee4:	0800a668 	.word	0x0800a668

08008ee8 <__pow5mult>:
 8008ee8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008eec:	4615      	mov	r5, r2
 8008eee:	f012 0203 	ands.w	r2, r2, #3
 8008ef2:	4606      	mov	r6, r0
 8008ef4:	460f      	mov	r7, r1
 8008ef6:	d007      	beq.n	8008f08 <__pow5mult+0x20>
 8008ef8:	4c25      	ldr	r4, [pc, #148]	; (8008f90 <__pow5mult+0xa8>)
 8008efa:	3a01      	subs	r2, #1
 8008efc:	2300      	movs	r3, #0
 8008efe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f02:	f7ff fe51 	bl	8008ba8 <__multadd>
 8008f06:	4607      	mov	r7, r0
 8008f08:	10ad      	asrs	r5, r5, #2
 8008f0a:	d03d      	beq.n	8008f88 <__pow5mult+0xa0>
 8008f0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f0e:	b97c      	cbnz	r4, 8008f30 <__pow5mult+0x48>
 8008f10:	2010      	movs	r0, #16
 8008f12:	f7ff fdbf 	bl	8008a94 <malloc>
 8008f16:	4602      	mov	r2, r0
 8008f18:	6270      	str	r0, [r6, #36]	; 0x24
 8008f1a:	b928      	cbnz	r0, 8008f28 <__pow5mult+0x40>
 8008f1c:	4b1d      	ldr	r3, [pc, #116]	; (8008f94 <__pow5mult+0xac>)
 8008f1e:	481e      	ldr	r0, [pc, #120]	; (8008f98 <__pow5mult+0xb0>)
 8008f20:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008f24:	f000 ff98 	bl	8009e58 <__assert_func>
 8008f28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f2c:	6004      	str	r4, [r0, #0]
 8008f2e:	60c4      	str	r4, [r0, #12]
 8008f30:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f38:	b94c      	cbnz	r4, 8008f4e <__pow5mult+0x66>
 8008f3a:	f240 2171 	movw	r1, #625	; 0x271
 8008f3e:	4630      	mov	r0, r6
 8008f40:	f7ff ff12 	bl	8008d68 <__i2b>
 8008f44:	2300      	movs	r3, #0
 8008f46:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f4a:	4604      	mov	r4, r0
 8008f4c:	6003      	str	r3, [r0, #0]
 8008f4e:	f04f 0900 	mov.w	r9, #0
 8008f52:	07eb      	lsls	r3, r5, #31
 8008f54:	d50a      	bpl.n	8008f6c <__pow5mult+0x84>
 8008f56:	4639      	mov	r1, r7
 8008f58:	4622      	mov	r2, r4
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	f7ff ff1a 	bl	8008d94 <__multiply>
 8008f60:	4639      	mov	r1, r7
 8008f62:	4680      	mov	r8, r0
 8008f64:	4630      	mov	r0, r6
 8008f66:	f7ff fdfd 	bl	8008b64 <_Bfree>
 8008f6a:	4647      	mov	r7, r8
 8008f6c:	106d      	asrs	r5, r5, #1
 8008f6e:	d00b      	beq.n	8008f88 <__pow5mult+0xa0>
 8008f70:	6820      	ldr	r0, [r4, #0]
 8008f72:	b938      	cbnz	r0, 8008f84 <__pow5mult+0x9c>
 8008f74:	4622      	mov	r2, r4
 8008f76:	4621      	mov	r1, r4
 8008f78:	4630      	mov	r0, r6
 8008f7a:	f7ff ff0b 	bl	8008d94 <__multiply>
 8008f7e:	6020      	str	r0, [r4, #0]
 8008f80:	f8c0 9000 	str.w	r9, [r0]
 8008f84:	4604      	mov	r4, r0
 8008f86:	e7e4      	b.n	8008f52 <__pow5mult+0x6a>
 8008f88:	4638      	mov	r0, r7
 8008f8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f8e:	bf00      	nop
 8008f90:	0800a7b8 	.word	0x0800a7b8
 8008f94:	0800a506 	.word	0x0800a506
 8008f98:	0800a668 	.word	0x0800a668

08008f9c <__lshift>:
 8008f9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fa0:	460c      	mov	r4, r1
 8008fa2:	6849      	ldr	r1, [r1, #4]
 8008fa4:	6923      	ldr	r3, [r4, #16]
 8008fa6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008faa:	68a3      	ldr	r3, [r4, #8]
 8008fac:	4607      	mov	r7, r0
 8008fae:	4691      	mov	r9, r2
 8008fb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008fb4:	f108 0601 	add.w	r6, r8, #1
 8008fb8:	42b3      	cmp	r3, r6
 8008fba:	db0b      	blt.n	8008fd4 <__lshift+0x38>
 8008fbc:	4638      	mov	r0, r7
 8008fbe:	f7ff fd91 	bl	8008ae4 <_Balloc>
 8008fc2:	4605      	mov	r5, r0
 8008fc4:	b948      	cbnz	r0, 8008fda <__lshift+0x3e>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	4b2a      	ldr	r3, [pc, #168]	; (8009074 <__lshift+0xd8>)
 8008fca:	482b      	ldr	r0, [pc, #172]	; (8009078 <__lshift+0xdc>)
 8008fcc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008fd0:	f000 ff42 	bl	8009e58 <__assert_func>
 8008fd4:	3101      	adds	r1, #1
 8008fd6:	005b      	lsls	r3, r3, #1
 8008fd8:	e7ee      	b.n	8008fb8 <__lshift+0x1c>
 8008fda:	2300      	movs	r3, #0
 8008fdc:	f100 0114 	add.w	r1, r0, #20
 8008fe0:	f100 0210 	add.w	r2, r0, #16
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	4553      	cmp	r3, sl
 8008fe8:	db37      	blt.n	800905a <__lshift+0xbe>
 8008fea:	6920      	ldr	r0, [r4, #16]
 8008fec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ff0:	f104 0314 	add.w	r3, r4, #20
 8008ff4:	f019 091f 	ands.w	r9, r9, #31
 8008ff8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ffc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009000:	d02f      	beq.n	8009062 <__lshift+0xc6>
 8009002:	f1c9 0e20 	rsb	lr, r9, #32
 8009006:	468a      	mov	sl, r1
 8009008:	f04f 0c00 	mov.w	ip, #0
 800900c:	681a      	ldr	r2, [r3, #0]
 800900e:	fa02 f209 	lsl.w	r2, r2, r9
 8009012:	ea42 020c 	orr.w	r2, r2, ip
 8009016:	f84a 2b04 	str.w	r2, [sl], #4
 800901a:	f853 2b04 	ldr.w	r2, [r3], #4
 800901e:	4298      	cmp	r0, r3
 8009020:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009024:	d8f2      	bhi.n	800900c <__lshift+0x70>
 8009026:	1b03      	subs	r3, r0, r4
 8009028:	3b15      	subs	r3, #21
 800902a:	f023 0303 	bic.w	r3, r3, #3
 800902e:	3304      	adds	r3, #4
 8009030:	f104 0215 	add.w	r2, r4, #21
 8009034:	4290      	cmp	r0, r2
 8009036:	bf38      	it	cc
 8009038:	2304      	movcc	r3, #4
 800903a:	f841 c003 	str.w	ip, [r1, r3]
 800903e:	f1bc 0f00 	cmp.w	ip, #0
 8009042:	d001      	beq.n	8009048 <__lshift+0xac>
 8009044:	f108 0602 	add.w	r6, r8, #2
 8009048:	3e01      	subs	r6, #1
 800904a:	4638      	mov	r0, r7
 800904c:	612e      	str	r6, [r5, #16]
 800904e:	4621      	mov	r1, r4
 8009050:	f7ff fd88 	bl	8008b64 <_Bfree>
 8009054:	4628      	mov	r0, r5
 8009056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800905a:	f842 0f04 	str.w	r0, [r2, #4]!
 800905e:	3301      	adds	r3, #1
 8009060:	e7c1      	b.n	8008fe6 <__lshift+0x4a>
 8009062:	3904      	subs	r1, #4
 8009064:	f853 2b04 	ldr.w	r2, [r3], #4
 8009068:	f841 2f04 	str.w	r2, [r1, #4]!
 800906c:	4298      	cmp	r0, r3
 800906e:	d8f9      	bhi.n	8009064 <__lshift+0xc8>
 8009070:	e7ea      	b.n	8009048 <__lshift+0xac>
 8009072:	bf00      	nop
 8009074:	0800a578 	.word	0x0800a578
 8009078:	0800a668 	.word	0x0800a668

0800907c <__mcmp>:
 800907c:	b530      	push	{r4, r5, lr}
 800907e:	6902      	ldr	r2, [r0, #16]
 8009080:	690c      	ldr	r4, [r1, #16]
 8009082:	1b12      	subs	r2, r2, r4
 8009084:	d10e      	bne.n	80090a4 <__mcmp+0x28>
 8009086:	f100 0314 	add.w	r3, r0, #20
 800908a:	3114      	adds	r1, #20
 800908c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009090:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009094:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009098:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800909c:	42a5      	cmp	r5, r4
 800909e:	d003      	beq.n	80090a8 <__mcmp+0x2c>
 80090a0:	d305      	bcc.n	80090ae <__mcmp+0x32>
 80090a2:	2201      	movs	r2, #1
 80090a4:	4610      	mov	r0, r2
 80090a6:	bd30      	pop	{r4, r5, pc}
 80090a8:	4283      	cmp	r3, r0
 80090aa:	d3f3      	bcc.n	8009094 <__mcmp+0x18>
 80090ac:	e7fa      	b.n	80090a4 <__mcmp+0x28>
 80090ae:	f04f 32ff 	mov.w	r2, #4294967295
 80090b2:	e7f7      	b.n	80090a4 <__mcmp+0x28>

080090b4 <__mdiff>:
 80090b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b8:	460c      	mov	r4, r1
 80090ba:	4606      	mov	r6, r0
 80090bc:	4611      	mov	r1, r2
 80090be:	4620      	mov	r0, r4
 80090c0:	4690      	mov	r8, r2
 80090c2:	f7ff ffdb 	bl	800907c <__mcmp>
 80090c6:	1e05      	subs	r5, r0, #0
 80090c8:	d110      	bne.n	80090ec <__mdiff+0x38>
 80090ca:	4629      	mov	r1, r5
 80090cc:	4630      	mov	r0, r6
 80090ce:	f7ff fd09 	bl	8008ae4 <_Balloc>
 80090d2:	b930      	cbnz	r0, 80090e2 <__mdiff+0x2e>
 80090d4:	4b3a      	ldr	r3, [pc, #232]	; (80091c0 <__mdiff+0x10c>)
 80090d6:	4602      	mov	r2, r0
 80090d8:	f240 2132 	movw	r1, #562	; 0x232
 80090dc:	4839      	ldr	r0, [pc, #228]	; (80091c4 <__mdiff+0x110>)
 80090de:	f000 febb 	bl	8009e58 <__assert_func>
 80090e2:	2301      	movs	r3, #1
 80090e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80090e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ec:	bfa4      	itt	ge
 80090ee:	4643      	movge	r3, r8
 80090f0:	46a0      	movge	r8, r4
 80090f2:	4630      	mov	r0, r6
 80090f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80090f8:	bfa6      	itte	ge
 80090fa:	461c      	movge	r4, r3
 80090fc:	2500      	movge	r5, #0
 80090fe:	2501      	movlt	r5, #1
 8009100:	f7ff fcf0 	bl	8008ae4 <_Balloc>
 8009104:	b920      	cbnz	r0, 8009110 <__mdiff+0x5c>
 8009106:	4b2e      	ldr	r3, [pc, #184]	; (80091c0 <__mdiff+0x10c>)
 8009108:	4602      	mov	r2, r0
 800910a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800910e:	e7e5      	b.n	80090dc <__mdiff+0x28>
 8009110:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009114:	6926      	ldr	r6, [r4, #16]
 8009116:	60c5      	str	r5, [r0, #12]
 8009118:	f104 0914 	add.w	r9, r4, #20
 800911c:	f108 0514 	add.w	r5, r8, #20
 8009120:	f100 0e14 	add.w	lr, r0, #20
 8009124:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009128:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800912c:	f108 0210 	add.w	r2, r8, #16
 8009130:	46f2      	mov	sl, lr
 8009132:	2100      	movs	r1, #0
 8009134:	f859 3b04 	ldr.w	r3, [r9], #4
 8009138:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800913c:	fa1f f883 	uxth.w	r8, r3
 8009140:	fa11 f18b 	uxtah	r1, r1, fp
 8009144:	0c1b      	lsrs	r3, r3, #16
 8009146:	eba1 0808 	sub.w	r8, r1, r8
 800914a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800914e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009152:	fa1f f888 	uxth.w	r8, r8
 8009156:	1419      	asrs	r1, r3, #16
 8009158:	454e      	cmp	r6, r9
 800915a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800915e:	f84a 3b04 	str.w	r3, [sl], #4
 8009162:	d8e7      	bhi.n	8009134 <__mdiff+0x80>
 8009164:	1b33      	subs	r3, r6, r4
 8009166:	3b15      	subs	r3, #21
 8009168:	f023 0303 	bic.w	r3, r3, #3
 800916c:	3304      	adds	r3, #4
 800916e:	3415      	adds	r4, #21
 8009170:	42a6      	cmp	r6, r4
 8009172:	bf38      	it	cc
 8009174:	2304      	movcc	r3, #4
 8009176:	441d      	add	r5, r3
 8009178:	4473      	add	r3, lr
 800917a:	469e      	mov	lr, r3
 800917c:	462e      	mov	r6, r5
 800917e:	4566      	cmp	r6, ip
 8009180:	d30e      	bcc.n	80091a0 <__mdiff+0xec>
 8009182:	f10c 0203 	add.w	r2, ip, #3
 8009186:	1b52      	subs	r2, r2, r5
 8009188:	f022 0203 	bic.w	r2, r2, #3
 800918c:	3d03      	subs	r5, #3
 800918e:	45ac      	cmp	ip, r5
 8009190:	bf38      	it	cc
 8009192:	2200      	movcc	r2, #0
 8009194:	441a      	add	r2, r3
 8009196:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800919a:	b17b      	cbz	r3, 80091bc <__mdiff+0x108>
 800919c:	6107      	str	r7, [r0, #16]
 800919e:	e7a3      	b.n	80090e8 <__mdiff+0x34>
 80091a0:	f856 8b04 	ldr.w	r8, [r6], #4
 80091a4:	fa11 f288 	uxtah	r2, r1, r8
 80091a8:	1414      	asrs	r4, r2, #16
 80091aa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80091ae:	b292      	uxth	r2, r2
 80091b0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80091b4:	f84e 2b04 	str.w	r2, [lr], #4
 80091b8:	1421      	asrs	r1, r4, #16
 80091ba:	e7e0      	b.n	800917e <__mdiff+0xca>
 80091bc:	3f01      	subs	r7, #1
 80091be:	e7ea      	b.n	8009196 <__mdiff+0xe2>
 80091c0:	0800a578 	.word	0x0800a578
 80091c4:	0800a668 	.word	0x0800a668

080091c8 <__ulp>:
 80091c8:	b082      	sub	sp, #8
 80091ca:	ed8d 0b00 	vstr	d0, [sp]
 80091ce:	9b01      	ldr	r3, [sp, #4]
 80091d0:	4912      	ldr	r1, [pc, #72]	; (800921c <__ulp+0x54>)
 80091d2:	4019      	ands	r1, r3
 80091d4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80091d8:	2900      	cmp	r1, #0
 80091da:	dd05      	ble.n	80091e8 <__ulp+0x20>
 80091dc:	2200      	movs	r2, #0
 80091de:	460b      	mov	r3, r1
 80091e0:	ec43 2b10 	vmov	d0, r2, r3
 80091e4:	b002      	add	sp, #8
 80091e6:	4770      	bx	lr
 80091e8:	4249      	negs	r1, r1
 80091ea:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80091ee:	ea4f 5021 	mov.w	r0, r1, asr #20
 80091f2:	f04f 0200 	mov.w	r2, #0
 80091f6:	f04f 0300 	mov.w	r3, #0
 80091fa:	da04      	bge.n	8009206 <__ulp+0x3e>
 80091fc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009200:	fa41 f300 	asr.w	r3, r1, r0
 8009204:	e7ec      	b.n	80091e0 <__ulp+0x18>
 8009206:	f1a0 0114 	sub.w	r1, r0, #20
 800920a:	291e      	cmp	r1, #30
 800920c:	bfda      	itte	le
 800920e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009212:	fa20 f101 	lsrle.w	r1, r0, r1
 8009216:	2101      	movgt	r1, #1
 8009218:	460a      	mov	r2, r1
 800921a:	e7e1      	b.n	80091e0 <__ulp+0x18>
 800921c:	7ff00000 	.word	0x7ff00000

08009220 <__b2d>:
 8009220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009222:	6905      	ldr	r5, [r0, #16]
 8009224:	f100 0714 	add.w	r7, r0, #20
 8009228:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800922c:	1f2e      	subs	r6, r5, #4
 800922e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009232:	4620      	mov	r0, r4
 8009234:	f7ff fd48 	bl	8008cc8 <__hi0bits>
 8009238:	f1c0 0320 	rsb	r3, r0, #32
 800923c:	280a      	cmp	r0, #10
 800923e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80092bc <__b2d+0x9c>
 8009242:	600b      	str	r3, [r1, #0]
 8009244:	dc14      	bgt.n	8009270 <__b2d+0x50>
 8009246:	f1c0 0e0b 	rsb	lr, r0, #11
 800924a:	fa24 f10e 	lsr.w	r1, r4, lr
 800924e:	42b7      	cmp	r7, r6
 8009250:	ea41 030c 	orr.w	r3, r1, ip
 8009254:	bf34      	ite	cc
 8009256:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800925a:	2100      	movcs	r1, #0
 800925c:	3015      	adds	r0, #21
 800925e:	fa04 f000 	lsl.w	r0, r4, r0
 8009262:	fa21 f10e 	lsr.w	r1, r1, lr
 8009266:	ea40 0201 	orr.w	r2, r0, r1
 800926a:	ec43 2b10 	vmov	d0, r2, r3
 800926e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009270:	42b7      	cmp	r7, r6
 8009272:	bf3a      	itte	cc
 8009274:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009278:	f1a5 0608 	subcc.w	r6, r5, #8
 800927c:	2100      	movcs	r1, #0
 800927e:	380b      	subs	r0, #11
 8009280:	d017      	beq.n	80092b2 <__b2d+0x92>
 8009282:	f1c0 0c20 	rsb	ip, r0, #32
 8009286:	fa04 f500 	lsl.w	r5, r4, r0
 800928a:	42be      	cmp	r6, r7
 800928c:	fa21 f40c 	lsr.w	r4, r1, ip
 8009290:	ea45 0504 	orr.w	r5, r5, r4
 8009294:	bf8c      	ite	hi
 8009296:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800929a:	2400      	movls	r4, #0
 800929c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80092a0:	fa01 f000 	lsl.w	r0, r1, r0
 80092a4:	fa24 f40c 	lsr.w	r4, r4, ip
 80092a8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80092ac:	ea40 0204 	orr.w	r2, r0, r4
 80092b0:	e7db      	b.n	800926a <__b2d+0x4a>
 80092b2:	ea44 030c 	orr.w	r3, r4, ip
 80092b6:	460a      	mov	r2, r1
 80092b8:	e7d7      	b.n	800926a <__b2d+0x4a>
 80092ba:	bf00      	nop
 80092bc:	3ff00000 	.word	0x3ff00000

080092c0 <__d2b>:
 80092c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80092c4:	4689      	mov	r9, r1
 80092c6:	2101      	movs	r1, #1
 80092c8:	ec57 6b10 	vmov	r6, r7, d0
 80092cc:	4690      	mov	r8, r2
 80092ce:	f7ff fc09 	bl	8008ae4 <_Balloc>
 80092d2:	4604      	mov	r4, r0
 80092d4:	b930      	cbnz	r0, 80092e4 <__d2b+0x24>
 80092d6:	4602      	mov	r2, r0
 80092d8:	4b25      	ldr	r3, [pc, #148]	; (8009370 <__d2b+0xb0>)
 80092da:	4826      	ldr	r0, [pc, #152]	; (8009374 <__d2b+0xb4>)
 80092dc:	f240 310a 	movw	r1, #778	; 0x30a
 80092e0:	f000 fdba 	bl	8009e58 <__assert_func>
 80092e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80092e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80092ec:	bb35      	cbnz	r5, 800933c <__d2b+0x7c>
 80092ee:	2e00      	cmp	r6, #0
 80092f0:	9301      	str	r3, [sp, #4]
 80092f2:	d028      	beq.n	8009346 <__d2b+0x86>
 80092f4:	4668      	mov	r0, sp
 80092f6:	9600      	str	r6, [sp, #0]
 80092f8:	f7ff fd06 	bl	8008d08 <__lo0bits>
 80092fc:	9900      	ldr	r1, [sp, #0]
 80092fe:	b300      	cbz	r0, 8009342 <__d2b+0x82>
 8009300:	9a01      	ldr	r2, [sp, #4]
 8009302:	f1c0 0320 	rsb	r3, r0, #32
 8009306:	fa02 f303 	lsl.w	r3, r2, r3
 800930a:	430b      	orrs	r3, r1
 800930c:	40c2      	lsrs	r2, r0
 800930e:	6163      	str	r3, [r4, #20]
 8009310:	9201      	str	r2, [sp, #4]
 8009312:	9b01      	ldr	r3, [sp, #4]
 8009314:	61a3      	str	r3, [r4, #24]
 8009316:	2b00      	cmp	r3, #0
 8009318:	bf14      	ite	ne
 800931a:	2202      	movne	r2, #2
 800931c:	2201      	moveq	r2, #1
 800931e:	6122      	str	r2, [r4, #16]
 8009320:	b1d5      	cbz	r5, 8009358 <__d2b+0x98>
 8009322:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009326:	4405      	add	r5, r0
 8009328:	f8c9 5000 	str.w	r5, [r9]
 800932c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009330:	f8c8 0000 	str.w	r0, [r8]
 8009334:	4620      	mov	r0, r4
 8009336:	b003      	add	sp, #12
 8009338:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800933c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009340:	e7d5      	b.n	80092ee <__d2b+0x2e>
 8009342:	6161      	str	r1, [r4, #20]
 8009344:	e7e5      	b.n	8009312 <__d2b+0x52>
 8009346:	a801      	add	r0, sp, #4
 8009348:	f7ff fcde 	bl	8008d08 <__lo0bits>
 800934c:	9b01      	ldr	r3, [sp, #4]
 800934e:	6163      	str	r3, [r4, #20]
 8009350:	2201      	movs	r2, #1
 8009352:	6122      	str	r2, [r4, #16]
 8009354:	3020      	adds	r0, #32
 8009356:	e7e3      	b.n	8009320 <__d2b+0x60>
 8009358:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800935c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009360:	f8c9 0000 	str.w	r0, [r9]
 8009364:	6918      	ldr	r0, [r3, #16]
 8009366:	f7ff fcaf 	bl	8008cc8 <__hi0bits>
 800936a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800936e:	e7df      	b.n	8009330 <__d2b+0x70>
 8009370:	0800a578 	.word	0x0800a578
 8009374:	0800a668 	.word	0x0800a668

08009378 <__ratio>:
 8009378:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800937c:	4688      	mov	r8, r1
 800937e:	4669      	mov	r1, sp
 8009380:	4681      	mov	r9, r0
 8009382:	f7ff ff4d 	bl	8009220 <__b2d>
 8009386:	a901      	add	r1, sp, #4
 8009388:	4640      	mov	r0, r8
 800938a:	ec55 4b10 	vmov	r4, r5, d0
 800938e:	ee10 aa10 	vmov	sl, s0
 8009392:	f7ff ff45 	bl	8009220 <__b2d>
 8009396:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800939a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800939e:	1a59      	subs	r1, r3, r1
 80093a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093a4:	1ad3      	subs	r3, r2, r3
 80093a6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80093aa:	ec57 6b10 	vmov	r6, r7, d0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	bfd6      	itet	le
 80093b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80093b6:	462a      	movgt	r2, r5
 80093b8:	463a      	movle	r2, r7
 80093ba:	46ab      	mov	fp, r5
 80093bc:	bfd6      	itet	le
 80093be:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80093c2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80093c6:	ee00 3a90 	vmovle	s1, r3
 80093ca:	ec4b ab17 	vmov	d7, sl, fp
 80093ce:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80093d2:	b003      	add	sp, #12
 80093d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093d8 <__copybits>:
 80093d8:	3901      	subs	r1, #1
 80093da:	b570      	push	{r4, r5, r6, lr}
 80093dc:	1149      	asrs	r1, r1, #5
 80093de:	6914      	ldr	r4, [r2, #16]
 80093e0:	3101      	adds	r1, #1
 80093e2:	f102 0314 	add.w	r3, r2, #20
 80093e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80093ea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80093ee:	1f05      	subs	r5, r0, #4
 80093f0:	42a3      	cmp	r3, r4
 80093f2:	d30c      	bcc.n	800940e <__copybits+0x36>
 80093f4:	1aa3      	subs	r3, r4, r2
 80093f6:	3b11      	subs	r3, #17
 80093f8:	f023 0303 	bic.w	r3, r3, #3
 80093fc:	3211      	adds	r2, #17
 80093fe:	42a2      	cmp	r2, r4
 8009400:	bf88      	it	hi
 8009402:	2300      	movhi	r3, #0
 8009404:	4418      	add	r0, r3
 8009406:	2300      	movs	r3, #0
 8009408:	4288      	cmp	r0, r1
 800940a:	d305      	bcc.n	8009418 <__copybits+0x40>
 800940c:	bd70      	pop	{r4, r5, r6, pc}
 800940e:	f853 6b04 	ldr.w	r6, [r3], #4
 8009412:	f845 6f04 	str.w	r6, [r5, #4]!
 8009416:	e7eb      	b.n	80093f0 <__copybits+0x18>
 8009418:	f840 3b04 	str.w	r3, [r0], #4
 800941c:	e7f4      	b.n	8009408 <__copybits+0x30>

0800941e <__any_on>:
 800941e:	f100 0214 	add.w	r2, r0, #20
 8009422:	6900      	ldr	r0, [r0, #16]
 8009424:	114b      	asrs	r3, r1, #5
 8009426:	4298      	cmp	r0, r3
 8009428:	b510      	push	{r4, lr}
 800942a:	db11      	blt.n	8009450 <__any_on+0x32>
 800942c:	dd0a      	ble.n	8009444 <__any_on+0x26>
 800942e:	f011 011f 	ands.w	r1, r1, #31
 8009432:	d007      	beq.n	8009444 <__any_on+0x26>
 8009434:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009438:	fa24 f001 	lsr.w	r0, r4, r1
 800943c:	fa00 f101 	lsl.w	r1, r0, r1
 8009440:	428c      	cmp	r4, r1
 8009442:	d10b      	bne.n	800945c <__any_on+0x3e>
 8009444:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009448:	4293      	cmp	r3, r2
 800944a:	d803      	bhi.n	8009454 <__any_on+0x36>
 800944c:	2000      	movs	r0, #0
 800944e:	bd10      	pop	{r4, pc}
 8009450:	4603      	mov	r3, r0
 8009452:	e7f7      	b.n	8009444 <__any_on+0x26>
 8009454:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009458:	2900      	cmp	r1, #0
 800945a:	d0f5      	beq.n	8009448 <__any_on+0x2a>
 800945c:	2001      	movs	r0, #1
 800945e:	e7f6      	b.n	800944e <__any_on+0x30>

08009460 <_calloc_r>:
 8009460:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009462:	fba1 2402 	umull	r2, r4, r1, r2
 8009466:	b94c      	cbnz	r4, 800947c <_calloc_r+0x1c>
 8009468:	4611      	mov	r1, r2
 800946a:	9201      	str	r2, [sp, #4]
 800946c:	f000 f87a 	bl	8009564 <_malloc_r>
 8009470:	9a01      	ldr	r2, [sp, #4]
 8009472:	4605      	mov	r5, r0
 8009474:	b930      	cbnz	r0, 8009484 <_calloc_r+0x24>
 8009476:	4628      	mov	r0, r5
 8009478:	b003      	add	sp, #12
 800947a:	bd30      	pop	{r4, r5, pc}
 800947c:	220c      	movs	r2, #12
 800947e:	6002      	str	r2, [r0, #0]
 8009480:	2500      	movs	r5, #0
 8009482:	e7f8      	b.n	8009476 <_calloc_r+0x16>
 8009484:	4621      	mov	r1, r4
 8009486:	f7fc fbb7 	bl	8005bf8 <memset>
 800948a:	e7f4      	b.n	8009476 <_calloc_r+0x16>

0800948c <_free_r>:
 800948c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800948e:	2900      	cmp	r1, #0
 8009490:	d044      	beq.n	800951c <_free_r+0x90>
 8009492:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009496:	9001      	str	r0, [sp, #4]
 8009498:	2b00      	cmp	r3, #0
 800949a:	f1a1 0404 	sub.w	r4, r1, #4
 800949e:	bfb8      	it	lt
 80094a0:	18e4      	addlt	r4, r4, r3
 80094a2:	f000 fe6d 	bl	800a180 <__malloc_lock>
 80094a6:	4a1e      	ldr	r2, [pc, #120]	; (8009520 <_free_r+0x94>)
 80094a8:	9801      	ldr	r0, [sp, #4]
 80094aa:	6813      	ldr	r3, [r2, #0]
 80094ac:	b933      	cbnz	r3, 80094bc <_free_r+0x30>
 80094ae:	6063      	str	r3, [r4, #4]
 80094b0:	6014      	str	r4, [r2, #0]
 80094b2:	b003      	add	sp, #12
 80094b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80094b8:	f000 be68 	b.w	800a18c <__malloc_unlock>
 80094bc:	42a3      	cmp	r3, r4
 80094be:	d908      	bls.n	80094d2 <_free_r+0x46>
 80094c0:	6825      	ldr	r5, [r4, #0]
 80094c2:	1961      	adds	r1, r4, r5
 80094c4:	428b      	cmp	r3, r1
 80094c6:	bf01      	itttt	eq
 80094c8:	6819      	ldreq	r1, [r3, #0]
 80094ca:	685b      	ldreq	r3, [r3, #4]
 80094cc:	1949      	addeq	r1, r1, r5
 80094ce:	6021      	streq	r1, [r4, #0]
 80094d0:	e7ed      	b.n	80094ae <_free_r+0x22>
 80094d2:	461a      	mov	r2, r3
 80094d4:	685b      	ldr	r3, [r3, #4]
 80094d6:	b10b      	cbz	r3, 80094dc <_free_r+0x50>
 80094d8:	42a3      	cmp	r3, r4
 80094da:	d9fa      	bls.n	80094d2 <_free_r+0x46>
 80094dc:	6811      	ldr	r1, [r2, #0]
 80094de:	1855      	adds	r5, r2, r1
 80094e0:	42a5      	cmp	r5, r4
 80094e2:	d10b      	bne.n	80094fc <_free_r+0x70>
 80094e4:	6824      	ldr	r4, [r4, #0]
 80094e6:	4421      	add	r1, r4
 80094e8:	1854      	adds	r4, r2, r1
 80094ea:	42a3      	cmp	r3, r4
 80094ec:	6011      	str	r1, [r2, #0]
 80094ee:	d1e0      	bne.n	80094b2 <_free_r+0x26>
 80094f0:	681c      	ldr	r4, [r3, #0]
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	6053      	str	r3, [r2, #4]
 80094f6:	4421      	add	r1, r4
 80094f8:	6011      	str	r1, [r2, #0]
 80094fa:	e7da      	b.n	80094b2 <_free_r+0x26>
 80094fc:	d902      	bls.n	8009504 <_free_r+0x78>
 80094fe:	230c      	movs	r3, #12
 8009500:	6003      	str	r3, [r0, #0]
 8009502:	e7d6      	b.n	80094b2 <_free_r+0x26>
 8009504:	6825      	ldr	r5, [r4, #0]
 8009506:	1961      	adds	r1, r4, r5
 8009508:	428b      	cmp	r3, r1
 800950a:	bf04      	itt	eq
 800950c:	6819      	ldreq	r1, [r3, #0]
 800950e:	685b      	ldreq	r3, [r3, #4]
 8009510:	6063      	str	r3, [r4, #4]
 8009512:	bf04      	itt	eq
 8009514:	1949      	addeq	r1, r1, r5
 8009516:	6021      	streq	r1, [r4, #0]
 8009518:	6054      	str	r4, [r2, #4]
 800951a:	e7ca      	b.n	80094b2 <_free_r+0x26>
 800951c:	b003      	add	sp, #12
 800951e:	bd30      	pop	{r4, r5, pc}
 8009520:	240002f0 	.word	0x240002f0

08009524 <sbrk_aligned>:
 8009524:	b570      	push	{r4, r5, r6, lr}
 8009526:	4e0e      	ldr	r6, [pc, #56]	; (8009560 <sbrk_aligned+0x3c>)
 8009528:	460c      	mov	r4, r1
 800952a:	6831      	ldr	r1, [r6, #0]
 800952c:	4605      	mov	r5, r0
 800952e:	b911      	cbnz	r1, 8009536 <sbrk_aligned+0x12>
 8009530:	f000 fb4a 	bl	8009bc8 <_sbrk_r>
 8009534:	6030      	str	r0, [r6, #0]
 8009536:	4621      	mov	r1, r4
 8009538:	4628      	mov	r0, r5
 800953a:	f000 fb45 	bl	8009bc8 <_sbrk_r>
 800953e:	1c43      	adds	r3, r0, #1
 8009540:	d00a      	beq.n	8009558 <sbrk_aligned+0x34>
 8009542:	1cc4      	adds	r4, r0, #3
 8009544:	f024 0403 	bic.w	r4, r4, #3
 8009548:	42a0      	cmp	r0, r4
 800954a:	d007      	beq.n	800955c <sbrk_aligned+0x38>
 800954c:	1a21      	subs	r1, r4, r0
 800954e:	4628      	mov	r0, r5
 8009550:	f000 fb3a 	bl	8009bc8 <_sbrk_r>
 8009554:	3001      	adds	r0, #1
 8009556:	d101      	bne.n	800955c <sbrk_aligned+0x38>
 8009558:	f04f 34ff 	mov.w	r4, #4294967295
 800955c:	4620      	mov	r0, r4
 800955e:	bd70      	pop	{r4, r5, r6, pc}
 8009560:	240002f4 	.word	0x240002f4

08009564 <_malloc_r>:
 8009564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009568:	1ccd      	adds	r5, r1, #3
 800956a:	f025 0503 	bic.w	r5, r5, #3
 800956e:	3508      	adds	r5, #8
 8009570:	2d0c      	cmp	r5, #12
 8009572:	bf38      	it	cc
 8009574:	250c      	movcc	r5, #12
 8009576:	2d00      	cmp	r5, #0
 8009578:	4607      	mov	r7, r0
 800957a:	db01      	blt.n	8009580 <_malloc_r+0x1c>
 800957c:	42a9      	cmp	r1, r5
 800957e:	d905      	bls.n	800958c <_malloc_r+0x28>
 8009580:	230c      	movs	r3, #12
 8009582:	603b      	str	r3, [r7, #0]
 8009584:	2600      	movs	r6, #0
 8009586:	4630      	mov	r0, r6
 8009588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800958c:	4e2e      	ldr	r6, [pc, #184]	; (8009648 <_malloc_r+0xe4>)
 800958e:	f000 fdf7 	bl	800a180 <__malloc_lock>
 8009592:	6833      	ldr	r3, [r6, #0]
 8009594:	461c      	mov	r4, r3
 8009596:	bb34      	cbnz	r4, 80095e6 <_malloc_r+0x82>
 8009598:	4629      	mov	r1, r5
 800959a:	4638      	mov	r0, r7
 800959c:	f7ff ffc2 	bl	8009524 <sbrk_aligned>
 80095a0:	1c43      	adds	r3, r0, #1
 80095a2:	4604      	mov	r4, r0
 80095a4:	d14d      	bne.n	8009642 <_malloc_r+0xde>
 80095a6:	6834      	ldr	r4, [r6, #0]
 80095a8:	4626      	mov	r6, r4
 80095aa:	2e00      	cmp	r6, #0
 80095ac:	d140      	bne.n	8009630 <_malloc_r+0xcc>
 80095ae:	6823      	ldr	r3, [r4, #0]
 80095b0:	4631      	mov	r1, r6
 80095b2:	4638      	mov	r0, r7
 80095b4:	eb04 0803 	add.w	r8, r4, r3
 80095b8:	f000 fb06 	bl	8009bc8 <_sbrk_r>
 80095bc:	4580      	cmp	r8, r0
 80095be:	d13a      	bne.n	8009636 <_malloc_r+0xd2>
 80095c0:	6821      	ldr	r1, [r4, #0]
 80095c2:	3503      	adds	r5, #3
 80095c4:	1a6d      	subs	r5, r5, r1
 80095c6:	f025 0503 	bic.w	r5, r5, #3
 80095ca:	3508      	adds	r5, #8
 80095cc:	2d0c      	cmp	r5, #12
 80095ce:	bf38      	it	cc
 80095d0:	250c      	movcc	r5, #12
 80095d2:	4629      	mov	r1, r5
 80095d4:	4638      	mov	r0, r7
 80095d6:	f7ff ffa5 	bl	8009524 <sbrk_aligned>
 80095da:	3001      	adds	r0, #1
 80095dc:	d02b      	beq.n	8009636 <_malloc_r+0xd2>
 80095de:	6823      	ldr	r3, [r4, #0]
 80095e0:	442b      	add	r3, r5
 80095e2:	6023      	str	r3, [r4, #0]
 80095e4:	e00e      	b.n	8009604 <_malloc_r+0xa0>
 80095e6:	6822      	ldr	r2, [r4, #0]
 80095e8:	1b52      	subs	r2, r2, r5
 80095ea:	d41e      	bmi.n	800962a <_malloc_r+0xc6>
 80095ec:	2a0b      	cmp	r2, #11
 80095ee:	d916      	bls.n	800961e <_malloc_r+0xba>
 80095f0:	1961      	adds	r1, r4, r5
 80095f2:	42a3      	cmp	r3, r4
 80095f4:	6025      	str	r5, [r4, #0]
 80095f6:	bf18      	it	ne
 80095f8:	6059      	strne	r1, [r3, #4]
 80095fa:	6863      	ldr	r3, [r4, #4]
 80095fc:	bf08      	it	eq
 80095fe:	6031      	streq	r1, [r6, #0]
 8009600:	5162      	str	r2, [r4, r5]
 8009602:	604b      	str	r3, [r1, #4]
 8009604:	4638      	mov	r0, r7
 8009606:	f104 060b 	add.w	r6, r4, #11
 800960a:	f000 fdbf 	bl	800a18c <__malloc_unlock>
 800960e:	f026 0607 	bic.w	r6, r6, #7
 8009612:	1d23      	adds	r3, r4, #4
 8009614:	1af2      	subs	r2, r6, r3
 8009616:	d0b6      	beq.n	8009586 <_malloc_r+0x22>
 8009618:	1b9b      	subs	r3, r3, r6
 800961a:	50a3      	str	r3, [r4, r2]
 800961c:	e7b3      	b.n	8009586 <_malloc_r+0x22>
 800961e:	6862      	ldr	r2, [r4, #4]
 8009620:	42a3      	cmp	r3, r4
 8009622:	bf0c      	ite	eq
 8009624:	6032      	streq	r2, [r6, #0]
 8009626:	605a      	strne	r2, [r3, #4]
 8009628:	e7ec      	b.n	8009604 <_malloc_r+0xa0>
 800962a:	4623      	mov	r3, r4
 800962c:	6864      	ldr	r4, [r4, #4]
 800962e:	e7b2      	b.n	8009596 <_malloc_r+0x32>
 8009630:	4634      	mov	r4, r6
 8009632:	6876      	ldr	r6, [r6, #4]
 8009634:	e7b9      	b.n	80095aa <_malloc_r+0x46>
 8009636:	230c      	movs	r3, #12
 8009638:	603b      	str	r3, [r7, #0]
 800963a:	4638      	mov	r0, r7
 800963c:	f000 fda6 	bl	800a18c <__malloc_unlock>
 8009640:	e7a1      	b.n	8009586 <_malloc_r+0x22>
 8009642:	6025      	str	r5, [r4, #0]
 8009644:	e7de      	b.n	8009604 <_malloc_r+0xa0>
 8009646:	bf00      	nop
 8009648:	240002f0 	.word	0x240002f0

0800964c <__ssputs_r>:
 800964c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009650:	688e      	ldr	r6, [r1, #8]
 8009652:	429e      	cmp	r6, r3
 8009654:	4682      	mov	sl, r0
 8009656:	460c      	mov	r4, r1
 8009658:	4690      	mov	r8, r2
 800965a:	461f      	mov	r7, r3
 800965c:	d838      	bhi.n	80096d0 <__ssputs_r+0x84>
 800965e:	898a      	ldrh	r2, [r1, #12]
 8009660:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009664:	d032      	beq.n	80096cc <__ssputs_r+0x80>
 8009666:	6825      	ldr	r5, [r4, #0]
 8009668:	6909      	ldr	r1, [r1, #16]
 800966a:	eba5 0901 	sub.w	r9, r5, r1
 800966e:	6965      	ldr	r5, [r4, #20]
 8009670:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009674:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009678:	3301      	adds	r3, #1
 800967a:	444b      	add	r3, r9
 800967c:	106d      	asrs	r5, r5, #1
 800967e:	429d      	cmp	r5, r3
 8009680:	bf38      	it	cc
 8009682:	461d      	movcc	r5, r3
 8009684:	0553      	lsls	r3, r2, #21
 8009686:	d531      	bpl.n	80096ec <__ssputs_r+0xa0>
 8009688:	4629      	mov	r1, r5
 800968a:	f7ff ff6b 	bl	8009564 <_malloc_r>
 800968e:	4606      	mov	r6, r0
 8009690:	b950      	cbnz	r0, 80096a8 <__ssputs_r+0x5c>
 8009692:	230c      	movs	r3, #12
 8009694:	f8ca 3000 	str.w	r3, [sl]
 8009698:	89a3      	ldrh	r3, [r4, #12]
 800969a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800969e:	81a3      	strh	r3, [r4, #12]
 80096a0:	f04f 30ff 	mov.w	r0, #4294967295
 80096a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096a8:	6921      	ldr	r1, [r4, #16]
 80096aa:	464a      	mov	r2, r9
 80096ac:	f7ff fa0c 	bl	8008ac8 <memcpy>
 80096b0:	89a3      	ldrh	r3, [r4, #12]
 80096b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80096b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096ba:	81a3      	strh	r3, [r4, #12]
 80096bc:	6126      	str	r6, [r4, #16]
 80096be:	6165      	str	r5, [r4, #20]
 80096c0:	444e      	add	r6, r9
 80096c2:	eba5 0509 	sub.w	r5, r5, r9
 80096c6:	6026      	str	r6, [r4, #0]
 80096c8:	60a5      	str	r5, [r4, #8]
 80096ca:	463e      	mov	r6, r7
 80096cc:	42be      	cmp	r6, r7
 80096ce:	d900      	bls.n	80096d2 <__ssputs_r+0x86>
 80096d0:	463e      	mov	r6, r7
 80096d2:	6820      	ldr	r0, [r4, #0]
 80096d4:	4632      	mov	r2, r6
 80096d6:	4641      	mov	r1, r8
 80096d8:	f000 fd38 	bl	800a14c <memmove>
 80096dc:	68a3      	ldr	r3, [r4, #8]
 80096de:	1b9b      	subs	r3, r3, r6
 80096e0:	60a3      	str	r3, [r4, #8]
 80096e2:	6823      	ldr	r3, [r4, #0]
 80096e4:	4433      	add	r3, r6
 80096e6:	6023      	str	r3, [r4, #0]
 80096e8:	2000      	movs	r0, #0
 80096ea:	e7db      	b.n	80096a4 <__ssputs_r+0x58>
 80096ec:	462a      	mov	r2, r5
 80096ee:	f000 fd53 	bl	800a198 <_realloc_r>
 80096f2:	4606      	mov	r6, r0
 80096f4:	2800      	cmp	r0, #0
 80096f6:	d1e1      	bne.n	80096bc <__ssputs_r+0x70>
 80096f8:	6921      	ldr	r1, [r4, #16]
 80096fa:	4650      	mov	r0, sl
 80096fc:	f7ff fec6 	bl	800948c <_free_r>
 8009700:	e7c7      	b.n	8009692 <__ssputs_r+0x46>
	...

08009704 <_svfiprintf_r>:
 8009704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009708:	4698      	mov	r8, r3
 800970a:	898b      	ldrh	r3, [r1, #12]
 800970c:	061b      	lsls	r3, r3, #24
 800970e:	b09d      	sub	sp, #116	; 0x74
 8009710:	4607      	mov	r7, r0
 8009712:	460d      	mov	r5, r1
 8009714:	4614      	mov	r4, r2
 8009716:	d50e      	bpl.n	8009736 <_svfiprintf_r+0x32>
 8009718:	690b      	ldr	r3, [r1, #16]
 800971a:	b963      	cbnz	r3, 8009736 <_svfiprintf_r+0x32>
 800971c:	2140      	movs	r1, #64	; 0x40
 800971e:	f7ff ff21 	bl	8009564 <_malloc_r>
 8009722:	6028      	str	r0, [r5, #0]
 8009724:	6128      	str	r0, [r5, #16]
 8009726:	b920      	cbnz	r0, 8009732 <_svfiprintf_r+0x2e>
 8009728:	230c      	movs	r3, #12
 800972a:	603b      	str	r3, [r7, #0]
 800972c:	f04f 30ff 	mov.w	r0, #4294967295
 8009730:	e0d1      	b.n	80098d6 <_svfiprintf_r+0x1d2>
 8009732:	2340      	movs	r3, #64	; 0x40
 8009734:	616b      	str	r3, [r5, #20]
 8009736:	2300      	movs	r3, #0
 8009738:	9309      	str	r3, [sp, #36]	; 0x24
 800973a:	2320      	movs	r3, #32
 800973c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009740:	f8cd 800c 	str.w	r8, [sp, #12]
 8009744:	2330      	movs	r3, #48	; 0x30
 8009746:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80098f0 <_svfiprintf_r+0x1ec>
 800974a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800974e:	f04f 0901 	mov.w	r9, #1
 8009752:	4623      	mov	r3, r4
 8009754:	469a      	mov	sl, r3
 8009756:	f813 2b01 	ldrb.w	r2, [r3], #1
 800975a:	b10a      	cbz	r2, 8009760 <_svfiprintf_r+0x5c>
 800975c:	2a25      	cmp	r2, #37	; 0x25
 800975e:	d1f9      	bne.n	8009754 <_svfiprintf_r+0x50>
 8009760:	ebba 0b04 	subs.w	fp, sl, r4
 8009764:	d00b      	beq.n	800977e <_svfiprintf_r+0x7a>
 8009766:	465b      	mov	r3, fp
 8009768:	4622      	mov	r2, r4
 800976a:	4629      	mov	r1, r5
 800976c:	4638      	mov	r0, r7
 800976e:	f7ff ff6d 	bl	800964c <__ssputs_r>
 8009772:	3001      	adds	r0, #1
 8009774:	f000 80aa 	beq.w	80098cc <_svfiprintf_r+0x1c8>
 8009778:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800977a:	445a      	add	r2, fp
 800977c:	9209      	str	r2, [sp, #36]	; 0x24
 800977e:	f89a 3000 	ldrb.w	r3, [sl]
 8009782:	2b00      	cmp	r3, #0
 8009784:	f000 80a2 	beq.w	80098cc <_svfiprintf_r+0x1c8>
 8009788:	2300      	movs	r3, #0
 800978a:	f04f 32ff 	mov.w	r2, #4294967295
 800978e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009792:	f10a 0a01 	add.w	sl, sl, #1
 8009796:	9304      	str	r3, [sp, #16]
 8009798:	9307      	str	r3, [sp, #28]
 800979a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800979e:	931a      	str	r3, [sp, #104]	; 0x68
 80097a0:	4654      	mov	r4, sl
 80097a2:	2205      	movs	r2, #5
 80097a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097a8:	4851      	ldr	r0, [pc, #324]	; (80098f0 <_svfiprintf_r+0x1ec>)
 80097aa:	f7f6 fda1 	bl	80002f0 <memchr>
 80097ae:	9a04      	ldr	r2, [sp, #16]
 80097b0:	b9d8      	cbnz	r0, 80097ea <_svfiprintf_r+0xe6>
 80097b2:	06d0      	lsls	r0, r2, #27
 80097b4:	bf44      	itt	mi
 80097b6:	2320      	movmi	r3, #32
 80097b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097bc:	0711      	lsls	r1, r2, #28
 80097be:	bf44      	itt	mi
 80097c0:	232b      	movmi	r3, #43	; 0x2b
 80097c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097c6:	f89a 3000 	ldrb.w	r3, [sl]
 80097ca:	2b2a      	cmp	r3, #42	; 0x2a
 80097cc:	d015      	beq.n	80097fa <_svfiprintf_r+0xf6>
 80097ce:	9a07      	ldr	r2, [sp, #28]
 80097d0:	4654      	mov	r4, sl
 80097d2:	2000      	movs	r0, #0
 80097d4:	f04f 0c0a 	mov.w	ip, #10
 80097d8:	4621      	mov	r1, r4
 80097da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097de:	3b30      	subs	r3, #48	; 0x30
 80097e0:	2b09      	cmp	r3, #9
 80097e2:	d94e      	bls.n	8009882 <_svfiprintf_r+0x17e>
 80097e4:	b1b0      	cbz	r0, 8009814 <_svfiprintf_r+0x110>
 80097e6:	9207      	str	r2, [sp, #28]
 80097e8:	e014      	b.n	8009814 <_svfiprintf_r+0x110>
 80097ea:	eba0 0308 	sub.w	r3, r0, r8
 80097ee:	fa09 f303 	lsl.w	r3, r9, r3
 80097f2:	4313      	orrs	r3, r2
 80097f4:	9304      	str	r3, [sp, #16]
 80097f6:	46a2      	mov	sl, r4
 80097f8:	e7d2      	b.n	80097a0 <_svfiprintf_r+0x9c>
 80097fa:	9b03      	ldr	r3, [sp, #12]
 80097fc:	1d19      	adds	r1, r3, #4
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	9103      	str	r1, [sp, #12]
 8009802:	2b00      	cmp	r3, #0
 8009804:	bfbb      	ittet	lt
 8009806:	425b      	neglt	r3, r3
 8009808:	f042 0202 	orrlt.w	r2, r2, #2
 800980c:	9307      	strge	r3, [sp, #28]
 800980e:	9307      	strlt	r3, [sp, #28]
 8009810:	bfb8      	it	lt
 8009812:	9204      	strlt	r2, [sp, #16]
 8009814:	7823      	ldrb	r3, [r4, #0]
 8009816:	2b2e      	cmp	r3, #46	; 0x2e
 8009818:	d10c      	bne.n	8009834 <_svfiprintf_r+0x130>
 800981a:	7863      	ldrb	r3, [r4, #1]
 800981c:	2b2a      	cmp	r3, #42	; 0x2a
 800981e:	d135      	bne.n	800988c <_svfiprintf_r+0x188>
 8009820:	9b03      	ldr	r3, [sp, #12]
 8009822:	1d1a      	adds	r2, r3, #4
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	9203      	str	r2, [sp, #12]
 8009828:	2b00      	cmp	r3, #0
 800982a:	bfb8      	it	lt
 800982c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009830:	3402      	adds	r4, #2
 8009832:	9305      	str	r3, [sp, #20]
 8009834:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009900 <_svfiprintf_r+0x1fc>
 8009838:	7821      	ldrb	r1, [r4, #0]
 800983a:	2203      	movs	r2, #3
 800983c:	4650      	mov	r0, sl
 800983e:	f7f6 fd57 	bl	80002f0 <memchr>
 8009842:	b140      	cbz	r0, 8009856 <_svfiprintf_r+0x152>
 8009844:	2340      	movs	r3, #64	; 0x40
 8009846:	eba0 000a 	sub.w	r0, r0, sl
 800984a:	fa03 f000 	lsl.w	r0, r3, r0
 800984e:	9b04      	ldr	r3, [sp, #16]
 8009850:	4303      	orrs	r3, r0
 8009852:	3401      	adds	r4, #1
 8009854:	9304      	str	r3, [sp, #16]
 8009856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800985a:	4826      	ldr	r0, [pc, #152]	; (80098f4 <_svfiprintf_r+0x1f0>)
 800985c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009860:	2206      	movs	r2, #6
 8009862:	f7f6 fd45 	bl	80002f0 <memchr>
 8009866:	2800      	cmp	r0, #0
 8009868:	d038      	beq.n	80098dc <_svfiprintf_r+0x1d8>
 800986a:	4b23      	ldr	r3, [pc, #140]	; (80098f8 <_svfiprintf_r+0x1f4>)
 800986c:	bb1b      	cbnz	r3, 80098b6 <_svfiprintf_r+0x1b2>
 800986e:	9b03      	ldr	r3, [sp, #12]
 8009870:	3307      	adds	r3, #7
 8009872:	f023 0307 	bic.w	r3, r3, #7
 8009876:	3308      	adds	r3, #8
 8009878:	9303      	str	r3, [sp, #12]
 800987a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800987c:	4433      	add	r3, r6
 800987e:	9309      	str	r3, [sp, #36]	; 0x24
 8009880:	e767      	b.n	8009752 <_svfiprintf_r+0x4e>
 8009882:	fb0c 3202 	mla	r2, ip, r2, r3
 8009886:	460c      	mov	r4, r1
 8009888:	2001      	movs	r0, #1
 800988a:	e7a5      	b.n	80097d8 <_svfiprintf_r+0xd4>
 800988c:	2300      	movs	r3, #0
 800988e:	3401      	adds	r4, #1
 8009890:	9305      	str	r3, [sp, #20]
 8009892:	4619      	mov	r1, r3
 8009894:	f04f 0c0a 	mov.w	ip, #10
 8009898:	4620      	mov	r0, r4
 800989a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800989e:	3a30      	subs	r2, #48	; 0x30
 80098a0:	2a09      	cmp	r2, #9
 80098a2:	d903      	bls.n	80098ac <_svfiprintf_r+0x1a8>
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d0c5      	beq.n	8009834 <_svfiprintf_r+0x130>
 80098a8:	9105      	str	r1, [sp, #20]
 80098aa:	e7c3      	b.n	8009834 <_svfiprintf_r+0x130>
 80098ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80098b0:	4604      	mov	r4, r0
 80098b2:	2301      	movs	r3, #1
 80098b4:	e7f0      	b.n	8009898 <_svfiprintf_r+0x194>
 80098b6:	ab03      	add	r3, sp, #12
 80098b8:	9300      	str	r3, [sp, #0]
 80098ba:	462a      	mov	r2, r5
 80098bc:	4b0f      	ldr	r3, [pc, #60]	; (80098fc <_svfiprintf_r+0x1f8>)
 80098be:	a904      	add	r1, sp, #16
 80098c0:	4638      	mov	r0, r7
 80098c2:	f7fc fa31 	bl	8005d28 <_printf_float>
 80098c6:	1c42      	adds	r2, r0, #1
 80098c8:	4606      	mov	r6, r0
 80098ca:	d1d6      	bne.n	800987a <_svfiprintf_r+0x176>
 80098cc:	89ab      	ldrh	r3, [r5, #12]
 80098ce:	065b      	lsls	r3, r3, #25
 80098d0:	f53f af2c 	bmi.w	800972c <_svfiprintf_r+0x28>
 80098d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098d6:	b01d      	add	sp, #116	; 0x74
 80098d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098dc:	ab03      	add	r3, sp, #12
 80098de:	9300      	str	r3, [sp, #0]
 80098e0:	462a      	mov	r2, r5
 80098e2:	4b06      	ldr	r3, [pc, #24]	; (80098fc <_svfiprintf_r+0x1f8>)
 80098e4:	a904      	add	r1, sp, #16
 80098e6:	4638      	mov	r0, r7
 80098e8:	f7fc fcaa 	bl	8006240 <_printf_i>
 80098ec:	e7eb      	b.n	80098c6 <_svfiprintf_r+0x1c2>
 80098ee:	bf00      	nop
 80098f0:	0800a7c4 	.word	0x0800a7c4
 80098f4:	0800a7ce 	.word	0x0800a7ce
 80098f8:	08005d29 	.word	0x08005d29
 80098fc:	0800964d 	.word	0x0800964d
 8009900:	0800a7ca 	.word	0x0800a7ca

08009904 <__sfputc_r>:
 8009904:	6893      	ldr	r3, [r2, #8]
 8009906:	3b01      	subs	r3, #1
 8009908:	2b00      	cmp	r3, #0
 800990a:	b410      	push	{r4}
 800990c:	6093      	str	r3, [r2, #8]
 800990e:	da08      	bge.n	8009922 <__sfputc_r+0x1e>
 8009910:	6994      	ldr	r4, [r2, #24]
 8009912:	42a3      	cmp	r3, r4
 8009914:	db01      	blt.n	800991a <__sfputc_r+0x16>
 8009916:	290a      	cmp	r1, #10
 8009918:	d103      	bne.n	8009922 <__sfputc_r+0x1e>
 800991a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800991e:	f000 b9bb 	b.w	8009c98 <__swbuf_r>
 8009922:	6813      	ldr	r3, [r2, #0]
 8009924:	1c58      	adds	r0, r3, #1
 8009926:	6010      	str	r0, [r2, #0]
 8009928:	7019      	strb	r1, [r3, #0]
 800992a:	4608      	mov	r0, r1
 800992c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009930:	4770      	bx	lr

08009932 <__sfputs_r>:
 8009932:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009934:	4606      	mov	r6, r0
 8009936:	460f      	mov	r7, r1
 8009938:	4614      	mov	r4, r2
 800993a:	18d5      	adds	r5, r2, r3
 800993c:	42ac      	cmp	r4, r5
 800993e:	d101      	bne.n	8009944 <__sfputs_r+0x12>
 8009940:	2000      	movs	r0, #0
 8009942:	e007      	b.n	8009954 <__sfputs_r+0x22>
 8009944:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009948:	463a      	mov	r2, r7
 800994a:	4630      	mov	r0, r6
 800994c:	f7ff ffda 	bl	8009904 <__sfputc_r>
 8009950:	1c43      	adds	r3, r0, #1
 8009952:	d1f3      	bne.n	800993c <__sfputs_r+0xa>
 8009954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009958 <_vfiprintf_r>:
 8009958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800995c:	460d      	mov	r5, r1
 800995e:	b09d      	sub	sp, #116	; 0x74
 8009960:	4614      	mov	r4, r2
 8009962:	4698      	mov	r8, r3
 8009964:	4606      	mov	r6, r0
 8009966:	b118      	cbz	r0, 8009970 <_vfiprintf_r+0x18>
 8009968:	6983      	ldr	r3, [r0, #24]
 800996a:	b90b      	cbnz	r3, 8009970 <_vfiprintf_r+0x18>
 800996c:	f7fe fc7e 	bl	800826c <__sinit>
 8009970:	4b89      	ldr	r3, [pc, #548]	; (8009b98 <_vfiprintf_r+0x240>)
 8009972:	429d      	cmp	r5, r3
 8009974:	d11b      	bne.n	80099ae <_vfiprintf_r+0x56>
 8009976:	6875      	ldr	r5, [r6, #4]
 8009978:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800997a:	07d9      	lsls	r1, r3, #31
 800997c:	d405      	bmi.n	800998a <_vfiprintf_r+0x32>
 800997e:	89ab      	ldrh	r3, [r5, #12]
 8009980:	059a      	lsls	r2, r3, #22
 8009982:	d402      	bmi.n	800998a <_vfiprintf_r+0x32>
 8009984:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009986:	f7ff f882 	bl	8008a8e <__retarget_lock_acquire_recursive>
 800998a:	89ab      	ldrh	r3, [r5, #12]
 800998c:	071b      	lsls	r3, r3, #28
 800998e:	d501      	bpl.n	8009994 <_vfiprintf_r+0x3c>
 8009990:	692b      	ldr	r3, [r5, #16]
 8009992:	b9eb      	cbnz	r3, 80099d0 <_vfiprintf_r+0x78>
 8009994:	4629      	mov	r1, r5
 8009996:	4630      	mov	r0, r6
 8009998:	f000 f9f0 	bl	8009d7c <__swsetup_r>
 800999c:	b1c0      	cbz	r0, 80099d0 <_vfiprintf_r+0x78>
 800999e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80099a0:	07dc      	lsls	r4, r3, #31
 80099a2:	d50e      	bpl.n	80099c2 <_vfiprintf_r+0x6a>
 80099a4:	f04f 30ff 	mov.w	r0, #4294967295
 80099a8:	b01d      	add	sp, #116	; 0x74
 80099aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099ae:	4b7b      	ldr	r3, [pc, #492]	; (8009b9c <_vfiprintf_r+0x244>)
 80099b0:	429d      	cmp	r5, r3
 80099b2:	d101      	bne.n	80099b8 <_vfiprintf_r+0x60>
 80099b4:	68b5      	ldr	r5, [r6, #8]
 80099b6:	e7df      	b.n	8009978 <_vfiprintf_r+0x20>
 80099b8:	4b79      	ldr	r3, [pc, #484]	; (8009ba0 <_vfiprintf_r+0x248>)
 80099ba:	429d      	cmp	r5, r3
 80099bc:	bf08      	it	eq
 80099be:	68f5      	ldreq	r5, [r6, #12]
 80099c0:	e7da      	b.n	8009978 <_vfiprintf_r+0x20>
 80099c2:	89ab      	ldrh	r3, [r5, #12]
 80099c4:	0598      	lsls	r0, r3, #22
 80099c6:	d4ed      	bmi.n	80099a4 <_vfiprintf_r+0x4c>
 80099c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80099ca:	f7ff f861 	bl	8008a90 <__retarget_lock_release_recursive>
 80099ce:	e7e9      	b.n	80099a4 <_vfiprintf_r+0x4c>
 80099d0:	2300      	movs	r3, #0
 80099d2:	9309      	str	r3, [sp, #36]	; 0x24
 80099d4:	2320      	movs	r3, #32
 80099d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80099da:	f8cd 800c 	str.w	r8, [sp, #12]
 80099de:	2330      	movs	r3, #48	; 0x30
 80099e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009ba4 <_vfiprintf_r+0x24c>
 80099e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099e8:	f04f 0901 	mov.w	r9, #1
 80099ec:	4623      	mov	r3, r4
 80099ee:	469a      	mov	sl, r3
 80099f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099f4:	b10a      	cbz	r2, 80099fa <_vfiprintf_r+0xa2>
 80099f6:	2a25      	cmp	r2, #37	; 0x25
 80099f8:	d1f9      	bne.n	80099ee <_vfiprintf_r+0x96>
 80099fa:	ebba 0b04 	subs.w	fp, sl, r4
 80099fe:	d00b      	beq.n	8009a18 <_vfiprintf_r+0xc0>
 8009a00:	465b      	mov	r3, fp
 8009a02:	4622      	mov	r2, r4
 8009a04:	4629      	mov	r1, r5
 8009a06:	4630      	mov	r0, r6
 8009a08:	f7ff ff93 	bl	8009932 <__sfputs_r>
 8009a0c:	3001      	adds	r0, #1
 8009a0e:	f000 80aa 	beq.w	8009b66 <_vfiprintf_r+0x20e>
 8009a12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a14:	445a      	add	r2, fp
 8009a16:	9209      	str	r2, [sp, #36]	; 0x24
 8009a18:	f89a 3000 	ldrb.w	r3, [sl]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	f000 80a2 	beq.w	8009b66 <_vfiprintf_r+0x20e>
 8009a22:	2300      	movs	r3, #0
 8009a24:	f04f 32ff 	mov.w	r2, #4294967295
 8009a28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a2c:	f10a 0a01 	add.w	sl, sl, #1
 8009a30:	9304      	str	r3, [sp, #16]
 8009a32:	9307      	str	r3, [sp, #28]
 8009a34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a38:	931a      	str	r3, [sp, #104]	; 0x68
 8009a3a:	4654      	mov	r4, sl
 8009a3c:	2205      	movs	r2, #5
 8009a3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a42:	4858      	ldr	r0, [pc, #352]	; (8009ba4 <_vfiprintf_r+0x24c>)
 8009a44:	f7f6 fc54 	bl	80002f0 <memchr>
 8009a48:	9a04      	ldr	r2, [sp, #16]
 8009a4a:	b9d8      	cbnz	r0, 8009a84 <_vfiprintf_r+0x12c>
 8009a4c:	06d1      	lsls	r1, r2, #27
 8009a4e:	bf44      	itt	mi
 8009a50:	2320      	movmi	r3, #32
 8009a52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a56:	0713      	lsls	r3, r2, #28
 8009a58:	bf44      	itt	mi
 8009a5a:	232b      	movmi	r3, #43	; 0x2b
 8009a5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a60:	f89a 3000 	ldrb.w	r3, [sl]
 8009a64:	2b2a      	cmp	r3, #42	; 0x2a
 8009a66:	d015      	beq.n	8009a94 <_vfiprintf_r+0x13c>
 8009a68:	9a07      	ldr	r2, [sp, #28]
 8009a6a:	4654      	mov	r4, sl
 8009a6c:	2000      	movs	r0, #0
 8009a6e:	f04f 0c0a 	mov.w	ip, #10
 8009a72:	4621      	mov	r1, r4
 8009a74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a78:	3b30      	subs	r3, #48	; 0x30
 8009a7a:	2b09      	cmp	r3, #9
 8009a7c:	d94e      	bls.n	8009b1c <_vfiprintf_r+0x1c4>
 8009a7e:	b1b0      	cbz	r0, 8009aae <_vfiprintf_r+0x156>
 8009a80:	9207      	str	r2, [sp, #28]
 8009a82:	e014      	b.n	8009aae <_vfiprintf_r+0x156>
 8009a84:	eba0 0308 	sub.w	r3, r0, r8
 8009a88:	fa09 f303 	lsl.w	r3, r9, r3
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	9304      	str	r3, [sp, #16]
 8009a90:	46a2      	mov	sl, r4
 8009a92:	e7d2      	b.n	8009a3a <_vfiprintf_r+0xe2>
 8009a94:	9b03      	ldr	r3, [sp, #12]
 8009a96:	1d19      	adds	r1, r3, #4
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	9103      	str	r1, [sp, #12]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	bfbb      	ittet	lt
 8009aa0:	425b      	neglt	r3, r3
 8009aa2:	f042 0202 	orrlt.w	r2, r2, #2
 8009aa6:	9307      	strge	r3, [sp, #28]
 8009aa8:	9307      	strlt	r3, [sp, #28]
 8009aaa:	bfb8      	it	lt
 8009aac:	9204      	strlt	r2, [sp, #16]
 8009aae:	7823      	ldrb	r3, [r4, #0]
 8009ab0:	2b2e      	cmp	r3, #46	; 0x2e
 8009ab2:	d10c      	bne.n	8009ace <_vfiprintf_r+0x176>
 8009ab4:	7863      	ldrb	r3, [r4, #1]
 8009ab6:	2b2a      	cmp	r3, #42	; 0x2a
 8009ab8:	d135      	bne.n	8009b26 <_vfiprintf_r+0x1ce>
 8009aba:	9b03      	ldr	r3, [sp, #12]
 8009abc:	1d1a      	adds	r2, r3, #4
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	9203      	str	r2, [sp, #12]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	bfb8      	it	lt
 8009ac6:	f04f 33ff 	movlt.w	r3, #4294967295
 8009aca:	3402      	adds	r4, #2
 8009acc:	9305      	str	r3, [sp, #20]
 8009ace:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009bb4 <_vfiprintf_r+0x25c>
 8009ad2:	7821      	ldrb	r1, [r4, #0]
 8009ad4:	2203      	movs	r2, #3
 8009ad6:	4650      	mov	r0, sl
 8009ad8:	f7f6 fc0a 	bl	80002f0 <memchr>
 8009adc:	b140      	cbz	r0, 8009af0 <_vfiprintf_r+0x198>
 8009ade:	2340      	movs	r3, #64	; 0x40
 8009ae0:	eba0 000a 	sub.w	r0, r0, sl
 8009ae4:	fa03 f000 	lsl.w	r0, r3, r0
 8009ae8:	9b04      	ldr	r3, [sp, #16]
 8009aea:	4303      	orrs	r3, r0
 8009aec:	3401      	adds	r4, #1
 8009aee:	9304      	str	r3, [sp, #16]
 8009af0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009af4:	482c      	ldr	r0, [pc, #176]	; (8009ba8 <_vfiprintf_r+0x250>)
 8009af6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009afa:	2206      	movs	r2, #6
 8009afc:	f7f6 fbf8 	bl	80002f0 <memchr>
 8009b00:	2800      	cmp	r0, #0
 8009b02:	d03f      	beq.n	8009b84 <_vfiprintf_r+0x22c>
 8009b04:	4b29      	ldr	r3, [pc, #164]	; (8009bac <_vfiprintf_r+0x254>)
 8009b06:	bb1b      	cbnz	r3, 8009b50 <_vfiprintf_r+0x1f8>
 8009b08:	9b03      	ldr	r3, [sp, #12]
 8009b0a:	3307      	adds	r3, #7
 8009b0c:	f023 0307 	bic.w	r3, r3, #7
 8009b10:	3308      	adds	r3, #8
 8009b12:	9303      	str	r3, [sp, #12]
 8009b14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b16:	443b      	add	r3, r7
 8009b18:	9309      	str	r3, [sp, #36]	; 0x24
 8009b1a:	e767      	b.n	80099ec <_vfiprintf_r+0x94>
 8009b1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b20:	460c      	mov	r4, r1
 8009b22:	2001      	movs	r0, #1
 8009b24:	e7a5      	b.n	8009a72 <_vfiprintf_r+0x11a>
 8009b26:	2300      	movs	r3, #0
 8009b28:	3401      	adds	r4, #1
 8009b2a:	9305      	str	r3, [sp, #20]
 8009b2c:	4619      	mov	r1, r3
 8009b2e:	f04f 0c0a 	mov.w	ip, #10
 8009b32:	4620      	mov	r0, r4
 8009b34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b38:	3a30      	subs	r2, #48	; 0x30
 8009b3a:	2a09      	cmp	r2, #9
 8009b3c:	d903      	bls.n	8009b46 <_vfiprintf_r+0x1ee>
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d0c5      	beq.n	8009ace <_vfiprintf_r+0x176>
 8009b42:	9105      	str	r1, [sp, #20]
 8009b44:	e7c3      	b.n	8009ace <_vfiprintf_r+0x176>
 8009b46:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b4a:	4604      	mov	r4, r0
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	e7f0      	b.n	8009b32 <_vfiprintf_r+0x1da>
 8009b50:	ab03      	add	r3, sp, #12
 8009b52:	9300      	str	r3, [sp, #0]
 8009b54:	462a      	mov	r2, r5
 8009b56:	4b16      	ldr	r3, [pc, #88]	; (8009bb0 <_vfiprintf_r+0x258>)
 8009b58:	a904      	add	r1, sp, #16
 8009b5a:	4630      	mov	r0, r6
 8009b5c:	f7fc f8e4 	bl	8005d28 <_printf_float>
 8009b60:	4607      	mov	r7, r0
 8009b62:	1c78      	adds	r0, r7, #1
 8009b64:	d1d6      	bne.n	8009b14 <_vfiprintf_r+0x1bc>
 8009b66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b68:	07d9      	lsls	r1, r3, #31
 8009b6a:	d405      	bmi.n	8009b78 <_vfiprintf_r+0x220>
 8009b6c:	89ab      	ldrh	r3, [r5, #12]
 8009b6e:	059a      	lsls	r2, r3, #22
 8009b70:	d402      	bmi.n	8009b78 <_vfiprintf_r+0x220>
 8009b72:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b74:	f7fe ff8c 	bl	8008a90 <__retarget_lock_release_recursive>
 8009b78:	89ab      	ldrh	r3, [r5, #12]
 8009b7a:	065b      	lsls	r3, r3, #25
 8009b7c:	f53f af12 	bmi.w	80099a4 <_vfiprintf_r+0x4c>
 8009b80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b82:	e711      	b.n	80099a8 <_vfiprintf_r+0x50>
 8009b84:	ab03      	add	r3, sp, #12
 8009b86:	9300      	str	r3, [sp, #0]
 8009b88:	462a      	mov	r2, r5
 8009b8a:	4b09      	ldr	r3, [pc, #36]	; (8009bb0 <_vfiprintf_r+0x258>)
 8009b8c:	a904      	add	r1, sp, #16
 8009b8e:	4630      	mov	r0, r6
 8009b90:	f7fc fb56 	bl	8006240 <_printf_i>
 8009b94:	e7e4      	b.n	8009b60 <_vfiprintf_r+0x208>
 8009b96:	bf00      	nop
 8009b98:	0800a5ac 	.word	0x0800a5ac
 8009b9c:	0800a5cc 	.word	0x0800a5cc
 8009ba0:	0800a58c 	.word	0x0800a58c
 8009ba4:	0800a7c4 	.word	0x0800a7c4
 8009ba8:	0800a7ce 	.word	0x0800a7ce
 8009bac:	08005d29 	.word	0x08005d29
 8009bb0:	08009933 	.word	0x08009933
 8009bb4:	0800a7ca 	.word	0x0800a7ca

08009bb8 <nan>:
 8009bb8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009bc0 <nan+0x8>
 8009bbc:	4770      	bx	lr
 8009bbe:	bf00      	nop
 8009bc0:	00000000 	.word	0x00000000
 8009bc4:	7ff80000 	.word	0x7ff80000

08009bc8 <_sbrk_r>:
 8009bc8:	b538      	push	{r3, r4, r5, lr}
 8009bca:	4d06      	ldr	r5, [pc, #24]	; (8009be4 <_sbrk_r+0x1c>)
 8009bcc:	2300      	movs	r3, #0
 8009bce:	4604      	mov	r4, r0
 8009bd0:	4608      	mov	r0, r1
 8009bd2:	602b      	str	r3, [r5, #0]
 8009bd4:	f7f7 fb70 	bl	80012b8 <_sbrk>
 8009bd8:	1c43      	adds	r3, r0, #1
 8009bda:	d102      	bne.n	8009be2 <_sbrk_r+0x1a>
 8009bdc:	682b      	ldr	r3, [r5, #0]
 8009bde:	b103      	cbz	r3, 8009be2 <_sbrk_r+0x1a>
 8009be0:	6023      	str	r3, [r4, #0]
 8009be2:	bd38      	pop	{r3, r4, r5, pc}
 8009be4:	240002f8 	.word	0x240002f8

08009be8 <__sread>:
 8009be8:	b510      	push	{r4, lr}
 8009bea:	460c      	mov	r4, r1
 8009bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bf0:	f000 fb02 	bl	800a1f8 <_read_r>
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	bfab      	itete	ge
 8009bf8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009bfa:	89a3      	ldrhlt	r3, [r4, #12]
 8009bfc:	181b      	addge	r3, r3, r0
 8009bfe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009c02:	bfac      	ite	ge
 8009c04:	6563      	strge	r3, [r4, #84]	; 0x54
 8009c06:	81a3      	strhlt	r3, [r4, #12]
 8009c08:	bd10      	pop	{r4, pc}

08009c0a <__swrite>:
 8009c0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c0e:	461f      	mov	r7, r3
 8009c10:	898b      	ldrh	r3, [r1, #12]
 8009c12:	05db      	lsls	r3, r3, #23
 8009c14:	4605      	mov	r5, r0
 8009c16:	460c      	mov	r4, r1
 8009c18:	4616      	mov	r6, r2
 8009c1a:	d505      	bpl.n	8009c28 <__swrite+0x1e>
 8009c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c20:	2302      	movs	r3, #2
 8009c22:	2200      	movs	r2, #0
 8009c24:	f000 fa1a 	bl	800a05c <_lseek_r>
 8009c28:	89a3      	ldrh	r3, [r4, #12]
 8009c2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c32:	81a3      	strh	r3, [r4, #12]
 8009c34:	4632      	mov	r2, r6
 8009c36:	463b      	mov	r3, r7
 8009c38:	4628      	mov	r0, r5
 8009c3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c3e:	f000 b88b 	b.w	8009d58 <_write_r>

08009c42 <__sseek>:
 8009c42:	b510      	push	{r4, lr}
 8009c44:	460c      	mov	r4, r1
 8009c46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c4a:	f000 fa07 	bl	800a05c <_lseek_r>
 8009c4e:	1c43      	adds	r3, r0, #1
 8009c50:	89a3      	ldrh	r3, [r4, #12]
 8009c52:	bf15      	itete	ne
 8009c54:	6560      	strne	r0, [r4, #84]	; 0x54
 8009c56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009c5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009c5e:	81a3      	strheq	r3, [r4, #12]
 8009c60:	bf18      	it	ne
 8009c62:	81a3      	strhne	r3, [r4, #12]
 8009c64:	bd10      	pop	{r4, pc}

08009c66 <__sclose>:
 8009c66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c6a:	f000 b913 	b.w	8009e94 <_close_r>

08009c6e <strncmp>:
 8009c6e:	b510      	push	{r4, lr}
 8009c70:	b17a      	cbz	r2, 8009c92 <strncmp+0x24>
 8009c72:	4603      	mov	r3, r0
 8009c74:	3901      	subs	r1, #1
 8009c76:	1884      	adds	r4, r0, r2
 8009c78:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009c7c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009c80:	4290      	cmp	r0, r2
 8009c82:	d101      	bne.n	8009c88 <strncmp+0x1a>
 8009c84:	42a3      	cmp	r3, r4
 8009c86:	d101      	bne.n	8009c8c <strncmp+0x1e>
 8009c88:	1a80      	subs	r0, r0, r2
 8009c8a:	bd10      	pop	{r4, pc}
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d1f3      	bne.n	8009c78 <strncmp+0xa>
 8009c90:	e7fa      	b.n	8009c88 <strncmp+0x1a>
 8009c92:	4610      	mov	r0, r2
 8009c94:	e7f9      	b.n	8009c8a <strncmp+0x1c>
	...

08009c98 <__swbuf_r>:
 8009c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c9a:	460e      	mov	r6, r1
 8009c9c:	4614      	mov	r4, r2
 8009c9e:	4605      	mov	r5, r0
 8009ca0:	b118      	cbz	r0, 8009caa <__swbuf_r+0x12>
 8009ca2:	6983      	ldr	r3, [r0, #24]
 8009ca4:	b90b      	cbnz	r3, 8009caa <__swbuf_r+0x12>
 8009ca6:	f7fe fae1 	bl	800826c <__sinit>
 8009caa:	4b21      	ldr	r3, [pc, #132]	; (8009d30 <__swbuf_r+0x98>)
 8009cac:	429c      	cmp	r4, r3
 8009cae:	d12b      	bne.n	8009d08 <__swbuf_r+0x70>
 8009cb0:	686c      	ldr	r4, [r5, #4]
 8009cb2:	69a3      	ldr	r3, [r4, #24]
 8009cb4:	60a3      	str	r3, [r4, #8]
 8009cb6:	89a3      	ldrh	r3, [r4, #12]
 8009cb8:	071a      	lsls	r2, r3, #28
 8009cba:	d52f      	bpl.n	8009d1c <__swbuf_r+0x84>
 8009cbc:	6923      	ldr	r3, [r4, #16]
 8009cbe:	b36b      	cbz	r3, 8009d1c <__swbuf_r+0x84>
 8009cc0:	6923      	ldr	r3, [r4, #16]
 8009cc2:	6820      	ldr	r0, [r4, #0]
 8009cc4:	1ac0      	subs	r0, r0, r3
 8009cc6:	6963      	ldr	r3, [r4, #20]
 8009cc8:	b2f6      	uxtb	r6, r6
 8009cca:	4283      	cmp	r3, r0
 8009ccc:	4637      	mov	r7, r6
 8009cce:	dc04      	bgt.n	8009cda <__swbuf_r+0x42>
 8009cd0:	4621      	mov	r1, r4
 8009cd2:	4628      	mov	r0, r5
 8009cd4:	f000 f974 	bl	8009fc0 <_fflush_r>
 8009cd8:	bb30      	cbnz	r0, 8009d28 <__swbuf_r+0x90>
 8009cda:	68a3      	ldr	r3, [r4, #8]
 8009cdc:	3b01      	subs	r3, #1
 8009cde:	60a3      	str	r3, [r4, #8]
 8009ce0:	6823      	ldr	r3, [r4, #0]
 8009ce2:	1c5a      	adds	r2, r3, #1
 8009ce4:	6022      	str	r2, [r4, #0]
 8009ce6:	701e      	strb	r6, [r3, #0]
 8009ce8:	6963      	ldr	r3, [r4, #20]
 8009cea:	3001      	adds	r0, #1
 8009cec:	4283      	cmp	r3, r0
 8009cee:	d004      	beq.n	8009cfa <__swbuf_r+0x62>
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	07db      	lsls	r3, r3, #31
 8009cf4:	d506      	bpl.n	8009d04 <__swbuf_r+0x6c>
 8009cf6:	2e0a      	cmp	r6, #10
 8009cf8:	d104      	bne.n	8009d04 <__swbuf_r+0x6c>
 8009cfa:	4621      	mov	r1, r4
 8009cfc:	4628      	mov	r0, r5
 8009cfe:	f000 f95f 	bl	8009fc0 <_fflush_r>
 8009d02:	b988      	cbnz	r0, 8009d28 <__swbuf_r+0x90>
 8009d04:	4638      	mov	r0, r7
 8009d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d08:	4b0a      	ldr	r3, [pc, #40]	; (8009d34 <__swbuf_r+0x9c>)
 8009d0a:	429c      	cmp	r4, r3
 8009d0c:	d101      	bne.n	8009d12 <__swbuf_r+0x7a>
 8009d0e:	68ac      	ldr	r4, [r5, #8]
 8009d10:	e7cf      	b.n	8009cb2 <__swbuf_r+0x1a>
 8009d12:	4b09      	ldr	r3, [pc, #36]	; (8009d38 <__swbuf_r+0xa0>)
 8009d14:	429c      	cmp	r4, r3
 8009d16:	bf08      	it	eq
 8009d18:	68ec      	ldreq	r4, [r5, #12]
 8009d1a:	e7ca      	b.n	8009cb2 <__swbuf_r+0x1a>
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	4628      	mov	r0, r5
 8009d20:	f000 f82c 	bl	8009d7c <__swsetup_r>
 8009d24:	2800      	cmp	r0, #0
 8009d26:	d0cb      	beq.n	8009cc0 <__swbuf_r+0x28>
 8009d28:	f04f 37ff 	mov.w	r7, #4294967295
 8009d2c:	e7ea      	b.n	8009d04 <__swbuf_r+0x6c>
 8009d2e:	bf00      	nop
 8009d30:	0800a5ac 	.word	0x0800a5ac
 8009d34:	0800a5cc 	.word	0x0800a5cc
 8009d38:	0800a58c 	.word	0x0800a58c

08009d3c <__ascii_wctomb>:
 8009d3c:	b149      	cbz	r1, 8009d52 <__ascii_wctomb+0x16>
 8009d3e:	2aff      	cmp	r2, #255	; 0xff
 8009d40:	bf85      	ittet	hi
 8009d42:	238a      	movhi	r3, #138	; 0x8a
 8009d44:	6003      	strhi	r3, [r0, #0]
 8009d46:	700a      	strbls	r2, [r1, #0]
 8009d48:	f04f 30ff 	movhi.w	r0, #4294967295
 8009d4c:	bf98      	it	ls
 8009d4e:	2001      	movls	r0, #1
 8009d50:	4770      	bx	lr
 8009d52:	4608      	mov	r0, r1
 8009d54:	4770      	bx	lr
	...

08009d58 <_write_r>:
 8009d58:	b538      	push	{r3, r4, r5, lr}
 8009d5a:	4d07      	ldr	r5, [pc, #28]	; (8009d78 <_write_r+0x20>)
 8009d5c:	4604      	mov	r4, r0
 8009d5e:	4608      	mov	r0, r1
 8009d60:	4611      	mov	r1, r2
 8009d62:	2200      	movs	r2, #0
 8009d64:	602a      	str	r2, [r5, #0]
 8009d66:	461a      	mov	r2, r3
 8009d68:	f7f7 fa55 	bl	8001216 <_write>
 8009d6c:	1c43      	adds	r3, r0, #1
 8009d6e:	d102      	bne.n	8009d76 <_write_r+0x1e>
 8009d70:	682b      	ldr	r3, [r5, #0]
 8009d72:	b103      	cbz	r3, 8009d76 <_write_r+0x1e>
 8009d74:	6023      	str	r3, [r4, #0]
 8009d76:	bd38      	pop	{r3, r4, r5, pc}
 8009d78:	240002f8 	.word	0x240002f8

08009d7c <__swsetup_r>:
 8009d7c:	4b32      	ldr	r3, [pc, #200]	; (8009e48 <__swsetup_r+0xcc>)
 8009d7e:	b570      	push	{r4, r5, r6, lr}
 8009d80:	681d      	ldr	r5, [r3, #0]
 8009d82:	4606      	mov	r6, r0
 8009d84:	460c      	mov	r4, r1
 8009d86:	b125      	cbz	r5, 8009d92 <__swsetup_r+0x16>
 8009d88:	69ab      	ldr	r3, [r5, #24]
 8009d8a:	b913      	cbnz	r3, 8009d92 <__swsetup_r+0x16>
 8009d8c:	4628      	mov	r0, r5
 8009d8e:	f7fe fa6d 	bl	800826c <__sinit>
 8009d92:	4b2e      	ldr	r3, [pc, #184]	; (8009e4c <__swsetup_r+0xd0>)
 8009d94:	429c      	cmp	r4, r3
 8009d96:	d10f      	bne.n	8009db8 <__swsetup_r+0x3c>
 8009d98:	686c      	ldr	r4, [r5, #4]
 8009d9a:	89a3      	ldrh	r3, [r4, #12]
 8009d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009da0:	0719      	lsls	r1, r3, #28
 8009da2:	d42c      	bmi.n	8009dfe <__swsetup_r+0x82>
 8009da4:	06dd      	lsls	r5, r3, #27
 8009da6:	d411      	bmi.n	8009dcc <__swsetup_r+0x50>
 8009da8:	2309      	movs	r3, #9
 8009daa:	6033      	str	r3, [r6, #0]
 8009dac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009db0:	81a3      	strh	r3, [r4, #12]
 8009db2:	f04f 30ff 	mov.w	r0, #4294967295
 8009db6:	e03e      	b.n	8009e36 <__swsetup_r+0xba>
 8009db8:	4b25      	ldr	r3, [pc, #148]	; (8009e50 <__swsetup_r+0xd4>)
 8009dba:	429c      	cmp	r4, r3
 8009dbc:	d101      	bne.n	8009dc2 <__swsetup_r+0x46>
 8009dbe:	68ac      	ldr	r4, [r5, #8]
 8009dc0:	e7eb      	b.n	8009d9a <__swsetup_r+0x1e>
 8009dc2:	4b24      	ldr	r3, [pc, #144]	; (8009e54 <__swsetup_r+0xd8>)
 8009dc4:	429c      	cmp	r4, r3
 8009dc6:	bf08      	it	eq
 8009dc8:	68ec      	ldreq	r4, [r5, #12]
 8009dca:	e7e6      	b.n	8009d9a <__swsetup_r+0x1e>
 8009dcc:	0758      	lsls	r0, r3, #29
 8009dce:	d512      	bpl.n	8009df6 <__swsetup_r+0x7a>
 8009dd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009dd2:	b141      	cbz	r1, 8009de6 <__swsetup_r+0x6a>
 8009dd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009dd8:	4299      	cmp	r1, r3
 8009dda:	d002      	beq.n	8009de2 <__swsetup_r+0x66>
 8009ddc:	4630      	mov	r0, r6
 8009dde:	f7ff fb55 	bl	800948c <_free_r>
 8009de2:	2300      	movs	r3, #0
 8009de4:	6363      	str	r3, [r4, #52]	; 0x34
 8009de6:	89a3      	ldrh	r3, [r4, #12]
 8009de8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009dec:	81a3      	strh	r3, [r4, #12]
 8009dee:	2300      	movs	r3, #0
 8009df0:	6063      	str	r3, [r4, #4]
 8009df2:	6923      	ldr	r3, [r4, #16]
 8009df4:	6023      	str	r3, [r4, #0]
 8009df6:	89a3      	ldrh	r3, [r4, #12]
 8009df8:	f043 0308 	orr.w	r3, r3, #8
 8009dfc:	81a3      	strh	r3, [r4, #12]
 8009dfe:	6923      	ldr	r3, [r4, #16]
 8009e00:	b94b      	cbnz	r3, 8009e16 <__swsetup_r+0x9a>
 8009e02:	89a3      	ldrh	r3, [r4, #12]
 8009e04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009e08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e0c:	d003      	beq.n	8009e16 <__swsetup_r+0x9a>
 8009e0e:	4621      	mov	r1, r4
 8009e10:	4630      	mov	r0, r6
 8009e12:	f000 f95b 	bl	800a0cc <__smakebuf_r>
 8009e16:	89a0      	ldrh	r0, [r4, #12]
 8009e18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e1c:	f010 0301 	ands.w	r3, r0, #1
 8009e20:	d00a      	beq.n	8009e38 <__swsetup_r+0xbc>
 8009e22:	2300      	movs	r3, #0
 8009e24:	60a3      	str	r3, [r4, #8]
 8009e26:	6963      	ldr	r3, [r4, #20]
 8009e28:	425b      	negs	r3, r3
 8009e2a:	61a3      	str	r3, [r4, #24]
 8009e2c:	6923      	ldr	r3, [r4, #16]
 8009e2e:	b943      	cbnz	r3, 8009e42 <__swsetup_r+0xc6>
 8009e30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009e34:	d1ba      	bne.n	8009dac <__swsetup_r+0x30>
 8009e36:	bd70      	pop	{r4, r5, r6, pc}
 8009e38:	0781      	lsls	r1, r0, #30
 8009e3a:	bf58      	it	pl
 8009e3c:	6963      	ldrpl	r3, [r4, #20]
 8009e3e:	60a3      	str	r3, [r4, #8]
 8009e40:	e7f4      	b.n	8009e2c <__swsetup_r+0xb0>
 8009e42:	2000      	movs	r0, #0
 8009e44:	e7f7      	b.n	8009e36 <__swsetup_r+0xba>
 8009e46:	bf00      	nop
 8009e48:	24000010 	.word	0x24000010
 8009e4c:	0800a5ac 	.word	0x0800a5ac
 8009e50:	0800a5cc 	.word	0x0800a5cc
 8009e54:	0800a58c 	.word	0x0800a58c

08009e58 <__assert_func>:
 8009e58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e5a:	4614      	mov	r4, r2
 8009e5c:	461a      	mov	r2, r3
 8009e5e:	4b09      	ldr	r3, [pc, #36]	; (8009e84 <__assert_func+0x2c>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4605      	mov	r5, r0
 8009e64:	68d8      	ldr	r0, [r3, #12]
 8009e66:	b14c      	cbz	r4, 8009e7c <__assert_func+0x24>
 8009e68:	4b07      	ldr	r3, [pc, #28]	; (8009e88 <__assert_func+0x30>)
 8009e6a:	9100      	str	r1, [sp, #0]
 8009e6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009e70:	4906      	ldr	r1, [pc, #24]	; (8009e8c <__assert_func+0x34>)
 8009e72:	462b      	mov	r3, r5
 8009e74:	f000 f8e0 	bl	800a038 <fiprintf>
 8009e78:	f000 f9d0 	bl	800a21c <abort>
 8009e7c:	4b04      	ldr	r3, [pc, #16]	; (8009e90 <__assert_func+0x38>)
 8009e7e:	461c      	mov	r4, r3
 8009e80:	e7f3      	b.n	8009e6a <__assert_func+0x12>
 8009e82:	bf00      	nop
 8009e84:	24000010 	.word	0x24000010
 8009e88:	0800a7d5 	.word	0x0800a7d5
 8009e8c:	0800a7e2 	.word	0x0800a7e2
 8009e90:	0800a810 	.word	0x0800a810

08009e94 <_close_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	4d06      	ldr	r5, [pc, #24]	; (8009eb0 <_close_r+0x1c>)
 8009e98:	2300      	movs	r3, #0
 8009e9a:	4604      	mov	r4, r0
 8009e9c:	4608      	mov	r0, r1
 8009e9e:	602b      	str	r3, [r5, #0]
 8009ea0:	f7f7 f9d5 	bl	800124e <_close>
 8009ea4:	1c43      	adds	r3, r0, #1
 8009ea6:	d102      	bne.n	8009eae <_close_r+0x1a>
 8009ea8:	682b      	ldr	r3, [r5, #0]
 8009eaa:	b103      	cbz	r3, 8009eae <_close_r+0x1a>
 8009eac:	6023      	str	r3, [r4, #0]
 8009eae:	bd38      	pop	{r3, r4, r5, pc}
 8009eb0:	240002f8 	.word	0x240002f8

08009eb4 <__sflush_r>:
 8009eb4:	898a      	ldrh	r2, [r1, #12]
 8009eb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eba:	4605      	mov	r5, r0
 8009ebc:	0710      	lsls	r0, r2, #28
 8009ebe:	460c      	mov	r4, r1
 8009ec0:	d458      	bmi.n	8009f74 <__sflush_r+0xc0>
 8009ec2:	684b      	ldr	r3, [r1, #4]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	dc05      	bgt.n	8009ed4 <__sflush_r+0x20>
 8009ec8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	dc02      	bgt.n	8009ed4 <__sflush_r+0x20>
 8009ece:	2000      	movs	r0, #0
 8009ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ed4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ed6:	2e00      	cmp	r6, #0
 8009ed8:	d0f9      	beq.n	8009ece <__sflush_r+0x1a>
 8009eda:	2300      	movs	r3, #0
 8009edc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ee0:	682f      	ldr	r7, [r5, #0]
 8009ee2:	602b      	str	r3, [r5, #0]
 8009ee4:	d032      	beq.n	8009f4c <__sflush_r+0x98>
 8009ee6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009ee8:	89a3      	ldrh	r3, [r4, #12]
 8009eea:	075a      	lsls	r2, r3, #29
 8009eec:	d505      	bpl.n	8009efa <__sflush_r+0x46>
 8009eee:	6863      	ldr	r3, [r4, #4]
 8009ef0:	1ac0      	subs	r0, r0, r3
 8009ef2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ef4:	b10b      	cbz	r3, 8009efa <__sflush_r+0x46>
 8009ef6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009ef8:	1ac0      	subs	r0, r0, r3
 8009efa:	2300      	movs	r3, #0
 8009efc:	4602      	mov	r2, r0
 8009efe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f00:	6a21      	ldr	r1, [r4, #32]
 8009f02:	4628      	mov	r0, r5
 8009f04:	47b0      	blx	r6
 8009f06:	1c43      	adds	r3, r0, #1
 8009f08:	89a3      	ldrh	r3, [r4, #12]
 8009f0a:	d106      	bne.n	8009f1a <__sflush_r+0x66>
 8009f0c:	6829      	ldr	r1, [r5, #0]
 8009f0e:	291d      	cmp	r1, #29
 8009f10:	d82c      	bhi.n	8009f6c <__sflush_r+0xb8>
 8009f12:	4a2a      	ldr	r2, [pc, #168]	; (8009fbc <__sflush_r+0x108>)
 8009f14:	40ca      	lsrs	r2, r1
 8009f16:	07d6      	lsls	r6, r2, #31
 8009f18:	d528      	bpl.n	8009f6c <__sflush_r+0xb8>
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	6062      	str	r2, [r4, #4]
 8009f1e:	04d9      	lsls	r1, r3, #19
 8009f20:	6922      	ldr	r2, [r4, #16]
 8009f22:	6022      	str	r2, [r4, #0]
 8009f24:	d504      	bpl.n	8009f30 <__sflush_r+0x7c>
 8009f26:	1c42      	adds	r2, r0, #1
 8009f28:	d101      	bne.n	8009f2e <__sflush_r+0x7a>
 8009f2a:	682b      	ldr	r3, [r5, #0]
 8009f2c:	b903      	cbnz	r3, 8009f30 <__sflush_r+0x7c>
 8009f2e:	6560      	str	r0, [r4, #84]	; 0x54
 8009f30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f32:	602f      	str	r7, [r5, #0]
 8009f34:	2900      	cmp	r1, #0
 8009f36:	d0ca      	beq.n	8009ece <__sflush_r+0x1a>
 8009f38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f3c:	4299      	cmp	r1, r3
 8009f3e:	d002      	beq.n	8009f46 <__sflush_r+0x92>
 8009f40:	4628      	mov	r0, r5
 8009f42:	f7ff faa3 	bl	800948c <_free_r>
 8009f46:	2000      	movs	r0, #0
 8009f48:	6360      	str	r0, [r4, #52]	; 0x34
 8009f4a:	e7c1      	b.n	8009ed0 <__sflush_r+0x1c>
 8009f4c:	6a21      	ldr	r1, [r4, #32]
 8009f4e:	2301      	movs	r3, #1
 8009f50:	4628      	mov	r0, r5
 8009f52:	47b0      	blx	r6
 8009f54:	1c41      	adds	r1, r0, #1
 8009f56:	d1c7      	bne.n	8009ee8 <__sflush_r+0x34>
 8009f58:	682b      	ldr	r3, [r5, #0]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d0c4      	beq.n	8009ee8 <__sflush_r+0x34>
 8009f5e:	2b1d      	cmp	r3, #29
 8009f60:	d001      	beq.n	8009f66 <__sflush_r+0xb2>
 8009f62:	2b16      	cmp	r3, #22
 8009f64:	d101      	bne.n	8009f6a <__sflush_r+0xb6>
 8009f66:	602f      	str	r7, [r5, #0]
 8009f68:	e7b1      	b.n	8009ece <__sflush_r+0x1a>
 8009f6a:	89a3      	ldrh	r3, [r4, #12]
 8009f6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f70:	81a3      	strh	r3, [r4, #12]
 8009f72:	e7ad      	b.n	8009ed0 <__sflush_r+0x1c>
 8009f74:	690f      	ldr	r7, [r1, #16]
 8009f76:	2f00      	cmp	r7, #0
 8009f78:	d0a9      	beq.n	8009ece <__sflush_r+0x1a>
 8009f7a:	0793      	lsls	r3, r2, #30
 8009f7c:	680e      	ldr	r6, [r1, #0]
 8009f7e:	bf08      	it	eq
 8009f80:	694b      	ldreq	r3, [r1, #20]
 8009f82:	600f      	str	r7, [r1, #0]
 8009f84:	bf18      	it	ne
 8009f86:	2300      	movne	r3, #0
 8009f88:	eba6 0807 	sub.w	r8, r6, r7
 8009f8c:	608b      	str	r3, [r1, #8]
 8009f8e:	f1b8 0f00 	cmp.w	r8, #0
 8009f92:	dd9c      	ble.n	8009ece <__sflush_r+0x1a>
 8009f94:	6a21      	ldr	r1, [r4, #32]
 8009f96:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009f98:	4643      	mov	r3, r8
 8009f9a:	463a      	mov	r2, r7
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	47b0      	blx	r6
 8009fa0:	2800      	cmp	r0, #0
 8009fa2:	dc06      	bgt.n	8009fb2 <__sflush_r+0xfe>
 8009fa4:	89a3      	ldrh	r3, [r4, #12]
 8009fa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009faa:	81a3      	strh	r3, [r4, #12]
 8009fac:	f04f 30ff 	mov.w	r0, #4294967295
 8009fb0:	e78e      	b.n	8009ed0 <__sflush_r+0x1c>
 8009fb2:	4407      	add	r7, r0
 8009fb4:	eba8 0800 	sub.w	r8, r8, r0
 8009fb8:	e7e9      	b.n	8009f8e <__sflush_r+0xda>
 8009fba:	bf00      	nop
 8009fbc:	20400001 	.word	0x20400001

08009fc0 <_fflush_r>:
 8009fc0:	b538      	push	{r3, r4, r5, lr}
 8009fc2:	690b      	ldr	r3, [r1, #16]
 8009fc4:	4605      	mov	r5, r0
 8009fc6:	460c      	mov	r4, r1
 8009fc8:	b913      	cbnz	r3, 8009fd0 <_fflush_r+0x10>
 8009fca:	2500      	movs	r5, #0
 8009fcc:	4628      	mov	r0, r5
 8009fce:	bd38      	pop	{r3, r4, r5, pc}
 8009fd0:	b118      	cbz	r0, 8009fda <_fflush_r+0x1a>
 8009fd2:	6983      	ldr	r3, [r0, #24]
 8009fd4:	b90b      	cbnz	r3, 8009fda <_fflush_r+0x1a>
 8009fd6:	f7fe f949 	bl	800826c <__sinit>
 8009fda:	4b14      	ldr	r3, [pc, #80]	; (800a02c <_fflush_r+0x6c>)
 8009fdc:	429c      	cmp	r4, r3
 8009fde:	d11b      	bne.n	800a018 <_fflush_r+0x58>
 8009fe0:	686c      	ldr	r4, [r5, #4]
 8009fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d0ef      	beq.n	8009fca <_fflush_r+0xa>
 8009fea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009fec:	07d0      	lsls	r0, r2, #31
 8009fee:	d404      	bmi.n	8009ffa <_fflush_r+0x3a>
 8009ff0:	0599      	lsls	r1, r3, #22
 8009ff2:	d402      	bmi.n	8009ffa <_fflush_r+0x3a>
 8009ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ff6:	f7fe fd4a 	bl	8008a8e <__retarget_lock_acquire_recursive>
 8009ffa:	4628      	mov	r0, r5
 8009ffc:	4621      	mov	r1, r4
 8009ffe:	f7ff ff59 	bl	8009eb4 <__sflush_r>
 800a002:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a004:	07da      	lsls	r2, r3, #31
 800a006:	4605      	mov	r5, r0
 800a008:	d4e0      	bmi.n	8009fcc <_fflush_r+0xc>
 800a00a:	89a3      	ldrh	r3, [r4, #12]
 800a00c:	059b      	lsls	r3, r3, #22
 800a00e:	d4dd      	bmi.n	8009fcc <_fflush_r+0xc>
 800a010:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a012:	f7fe fd3d 	bl	8008a90 <__retarget_lock_release_recursive>
 800a016:	e7d9      	b.n	8009fcc <_fflush_r+0xc>
 800a018:	4b05      	ldr	r3, [pc, #20]	; (800a030 <_fflush_r+0x70>)
 800a01a:	429c      	cmp	r4, r3
 800a01c:	d101      	bne.n	800a022 <_fflush_r+0x62>
 800a01e:	68ac      	ldr	r4, [r5, #8]
 800a020:	e7df      	b.n	8009fe2 <_fflush_r+0x22>
 800a022:	4b04      	ldr	r3, [pc, #16]	; (800a034 <_fflush_r+0x74>)
 800a024:	429c      	cmp	r4, r3
 800a026:	bf08      	it	eq
 800a028:	68ec      	ldreq	r4, [r5, #12]
 800a02a:	e7da      	b.n	8009fe2 <_fflush_r+0x22>
 800a02c:	0800a5ac 	.word	0x0800a5ac
 800a030:	0800a5cc 	.word	0x0800a5cc
 800a034:	0800a58c 	.word	0x0800a58c

0800a038 <fiprintf>:
 800a038:	b40e      	push	{r1, r2, r3}
 800a03a:	b503      	push	{r0, r1, lr}
 800a03c:	4601      	mov	r1, r0
 800a03e:	ab03      	add	r3, sp, #12
 800a040:	4805      	ldr	r0, [pc, #20]	; (800a058 <fiprintf+0x20>)
 800a042:	f853 2b04 	ldr.w	r2, [r3], #4
 800a046:	6800      	ldr	r0, [r0, #0]
 800a048:	9301      	str	r3, [sp, #4]
 800a04a:	f7ff fc85 	bl	8009958 <_vfiprintf_r>
 800a04e:	b002      	add	sp, #8
 800a050:	f85d eb04 	ldr.w	lr, [sp], #4
 800a054:	b003      	add	sp, #12
 800a056:	4770      	bx	lr
 800a058:	24000010 	.word	0x24000010

0800a05c <_lseek_r>:
 800a05c:	b538      	push	{r3, r4, r5, lr}
 800a05e:	4d07      	ldr	r5, [pc, #28]	; (800a07c <_lseek_r+0x20>)
 800a060:	4604      	mov	r4, r0
 800a062:	4608      	mov	r0, r1
 800a064:	4611      	mov	r1, r2
 800a066:	2200      	movs	r2, #0
 800a068:	602a      	str	r2, [r5, #0]
 800a06a:	461a      	mov	r2, r3
 800a06c:	f7f7 f916 	bl	800129c <_lseek>
 800a070:	1c43      	adds	r3, r0, #1
 800a072:	d102      	bne.n	800a07a <_lseek_r+0x1e>
 800a074:	682b      	ldr	r3, [r5, #0]
 800a076:	b103      	cbz	r3, 800a07a <_lseek_r+0x1e>
 800a078:	6023      	str	r3, [r4, #0]
 800a07a:	bd38      	pop	{r3, r4, r5, pc}
 800a07c:	240002f8 	.word	0x240002f8

0800a080 <__swhatbuf_r>:
 800a080:	b570      	push	{r4, r5, r6, lr}
 800a082:	460e      	mov	r6, r1
 800a084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a088:	2900      	cmp	r1, #0
 800a08a:	b096      	sub	sp, #88	; 0x58
 800a08c:	4614      	mov	r4, r2
 800a08e:	461d      	mov	r5, r3
 800a090:	da08      	bge.n	800a0a4 <__swhatbuf_r+0x24>
 800a092:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a096:	2200      	movs	r2, #0
 800a098:	602a      	str	r2, [r5, #0]
 800a09a:	061a      	lsls	r2, r3, #24
 800a09c:	d410      	bmi.n	800a0c0 <__swhatbuf_r+0x40>
 800a09e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0a2:	e00e      	b.n	800a0c2 <__swhatbuf_r+0x42>
 800a0a4:	466a      	mov	r2, sp
 800a0a6:	f000 f8c1 	bl	800a22c <_fstat_r>
 800a0aa:	2800      	cmp	r0, #0
 800a0ac:	dbf1      	blt.n	800a092 <__swhatbuf_r+0x12>
 800a0ae:	9a01      	ldr	r2, [sp, #4]
 800a0b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a0b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a0b8:	425a      	negs	r2, r3
 800a0ba:	415a      	adcs	r2, r3
 800a0bc:	602a      	str	r2, [r5, #0]
 800a0be:	e7ee      	b.n	800a09e <__swhatbuf_r+0x1e>
 800a0c0:	2340      	movs	r3, #64	; 0x40
 800a0c2:	2000      	movs	r0, #0
 800a0c4:	6023      	str	r3, [r4, #0]
 800a0c6:	b016      	add	sp, #88	; 0x58
 800a0c8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a0cc <__smakebuf_r>:
 800a0cc:	898b      	ldrh	r3, [r1, #12]
 800a0ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a0d0:	079d      	lsls	r5, r3, #30
 800a0d2:	4606      	mov	r6, r0
 800a0d4:	460c      	mov	r4, r1
 800a0d6:	d507      	bpl.n	800a0e8 <__smakebuf_r+0x1c>
 800a0d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a0dc:	6023      	str	r3, [r4, #0]
 800a0de:	6123      	str	r3, [r4, #16]
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	6163      	str	r3, [r4, #20]
 800a0e4:	b002      	add	sp, #8
 800a0e6:	bd70      	pop	{r4, r5, r6, pc}
 800a0e8:	ab01      	add	r3, sp, #4
 800a0ea:	466a      	mov	r2, sp
 800a0ec:	f7ff ffc8 	bl	800a080 <__swhatbuf_r>
 800a0f0:	9900      	ldr	r1, [sp, #0]
 800a0f2:	4605      	mov	r5, r0
 800a0f4:	4630      	mov	r0, r6
 800a0f6:	f7ff fa35 	bl	8009564 <_malloc_r>
 800a0fa:	b948      	cbnz	r0, 800a110 <__smakebuf_r+0x44>
 800a0fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a100:	059a      	lsls	r2, r3, #22
 800a102:	d4ef      	bmi.n	800a0e4 <__smakebuf_r+0x18>
 800a104:	f023 0303 	bic.w	r3, r3, #3
 800a108:	f043 0302 	orr.w	r3, r3, #2
 800a10c:	81a3      	strh	r3, [r4, #12]
 800a10e:	e7e3      	b.n	800a0d8 <__smakebuf_r+0xc>
 800a110:	4b0d      	ldr	r3, [pc, #52]	; (800a148 <__smakebuf_r+0x7c>)
 800a112:	62b3      	str	r3, [r6, #40]	; 0x28
 800a114:	89a3      	ldrh	r3, [r4, #12]
 800a116:	6020      	str	r0, [r4, #0]
 800a118:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a11c:	81a3      	strh	r3, [r4, #12]
 800a11e:	9b00      	ldr	r3, [sp, #0]
 800a120:	6163      	str	r3, [r4, #20]
 800a122:	9b01      	ldr	r3, [sp, #4]
 800a124:	6120      	str	r0, [r4, #16]
 800a126:	b15b      	cbz	r3, 800a140 <__smakebuf_r+0x74>
 800a128:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a12c:	4630      	mov	r0, r6
 800a12e:	f000 f88f 	bl	800a250 <_isatty_r>
 800a132:	b128      	cbz	r0, 800a140 <__smakebuf_r+0x74>
 800a134:	89a3      	ldrh	r3, [r4, #12]
 800a136:	f023 0303 	bic.w	r3, r3, #3
 800a13a:	f043 0301 	orr.w	r3, r3, #1
 800a13e:	81a3      	strh	r3, [r4, #12]
 800a140:	89a0      	ldrh	r0, [r4, #12]
 800a142:	4305      	orrs	r5, r0
 800a144:	81a5      	strh	r5, [r4, #12]
 800a146:	e7cd      	b.n	800a0e4 <__smakebuf_r+0x18>
 800a148:	08008205 	.word	0x08008205

0800a14c <memmove>:
 800a14c:	4288      	cmp	r0, r1
 800a14e:	b510      	push	{r4, lr}
 800a150:	eb01 0402 	add.w	r4, r1, r2
 800a154:	d902      	bls.n	800a15c <memmove+0x10>
 800a156:	4284      	cmp	r4, r0
 800a158:	4623      	mov	r3, r4
 800a15a:	d807      	bhi.n	800a16c <memmove+0x20>
 800a15c:	1e43      	subs	r3, r0, #1
 800a15e:	42a1      	cmp	r1, r4
 800a160:	d008      	beq.n	800a174 <memmove+0x28>
 800a162:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a166:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a16a:	e7f8      	b.n	800a15e <memmove+0x12>
 800a16c:	4402      	add	r2, r0
 800a16e:	4601      	mov	r1, r0
 800a170:	428a      	cmp	r2, r1
 800a172:	d100      	bne.n	800a176 <memmove+0x2a>
 800a174:	bd10      	pop	{r4, pc}
 800a176:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a17a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a17e:	e7f7      	b.n	800a170 <memmove+0x24>

0800a180 <__malloc_lock>:
 800a180:	4801      	ldr	r0, [pc, #4]	; (800a188 <__malloc_lock+0x8>)
 800a182:	f7fe bc84 	b.w	8008a8e <__retarget_lock_acquire_recursive>
 800a186:	bf00      	nop
 800a188:	240002ec 	.word	0x240002ec

0800a18c <__malloc_unlock>:
 800a18c:	4801      	ldr	r0, [pc, #4]	; (800a194 <__malloc_unlock+0x8>)
 800a18e:	f7fe bc7f 	b.w	8008a90 <__retarget_lock_release_recursive>
 800a192:	bf00      	nop
 800a194:	240002ec 	.word	0x240002ec

0800a198 <_realloc_r>:
 800a198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a19c:	4680      	mov	r8, r0
 800a19e:	4614      	mov	r4, r2
 800a1a0:	460e      	mov	r6, r1
 800a1a2:	b921      	cbnz	r1, 800a1ae <_realloc_r+0x16>
 800a1a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1a8:	4611      	mov	r1, r2
 800a1aa:	f7ff b9db 	b.w	8009564 <_malloc_r>
 800a1ae:	b92a      	cbnz	r2, 800a1bc <_realloc_r+0x24>
 800a1b0:	f7ff f96c 	bl	800948c <_free_r>
 800a1b4:	4625      	mov	r5, r4
 800a1b6:	4628      	mov	r0, r5
 800a1b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1bc:	f000 f858 	bl	800a270 <_malloc_usable_size_r>
 800a1c0:	4284      	cmp	r4, r0
 800a1c2:	4607      	mov	r7, r0
 800a1c4:	d802      	bhi.n	800a1cc <_realloc_r+0x34>
 800a1c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a1ca:	d812      	bhi.n	800a1f2 <_realloc_r+0x5a>
 800a1cc:	4621      	mov	r1, r4
 800a1ce:	4640      	mov	r0, r8
 800a1d0:	f7ff f9c8 	bl	8009564 <_malloc_r>
 800a1d4:	4605      	mov	r5, r0
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	d0ed      	beq.n	800a1b6 <_realloc_r+0x1e>
 800a1da:	42bc      	cmp	r4, r7
 800a1dc:	4622      	mov	r2, r4
 800a1de:	4631      	mov	r1, r6
 800a1e0:	bf28      	it	cs
 800a1e2:	463a      	movcs	r2, r7
 800a1e4:	f7fe fc70 	bl	8008ac8 <memcpy>
 800a1e8:	4631      	mov	r1, r6
 800a1ea:	4640      	mov	r0, r8
 800a1ec:	f7ff f94e 	bl	800948c <_free_r>
 800a1f0:	e7e1      	b.n	800a1b6 <_realloc_r+0x1e>
 800a1f2:	4635      	mov	r5, r6
 800a1f4:	e7df      	b.n	800a1b6 <_realloc_r+0x1e>
	...

0800a1f8 <_read_r>:
 800a1f8:	b538      	push	{r3, r4, r5, lr}
 800a1fa:	4d07      	ldr	r5, [pc, #28]	; (800a218 <_read_r+0x20>)
 800a1fc:	4604      	mov	r4, r0
 800a1fe:	4608      	mov	r0, r1
 800a200:	4611      	mov	r1, r2
 800a202:	2200      	movs	r2, #0
 800a204:	602a      	str	r2, [r5, #0]
 800a206:	461a      	mov	r2, r3
 800a208:	f7f6 ffe8 	bl	80011dc <_read>
 800a20c:	1c43      	adds	r3, r0, #1
 800a20e:	d102      	bne.n	800a216 <_read_r+0x1e>
 800a210:	682b      	ldr	r3, [r5, #0]
 800a212:	b103      	cbz	r3, 800a216 <_read_r+0x1e>
 800a214:	6023      	str	r3, [r4, #0]
 800a216:	bd38      	pop	{r3, r4, r5, pc}
 800a218:	240002f8 	.word	0x240002f8

0800a21c <abort>:
 800a21c:	b508      	push	{r3, lr}
 800a21e:	2006      	movs	r0, #6
 800a220:	f000 f856 	bl	800a2d0 <raise>
 800a224:	2001      	movs	r0, #1
 800a226:	f7f6 ffcf 	bl	80011c8 <_exit>
	...

0800a22c <_fstat_r>:
 800a22c:	b538      	push	{r3, r4, r5, lr}
 800a22e:	4d07      	ldr	r5, [pc, #28]	; (800a24c <_fstat_r+0x20>)
 800a230:	2300      	movs	r3, #0
 800a232:	4604      	mov	r4, r0
 800a234:	4608      	mov	r0, r1
 800a236:	4611      	mov	r1, r2
 800a238:	602b      	str	r3, [r5, #0]
 800a23a:	f7f7 f814 	bl	8001266 <_fstat>
 800a23e:	1c43      	adds	r3, r0, #1
 800a240:	d102      	bne.n	800a248 <_fstat_r+0x1c>
 800a242:	682b      	ldr	r3, [r5, #0]
 800a244:	b103      	cbz	r3, 800a248 <_fstat_r+0x1c>
 800a246:	6023      	str	r3, [r4, #0]
 800a248:	bd38      	pop	{r3, r4, r5, pc}
 800a24a:	bf00      	nop
 800a24c:	240002f8 	.word	0x240002f8

0800a250 <_isatty_r>:
 800a250:	b538      	push	{r3, r4, r5, lr}
 800a252:	4d06      	ldr	r5, [pc, #24]	; (800a26c <_isatty_r+0x1c>)
 800a254:	2300      	movs	r3, #0
 800a256:	4604      	mov	r4, r0
 800a258:	4608      	mov	r0, r1
 800a25a:	602b      	str	r3, [r5, #0]
 800a25c:	f7f7 f813 	bl	8001286 <_isatty>
 800a260:	1c43      	adds	r3, r0, #1
 800a262:	d102      	bne.n	800a26a <_isatty_r+0x1a>
 800a264:	682b      	ldr	r3, [r5, #0]
 800a266:	b103      	cbz	r3, 800a26a <_isatty_r+0x1a>
 800a268:	6023      	str	r3, [r4, #0]
 800a26a:	bd38      	pop	{r3, r4, r5, pc}
 800a26c:	240002f8 	.word	0x240002f8

0800a270 <_malloc_usable_size_r>:
 800a270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a274:	1f18      	subs	r0, r3, #4
 800a276:	2b00      	cmp	r3, #0
 800a278:	bfbc      	itt	lt
 800a27a:	580b      	ldrlt	r3, [r1, r0]
 800a27c:	18c0      	addlt	r0, r0, r3
 800a27e:	4770      	bx	lr

0800a280 <_raise_r>:
 800a280:	291f      	cmp	r1, #31
 800a282:	b538      	push	{r3, r4, r5, lr}
 800a284:	4604      	mov	r4, r0
 800a286:	460d      	mov	r5, r1
 800a288:	d904      	bls.n	800a294 <_raise_r+0x14>
 800a28a:	2316      	movs	r3, #22
 800a28c:	6003      	str	r3, [r0, #0]
 800a28e:	f04f 30ff 	mov.w	r0, #4294967295
 800a292:	bd38      	pop	{r3, r4, r5, pc}
 800a294:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a296:	b112      	cbz	r2, 800a29e <_raise_r+0x1e>
 800a298:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a29c:	b94b      	cbnz	r3, 800a2b2 <_raise_r+0x32>
 800a29e:	4620      	mov	r0, r4
 800a2a0:	f000 f830 	bl	800a304 <_getpid_r>
 800a2a4:	462a      	mov	r2, r5
 800a2a6:	4601      	mov	r1, r0
 800a2a8:	4620      	mov	r0, r4
 800a2aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2ae:	f000 b817 	b.w	800a2e0 <_kill_r>
 800a2b2:	2b01      	cmp	r3, #1
 800a2b4:	d00a      	beq.n	800a2cc <_raise_r+0x4c>
 800a2b6:	1c59      	adds	r1, r3, #1
 800a2b8:	d103      	bne.n	800a2c2 <_raise_r+0x42>
 800a2ba:	2316      	movs	r3, #22
 800a2bc:	6003      	str	r3, [r0, #0]
 800a2be:	2001      	movs	r0, #1
 800a2c0:	e7e7      	b.n	800a292 <_raise_r+0x12>
 800a2c2:	2400      	movs	r4, #0
 800a2c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a2c8:	4628      	mov	r0, r5
 800a2ca:	4798      	blx	r3
 800a2cc:	2000      	movs	r0, #0
 800a2ce:	e7e0      	b.n	800a292 <_raise_r+0x12>

0800a2d0 <raise>:
 800a2d0:	4b02      	ldr	r3, [pc, #8]	; (800a2dc <raise+0xc>)
 800a2d2:	4601      	mov	r1, r0
 800a2d4:	6818      	ldr	r0, [r3, #0]
 800a2d6:	f7ff bfd3 	b.w	800a280 <_raise_r>
 800a2da:	bf00      	nop
 800a2dc:	24000010 	.word	0x24000010

0800a2e0 <_kill_r>:
 800a2e0:	b538      	push	{r3, r4, r5, lr}
 800a2e2:	4d07      	ldr	r5, [pc, #28]	; (800a300 <_kill_r+0x20>)
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	4604      	mov	r4, r0
 800a2e8:	4608      	mov	r0, r1
 800a2ea:	4611      	mov	r1, r2
 800a2ec:	602b      	str	r3, [r5, #0]
 800a2ee:	f7f6 ff5b 	bl	80011a8 <_kill>
 800a2f2:	1c43      	adds	r3, r0, #1
 800a2f4:	d102      	bne.n	800a2fc <_kill_r+0x1c>
 800a2f6:	682b      	ldr	r3, [r5, #0]
 800a2f8:	b103      	cbz	r3, 800a2fc <_kill_r+0x1c>
 800a2fa:	6023      	str	r3, [r4, #0]
 800a2fc:	bd38      	pop	{r3, r4, r5, pc}
 800a2fe:	bf00      	nop
 800a300:	240002f8 	.word	0x240002f8

0800a304 <_getpid_r>:
 800a304:	f7f6 bf48 	b.w	8001198 <_getpid>

0800a308 <_init>:
 800a308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a30a:	bf00      	nop
 800a30c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a30e:	bc08      	pop	{r3}
 800a310:	469e      	mov	lr, r3
 800a312:	4770      	bx	lr

0800a314 <_fini>:
 800a314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a316:	bf00      	nop
 800a318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a31a:	bc08      	pop	{r3}
 800a31c:	469e      	mov	lr, r3
 800a31e:	4770      	bx	lr
