{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652207287859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652207287859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 23:58:07 2022 " "Processing started: Tue May 10 23:58:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652207287859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207287859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Pipeline -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207287859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652207288079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652207288079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/wb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/wb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB-arch " "Found design unit 1: WB-arch" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294842 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sign_extender.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sign_extender.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE-arch " "Found design unit 1: SE-arch" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294842 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE " "Found entity 1: SE" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/shift1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/shift1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift1-arch " "Found design unit 1: Shift1-arch" {  } { { "VHDL/shift1.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/shift1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294842 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift1 " "Found entity 1: Shift1" {  } { { "VHDL/shift1.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/shift1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/se_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/se_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se_alu-arch " "Found design unit 1: se_alu-arch" {  } { { "VHDL/SE_ALU.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/SE_ALU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294842 ""} { "Info" "ISGN_ENTITY_NAME" "1 se_alu " "Found entity 1: se_alu" {  } { { "VHDL/SE_ALU.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/SE_ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/rr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rr-arch " "Found design unit 1: rr-arch" {  } { { "VHDL/RR.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/RR.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294842 ""} { "Info" "ISGN_ENTITY_NAME" "1 rr " "Found entity 1: rr" {  } { { "VHDL/RR.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/RR.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_pkg.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file vhdl/reg_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 misc " "Found design unit 1: misc" {  } { { "VHDL/reg_pkg.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_16-arch " "Found design unit 2: reg_16-arch" {  } { { "VHDL/reg_pkg.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg_1-arch " "Found design unit 3: reg_1-arch" {  } { { "VHDL/reg_pkg.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "VHDL/reg_pkg.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_1 " "Found entity 2: reg_1" {  } { { "VHDL/reg_pkg.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch " "Found design unit 1: reg_file-arch" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pipeline_registers.vhdl 11 5 " "Found 11 design units, including 5 entities, in source file vhdl/pipeline_registers.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pip_reg " "Found design unit 1: pip_reg" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pip_reg1-arch " "Found design unit 2: pip_reg1-arch" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pip_reg2-arch " "Found design unit 3: pip_reg2-arch" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pip_reg3-arch " "Found design unit 4: pip_reg3-arch" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pip_reg4-arch " "Found design unit 5: pip_reg4-arch" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 296 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pip_reg5-arch " "Found design unit 6: pip_reg5-arch" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 416 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_ENTITY_NAME" "1 pip_reg1 " "Found entity 1: pip_reg1" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_ENTITY_NAME" "2 pip_reg2 " "Found entity 2: pip_reg2" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_ENTITY_NAME" "3 pip_reg3 " "Found entity 3: pip_reg3" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_ENTITY_NAME" "4 pip_reg4 " "Found entity 4: pip_reg4" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_ENTITY_NAME" "5 pip_reg5 " "Found entity 5: pip_reg5" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc_inc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc_inc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_inc-arch " "Found design unit 1: pc_inc-arch" {  } { { "VHDL/pc_inc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc_inc.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_inc " "Found entity 1: pc_inc" {  } { { "VHDL/pc_inc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc_inc.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "VHDL/pc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294854 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "VHDL/pc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-arch " "Found design unit 1: MEM-arch" {  } { { "VHDL/MEM.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/MEM.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294854 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "VHDL/MEM.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/MEM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ls.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift7-arch " "Found design unit 1: Shift7-arch" {  } { { "VHDL/ls.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/ls.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294854 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift7 " "Found entity 1: Shift7" {  } { { "VHDL/ls.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/ls.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ir.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-arch " "Found design unit 1: ir-arch" {  } { { "VHDL/IR.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/IR.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294854 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "VHDL/IR.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/IR.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/if.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/if.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ins_f-arch " "Found design unit 1: ins_f-arch" {  } { { "VHDL/IF.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/IF.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""} { "Info" "ISGN_ENTITY_NAME" "1 ins_f " "Found entity 1: ins_f" {  } { { "VHDL/IF.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/IF.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/id.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/id.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id-arch " "Found design unit 1: id-arch" {  } { { "VHDL/ID.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""} { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "VHDL/ID.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex-arch " "Found design unit 1: ex-arch" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/eq.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/eq.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq-arch " "Found design unit 1: eq-arch" {  } { { "VHDL/eq.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/eq.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq " "Found entity 1: eq" {  } { { "VHDL/eq.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/eq.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-arch " "Found design unit 1: DUT-arch" {  } { { "VHDL/DUT.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/DUT.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "VHDL/DUT.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/DUT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-arch " "Found design unit 1: data_mem-arch" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/code_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/code_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_mem-arch " "Found design unit 1: code_mem-arch" {  } { { "VHDL/code_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/code_mem.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294869 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_mem " "Found entity 1: code_mem" {  } { { "VHDL/code_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/code_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294869 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652207294869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652207294909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:instance " "Elaborating entity \"datapath\" for hierarchy \"datapath:instance\"" {  } { { "VHDL/DUT.vhdl" "instance" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/DUT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "se_out_sig_4 datapath.vhdl(105) " "Verilog HDL or VHDL warning at datapath.vhdl(105): object \"se_out_sig_4\" assigned a value but never read" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652207294914 "|DUT|datapath:instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_d1_out_sig_5 datapath.vhdl(112) " "Verilog HDL or VHDL warning at datapath.vhdl(112): object \"rf_d1_out_sig_5\" assigned a value but never read" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652207294914 "|DUT|datapath:instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_d2_out_sig_5 datapath.vhdl(112) " "Verilog HDL or VHDL warning at datapath.vhdl(112): object \"rf_d2_out_sig_5\" assigned a value but never read" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652207294914 "|DUT|datapath:instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "se_out_sig_5 datapath.vhdl(112) " "Verilog HDL or VHDL warning at datapath.vhdl(112): object \"se_out_sig_5\" assigned a value but never read" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652207294914 "|DUT|datapath:instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_inc_out_sig_5 datapath.vhdl(113) " "Verilog HDL or VHDL warning at datapath.vhdl(113): object \"pc_inc_out_sig_5\" assigned a value but never read" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652207294914 "|DUT|datapath:instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_cy_out_sig_5 datapath.vhdl(114) " "Verilog HDL or VHDL warning at datapath.vhdl(114): object \"alu_cy_out_sig_5\" assigned a value but never read" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652207294914 "|DUT|datapath:instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_z_out_sig_5 datapath.vhdl(114) " "Verilog HDL or VHDL warning at datapath.vhdl(114): object \"alu_z_out_sig_5\" assigned a value but never read" {  } { { "VHDL/datapath.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652207294914 "|DUT|datapath:instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_f datapath:instance\|ins_f:inst_fetch " "Elaborating entity \"ins_f\" for hierarchy \"datapath:instance\|ins_f:inst_fetch\"" {  } { { "VHDL/datapath.vhdl" "inst_fetch" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_out IF.vhdl(11) " "VHDL Signal Declaration warning at IF.vhdl(11): used implicit default value for signal \"pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL/IF.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/IF.vhdl" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652207294939 "|DUT|datapath:instance|ins_f:inst_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:instance\|ins_f:inst_fetch\|pc:pc_block " "Elaborating entity \"pc\" for hierarchy \"datapath:instance\|ins_f:inst_fetch\|pc:pc_block\"" {  } { { "VHDL/IF.vhdl" "pc_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/IF.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode4 pc.vhdl(20) " "VHDL Process Statement warning at pc.vhdl(20): signal \"opcode4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/pc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 "|DUT|datapath:instance|ins_f:inst_fetch|pc:pc_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_or_eq_4 pc.vhdl(21) " "VHDL Process Statement warning at pc.vhdl(21): signal \"alu_or_eq_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/pc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 "|DUT|datapath:instance|ins_f:inst_fetch|pc:pc_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode3 pc.vhdl(22) " "VHDL Process Statement warning at pc.vhdl(22): signal \"opcode3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/pc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 "|DUT|datapath:instance|ins_f:inst_fetch|pc:pc_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d2_3 pc.vhdl(23) " "VHDL Process Statement warning at pc.vhdl(23): signal \"rf_d2_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/pc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 "|DUT|datapath:instance|ins_f:inst_fetch|pc:pc_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode2 pc.vhdl(24) " "VHDL Process Statement warning at pc.vhdl(24): signal \"opcode2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/pc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 "|DUT|datapath:instance|ins_f:inst_fetch|pc:pc_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se_plus_pc_2 pc.vhdl(25) " "VHDL Process Statement warning at pc.vhdl(25): signal \"se_plus_pc_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/pc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 "|DUT|datapath:instance|ins_f:inst_fetch|pc:pc_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_inc_1 pc.vhdl(26) " "VHDL Process Statement warning at pc.vhdl(26): signal \"pc_inc_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/pc.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 "|DUT|datapath:instance|ins_f:inst_fetch|pc:pc_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_inc datapath:instance\|ins_f:inst_fetch\|pc_inc:pc_inc_block " "Elaborating entity \"pc_inc\" for hierarchy \"datapath:instance\|ins_f:inst_fetch\|pc_inc:pc_inc_block\"" {  } { { "VHDL/IF.vhdl" "pc_inc_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/IF.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_mem datapath:instance\|ins_f:inst_fetch\|code_mem:code_mem_block " "Elaborating entity \"code_mem\" for hierarchy \"datapath:instance\|ins_f:inst_fetch\|code_mem:code_mem_block\"" {  } { { "VHDL/IF.vhdl" "code_mem_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/IF.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pip_reg1 datapath:instance\|pip_reg1:pip1 " "Elaborating entity \"pip_reg1\" for hierarchy \"datapath:instance\|pip_reg1:pip1\"" {  } { { "VHDL/datapath.vhdl" "pip1" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 datapath:instance\|pip_reg1:pip1\|reg_16:ir_reg " "Elaborating entity \"reg_16\" for hierarchy \"datapath:instance\|pip_reg1:pip1\|reg_16:ir_reg\"" {  } { { "VHDL/pipeline_registers.vhdl" "ir_reg" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id datapath:instance\|id:ins_dec " "Elaborating entity \"id\" for hierarchy \"datapath:instance\|id:ins_dec\"" {  } { { "VHDL/datapath.vhdl" "ins_dec" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "se_out ID.vhdl(9) " "VHDL Signal Declaration warning at ID.vhdl(9): used implicit default value for signal \"se_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL/ID.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "se_in_sig ID.vhdl(40) " "VHDL Signal Declaration warning at ID.vhdl(40): used implicit default value for signal \"se_in_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL/ID.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "se_out_sig ID.vhdl(40) " "Verilog HDL or VHDL warning at ID.vhdl(40): object \"se_out_sig\" assigned a value but never read" {  } { { "VHDL/ID.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE datapath:instance\|id:ins_dec\|SE:se_block " "Elaborating entity \"SE\" for hierarchy \"datapath:instance\|id:ins_dec\|SE:se_block\"" {  } { { "VHDL/ID.vhdl" "se_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output Sign_Extender.vhdl(18) " "VHDL Process Statement warning at Sign_Extender.vhdl(18): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[0\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[1\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[2\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[3\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[4\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[5\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[6\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[7\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[8\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[9\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[10\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[11\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[12\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[13\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[14\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] Sign_Extender.vhdl(18) " "Inferred latch for \"output\[15\]\" at Sign_Extender.vhdl(18)" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 "|DUT|datapath:instance|id:ins_dec|SE:se_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se_alu datapath:instance\|id:ins_dec\|se_alu:se_alu_block " "Elaborating entity \"se_alu\" for hierarchy \"datapath:instance\|id:ins_dec\|se_alu:se_alu_block\"" {  } { { "VHDL/ID.vhdl" "se_alu_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift7 datapath:instance\|id:ins_dec\|Shift7:ls_block " "Elaborating entity \"Shift7\" for hierarchy \"datapath:instance\|id:ins_dec\|Shift7:ls_block\"" {  } { { "VHDL/ID.vhdl" "ls_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pip_reg2 datapath:instance\|pip_reg2:pip2 " "Elaborating entity \"pip_reg2\" for hierarchy \"datapath:instance\|pip_reg2:pip2\"" {  } { { "VHDL/datapath.vhdl" "pip2" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rr datapath:instance\|rr:reg_read " "Elaborating entity \"rr\" for hierarchy \"datapath:instance\|rr:reg_read\"" {  } { { "VHDL/datapath.vhdl" "reg_read" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:instance\|rr:reg_read\|reg_file:rf_block " "Elaborating entity \"reg_file\" for hierarchy \"datapath:instance\|rr:reg_read\|reg_file:rf_block\"" {  } { { "VHDL/RR.vhdl" "rf_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/RR.vhdl" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294974 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 Reg_file.vhdl(75) " "VHDL Process Statement warning at Reg_file.vhdl(75): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 Reg_file.vhdl(77) " "VHDL Process Statement warning at Reg_file.vhdl(77): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 Reg_file.vhdl(79) " "VHDL Process Statement warning at Reg_file.vhdl(79): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 Reg_file.vhdl(81) " "VHDL Process Statement warning at Reg_file.vhdl(81): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 Reg_file.vhdl(83) " "VHDL Process Statement warning at Reg_file.vhdl(83): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 Reg_file.vhdl(85) " "VHDL Process Statement warning at Reg_file.vhdl(85): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 Reg_file.vhdl(87) " "VHDL Process Statement warning at Reg_file.vhdl(87): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 Reg_file.vhdl(89) " "VHDL Process Statement warning at Reg_file.vhdl(89): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 Reg_file.vhdl(91) " "VHDL Process Statement warning at Reg_file.vhdl(91): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 Reg_file.vhdl(95) " "VHDL Process Statement warning at Reg_file.vhdl(95): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 Reg_file.vhdl(97) " "VHDL Process Statement warning at Reg_file.vhdl(97): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 Reg_file.vhdl(99) " "VHDL Process Statement warning at Reg_file.vhdl(99): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 Reg_file.vhdl(101) " "VHDL Process Statement warning at Reg_file.vhdl(101): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 Reg_file.vhdl(103) " "VHDL Process Statement warning at Reg_file.vhdl(103): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 Reg_file.vhdl(105) " "VHDL Process Statement warning at Reg_file.vhdl(105): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 Reg_file.vhdl(107) " "VHDL Process Statement warning at Reg_file.vhdl(107): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 Reg_file.vhdl(109) " "VHDL Process Statement warning at Reg_file.vhdl(109): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 Reg_file.vhdl(111) " "VHDL Process Statement warning at Reg_file.vhdl(111): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a3 Reg_file.vhdl(24) " "VHDL Process Statement warning at Reg_file.vhdl(24): inferring latch(es) for signal or variable \"a3\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wb_en Reg_file.vhdl(24) " "VHDL Process Statement warning at Reg_file.vhdl(24): inferring latch(es) for signal or variable \"wb_en\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_en Reg_file.vhdl(24) " "Inferred latch for \"wb_en\" at Reg_file.vhdl(24)" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] Reg_file.vhdl(24) " "Inferred latch for \"a3\[0\]\" at Reg_file.vhdl(24)" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] Reg_file.vhdl(24) " "Inferred latch for \"a3\[1\]\" at Reg_file.vhdl(24)" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] Reg_file.vhdl(24) " "Inferred latch for \"a3\[2\]\" at Reg_file.vhdl(24)" {  } { { "VHDL/Reg_file.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 "|DUT|datapath:instance|rr:reg_read|reg_file:rf_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pip_reg3 datapath:instance\|pip_reg3:pip3 " "Elaborating entity \"pip_reg3\" for hierarchy \"datapath:instance\|pip_reg3:pip3\"" {  } { { "VHDL/datapath.vhdl" "pip3" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex datapath:instance\|ex:exe_stage " "Elaborating entity \"ex\" for hierarchy \"datapath:instance\|ex:exe_stage\"" {  } { { "VHDL/datapath.vhdl" "exe_stage" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294989 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_sig EX.vhdl(57) " "VHDL Process Statement warning at EX.vhdl(57): signal \"ir_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se_in EX.vhdl(58) " "VHDL Process Statement warning at EX.vhdl(58): signal \"se_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift1_out_sig EX.vhdl(59) " "VHDL Process Statement warning at EX.vhdl(59): signal \"shift1_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_sig EX.vhdl(75) " "VHDL Process Statement warning at EX.vhdl(75): signal \"ir_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eq_out_sig EX.vhdl(76) " "VHDL Process Statement warning at EX.vhdl(76): signal \"eq_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig EX.vhdl(77) " "VHDL Process Statement warning at EX.vhdl(77): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin_sig EX.vhdl(81) " "VHDL Process Statement warning at EX.vhdl(81): signal \"cin_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zin_sig EX.vhdl(82) " "VHDL Process Statement warning at EX.vhdl(82): signal \"zin_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout_sig EX.vhdl(54) " "VHDL Process Statement warning at EX.vhdl(54): inferring latch(es) for signal or variable \"cout_sig\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zout_sig EX.vhdl(54) " "VHDL Process Statement warning at EX.vhdl(54): inferring latch(es) for signal or variable \"zout_sig\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zout_sig EX.vhdl(54) " "Inferred latch for \"zout_sig\" at EX.vhdl(54)" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout_sig EX.vhdl(54) " "Inferred latch for \"cout_sig\" at EX.vhdl(54)" {  } { { "VHDL/EX.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift1 datapath:instance\|ex:exe_stage\|Shift1:shift1_block " "Elaborating entity \"Shift1\" for hierarchy \"datapath:instance\|ex:exe_stage\|Shift1:shift1_block\"" {  } { { "VHDL/EX.vhdl" "shift1_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cz shift1.vhdl(18) " "VHDL Process Statement warning at shift1.vhdl(18): signal \"cz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/shift1.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/shift1.vhdl" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|Shift1:shift1_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:instance\|ex:exe_stage\|alu:alu_block " "Elaborating entity \"alu\" for hierarchy \"datapath:instance\|ex:exe_stage\|alu:alu_block\"" {  } { { "VHDL/EX.vhdl" "alu_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a alu.vhdl(35) " "VHDL Process Statement warning at alu.vhdl(35): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b alu.vhdl(35) " "VHDL Process Statement warning at alu.vhdl(35): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a alu.vhdl(37) " "VHDL Process Statement warning at alu.vhdl(37): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b alu.vhdl(37) " "VHDL Process Statement warning at alu.vhdl(37): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a alu.vhdl(39) " "VHDL Process Statement warning at alu.vhdl(39): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b alu.vhdl(39) " "VHDL Process Statement warning at alu.vhdl(39): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a alu.vhdl(42) " "VHDL Process Statement warning at alu.vhdl(42): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b alu.vhdl(42) " "VHDL Process Statement warning at alu.vhdl(42): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out alu.vhdl(43) " "VHDL Process Statement warning at alu.vhdl(43): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a alu.vhdl(45) " "VHDL Process Statement warning at alu.vhdl(45): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b alu.vhdl(45) " "VHDL Process Statement warning at alu.vhdl(45): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out alu.vhdl(46) " "VHDL Process Statement warning at alu.vhdl(46): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a alu.vhdl(48) " "VHDL Process Statement warning at alu.vhdl(48): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b alu.vhdl(48) " "VHDL Process Statement warning at alu.vhdl(48): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out alu.vhdl(49) " "VHDL Process Statement warning at alu.vhdl(49): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a alu.vhdl(51) " "VHDL Process Statement warning at alu.vhdl(51): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b alu.vhdl(51) " "VHDL Process Statement warning at alu.vhdl(51): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out alu.vhdl(52) " "VHDL Process Statement warning at alu.vhdl(52): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a alu.vhdl(54) " "VHDL Process Statement warning at alu.vhdl(54): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b alu.vhdl(54) " "VHDL Process Statement warning at alu.vhdl(54): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out alu.vhdl(57) " "VHDL Process Statement warning at alu.vhdl(57): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out alu.vhdl(62) " "VHDL Process Statement warning at alu.vhdl(62): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out alu.vhdl(25) " "VHDL Process Statement warning at alu.vhdl(25): inferring latch(es) for signal or variable \"alu_out\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu.vhdl(25) " "Inferred latch for \"alu_out\[0\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu.vhdl(25) " "Inferred latch for \"alu_out\[1\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu.vhdl(25) " "Inferred latch for \"alu_out\[2\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu.vhdl(25) " "Inferred latch for \"alu_out\[3\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu.vhdl(25) " "Inferred latch for \"alu_out\[4\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu.vhdl(25) " "Inferred latch for \"alu_out\[5\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu.vhdl(25) " "Inferred latch for \"alu_out\[6\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu.vhdl(25) " "Inferred latch for \"alu_out\[7\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu.vhdl(25) " "Inferred latch for \"alu_out\[8\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu.vhdl(25) " "Inferred latch for \"alu_out\[9\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu.vhdl(25) " "Inferred latch for \"alu_out\[10\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu.vhdl(25) " "Inferred latch for \"alu_out\[11\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu.vhdl(25) " "Inferred latch for \"alu_out\[12\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu.vhdl(25) " "Inferred latch for \"alu_out\[13\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu.vhdl(25) " "Inferred latch for \"alu_out\[14\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu.vhdl(25) " "Inferred latch for \"alu_out\[15\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[16\] alu.vhdl(25) " "Inferred latch for \"alu_out\[16\]\" at alu.vhdl(25)" {  } { { "VHDL/alu.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 "|DUT|datapath:instance|ex:exe_stage|alu:alu_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq datapath:instance\|ex:exe_stage\|eq:eq_block " "Elaborating entity \"eq\" for hierarchy \"datapath:instance\|ex:exe_stage\|eq:eq_block\"" {  } { { "VHDL/EX.vhdl" "eq_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eq4 eq.vhdl(20) " "VHDL Process Statement warning at eq.vhdl(20): signal \"eq4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/eq.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/eq.vhdl" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294999 "|DUT|datapath:instance|ex:exe_stage|eq:eq_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eq3 eq.vhdl(22) " "VHDL Process Statement warning at eq.vhdl(22): signal \"eq3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/eq.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/eq.vhdl" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207294999 "|DUT|datapath:instance|ex:exe_stage|eq:eq_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pip_reg4 datapath:instance\|pip_reg4:pip4 " "Elaborating entity \"pip_reg4\" for hierarchy \"datapath:instance\|pip_reg4:pip4\"" {  } { { "VHDL/datapath.vhdl" "pip4" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207294999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 datapath:instance\|pip_reg4:pip4\|reg_1:alu_cy_reg " "Elaborating entity \"reg_1\" for hierarchy \"datapath:instance\|pip_reg4:pip4\|reg_1:alu_cy_reg\"" {  } { { "VHDL/pipeline_registers.vhdl" "alu_cy_reg" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207295008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM datapath:instance\|MEM:mem_access " "Elaborating entity \"MEM\" for hierarchy \"datapath:instance\|MEM:mem_access\"" {  } { { "VHDL/datapath.vhdl" "mem_access" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207295013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem datapath:instance\|MEM:mem_access\|data_mem:data_mem_block " "Elaborating entity \"data_mem\" for hierarchy \"datapath:instance\|MEM:mem_access\|data_mem:data_mem_block\"" {  } { { "VHDL/MEM.vhdl" "data_mem_block" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/MEM.vhdl" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207295013 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode data_mem.vhdl(25) " "VHDL Process Statement warning at data_mem.vhdl(25): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295018 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_a data_mem.vhdl(26) " "VHDL Process Statement warning at data_mem.vhdl(26): signal \"mem_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295018 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode data_mem.vhdl(28) " "VHDL Process Statement warning at data_mem.vhdl(28): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295018 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_a data_mem.vhdl(29) " "VHDL Process Statement warning at data_mem.vhdl(29): signal \"mem_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295018 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_din data_mem.vhdl(30) " "VHDL Process Statement warning at data_mem.vhdl(30): signal \"mem_din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295018 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_in data_mem.vhdl(21) " "VHDL Process Statement warning at data_mem.vhdl(21): inferring latch(es) for signal or variable \"add_in\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652207295018 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wb_en data_mem.vhdl(21) " "VHDL Process Statement warning at data_mem.vhdl(21): inferring latch(es) for signal or variable \"wb_en\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_in data_mem.vhdl(21) " "VHDL Process Statement warning at data_mem.vhdl(21): inferring latch(es) for signal or variable \"d_in\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[0\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[0\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[1\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[1\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[2\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[2\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[3\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[3\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[4\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[4\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[5\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[5\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[6\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[6\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[7\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[7\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[8\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[8\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[9\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[9\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[10\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[10\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[11\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[11\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[12\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[12\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[13\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[13\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[14\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[14\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_in\[15\] data_mem.vhdl(21) " "Inferred latch for \"d_in\[15\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_en data_mem.vhdl(21) " "Inferred latch for \"wb_en\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[0\] data_mem.vhdl(21) " "Inferred latch for \"add_in\[0\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[1\] data_mem.vhdl(21) " "Inferred latch for \"add_in\[1\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[2\] data_mem.vhdl(21) " "Inferred latch for \"add_in\[2\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[3\] data_mem.vhdl(21) " "Inferred latch for \"add_in\[3\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[4\] data_mem.vhdl(21) " "Inferred latch for \"add_in\[4\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[5\] data_mem.vhdl(21) " "Inferred latch for \"add_in\[5\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[6\] data_mem.vhdl(21) " "Inferred latch for \"add_in\[6\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_in\[7\] data_mem.vhdl(21) " "Inferred latch for \"add_in\[7\]\" at data_mem.vhdl(21)" {  } { { "VHDL/data_mem.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295021 "|DUT|datapath:instance|MEM:mem_access|data_mem:data_mem_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pip_reg5 datapath:instance\|pip_reg5:pip5 " "Elaborating entity \"pip_reg5\" for hierarchy \"datapath:instance\|pip_reg5:pip5\"" {  } { { "VHDL/datapath.vhdl" "pip5" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207295029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB datapath:instance\|WB:wr_back " "Elaborating entity \"WB\" for hierarchy \"datapath:instance\|WB:wr_back\"" {  } { { "VHDL/datapath.vhdl" "wr_back" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode WB.vhdl(23) " "VHDL Process Statement warning at WB.vhdl(23): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_or_eq_in WB.vhdl(24) " "VHDL Process Statement warning at WB.vhdl(24): signal \"alu_or_eq_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode WB.vhdl(25) " "VHDL Process Statement warning at WB.vhdl(25): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ls_in WB.vhdl(26) " "VHDL Process Statement warning at WB.vhdl(26): signal \"ls_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode WB.vhdl(27) " "VHDL Process Statement warning at WB.vhdl(27): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_d_in WB.vhdl(28) " "VHDL Process Statement warning at WB.vhdl(28): signal \"mem_d_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode WB.vhdl(29) " "VHDL Process Statement warning at WB.vhdl(29): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_inc_in WB.vhdl(30) " "VHDL Process Statement warning at WB.vhdl(30): signal \"pc_inc_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output WB.vhdl(19) " "VHDL Process Statement warning at WB.vhdl(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] WB.vhdl(19) " "Inferred latch for \"output\[0\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] WB.vhdl(19) " "Inferred latch for \"output\[1\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] WB.vhdl(19) " "Inferred latch for \"output\[2\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] WB.vhdl(19) " "Inferred latch for \"output\[3\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] WB.vhdl(19) " "Inferred latch for \"output\[4\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] WB.vhdl(19) " "Inferred latch for \"output\[5\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] WB.vhdl(19) " "Inferred latch for \"output\[6\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] WB.vhdl(19) " "Inferred latch for \"output\[7\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] WB.vhdl(19) " "Inferred latch for \"output\[8\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] WB.vhdl(19) " "Inferred latch for \"output\[9\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] WB.vhdl(19) " "Inferred latch for \"output\[10\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] WB.vhdl(19) " "Inferred latch for \"output\[11\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] WB.vhdl(19) " "Inferred latch for \"output\[12\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] WB.vhdl(19) " "Inferred latch for \"output\[13\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] WB.vhdl(19) " "Inferred latch for \"output\[14\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] WB.vhdl(19) " "Inferred latch for \"output\[15\]\" at WB.vhdl(19)" {  } { { "VHDL/WB.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295039 "|DUT|datapath:instance|WB:wr_back"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "VHDL/DUT.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/DUT.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652207295338 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "VHDL/DUT.vhdl" "" { Text "C:/Users/sahil/Desktop/Sahil/IITB/Sem 4/EE309/Project 2/EE-309-Project-IITB-RISC-Pipelined/VHDL/DUT.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652207295338 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652207295338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652207295338 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652207295338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652207295338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652207295409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 23:58:15 2022 " "Processing ended: Tue May 10 23:58:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652207295409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652207295409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652207295409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652207295409 ""}
