INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_arr_imag_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_generator_arr_imag_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_arr_real_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_generator_arr_real_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_generator_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_generator_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_generator_regslice_both
INFO: [VRFC 10-311] analyzing module data_generator_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/260d/hdl/verilog/data_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_data_generator_0_0/sim/design_1_data_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_data_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_arr_real_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclic_prefix_removal_arr_real_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclic_prefix_removal_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclic_prefix_removal_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclic_prefix_removal_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclic_prefix_removal_regslice_both
INFO: [VRFC 10-311] analyzing module cyclic_prefix_removal_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/ipshared/d36f/hdl/verilog/cyclic_prefix_removal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclic_prefix_removal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_cyclic_prefix_removal_0_0/sim/design_1_cyclic_prefix_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cyclic_prefix_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/velic/project_14/project_14.srcs/sim_1/new/cp_fft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp_fft_tb
