

================================================================
== Synthesis Summary Report of 'multiply'
================================================================
+ General Information: 
    * Date:           Sun Mar 19 13:44:35 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project_11
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |   Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |   & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ multiply  |     -|  0.39|        3|  30.000|         -|        4|     -|        no|     -|  3 (1%)|  265 (~0%)|  104 (~0%)|    -|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| A         | 32         |
| B         | 32         |
| C         | 64         |
+-----------+------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------------+
| Argument | Direction | Datatype              |
+----------+-----------+-----------------------+
| A        | in        | stream<int, 0>&       |
| B        | in        | stream<int, 0>&       |
| C        | out       | stream<long long, 0>& |
+----------+-----------+-----------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| A        | A            | interface |
| B        | B            | interface |
| C        | C            | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl | Latency |
+-------------------------+-----+--------+----------+-----+------+---------+
| + multiply              | 3   |        |          |     |      |         |
|   mul_32s_32s_32_2_1_U1 | 3   |        | result   | mul | auto | 1       |
+-------------------------+-----+--------+----------+-----+------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

