-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Wed Mar 26 22:59:14 2025
-- Host        : finn_dev_emre running 64-bit Ubuntu 22.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /tmp/finn_dev_emre/vivado_zynq_proj_l6ydi7rt/finn_zynq_link.gen/sources_1/bd/top/ip/top_idma0_0/top_idma0_0_sim_netlist.vhdl
-- Design      : top_idma0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_control_s_axi is
  port (
    p_3_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    auto_restart_status_reg_0 : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \int_in0_V_reg[63]_0\ : out STD_LOGIC_VECTOR ( 60 downto 0 );
    Mem2Stream_Batch_64u_784u_U0_ap_start : out STD_LOGIC;
    \int_numReps_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    auto_restart_status_reg_1 : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    task_ap_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_isr_reg[0]_0\ : in STD_LOGIC;
    \int_isr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_control_s_axi : entity is "StreamingDataflowPartition_0_IODMA_hls_0_control_s_axi";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_control_s_axi;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^mem2stream_batch_64u_784u_u0_ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal in0_V : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_2_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_in0_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_in0_V[63]_i_1_n_0\ : STD_LOGIC;
  signal int_in0_V_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_in0_V_reg02_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^int_in0_v_reg[63]_0\ : STD_LOGIC_VECTOR ( 60 downto 0 );
  signal int_interrupt0 : STD_LOGIC;
  signal int_interrupt_reg_n_0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal int_numReps0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_numReps[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_numreps_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^p_3_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair60";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_ier[1]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_in0_V[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_in0_V[10]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_in0_V[11]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_in0_V[12]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_in0_V[13]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_in0_V[14]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_in0_V[15]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_in0_V[16]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_in0_V[17]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_in0_V[18]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_in0_V[19]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_in0_V[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_in0_V[20]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_in0_V[21]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_in0_V[22]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_in0_V[23]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_in0_V[24]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_in0_V[25]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_in0_V[26]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_in0_V[27]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_in0_V[28]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_in0_V[29]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_in0_V[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_in0_V[30]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_in0_V[31]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_in0_V[32]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_in0_V[33]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_in0_V[34]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_in0_V[35]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_in0_V[36]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_in0_V[37]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_in0_V[38]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_in0_V[39]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_in0_V[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_in0_V[40]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_in0_V[41]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_in0_V[42]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_in0_V[43]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_in0_V[44]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_in0_V[45]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_in0_V[46]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_in0_V[47]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_in0_V[48]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_in0_V[49]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_in0_V[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_in0_V[50]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_in0_V[51]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_in0_V[52]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_in0_V[53]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_in0_V[54]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_in0_V[55]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_in0_V[56]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_in0_V[57]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_in0_V[58]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_in0_V[59]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_in0_V[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_in0_V[60]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_in0_V[61]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_in0_V[62]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_in0_V[63]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_in0_V[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_in0_V[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_in0_V[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_in0_V[9]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_numReps[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_numReps[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_numReps[11]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_numReps[12]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_numReps[13]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_numReps[14]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_numReps[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_numReps[16]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_numReps[17]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_numReps[18]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_numReps[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_numReps[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_numReps[20]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_numReps[21]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_numReps[22]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_numReps[23]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_numReps[24]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_numReps[25]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_numReps[26]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_numReps[27]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_numReps[28]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_numReps[29]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_numReps[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_numReps[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_numReps[31]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_numReps[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_numReps[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_numReps[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_numReps[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_numReps[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_numReps[8]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_numReps[9]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rdata[0]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rdata[1]_i_5\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rdata[1]_i_7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rdata[1]_i_8\ : label is "soft_lutpair58";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Mem2Stream_Batch_64u_784u_U0_ap_start <= \^mem2stream_batch_64u_784u_u0_ap_start\;
  \int_in0_V_reg[63]_0\(60 downto 0) <= \^int_in0_v_reg[63]_0\(60 downto 0);
  \int_numReps_reg[31]_0\(31 downto 0) <= \^int_numreps_reg[31]_0\(31 downto 0);
  p_3_in(1 downto 0) <= \^p_3_in\(1 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FDD"
    )
        port map (
      I0 => \^s_axi_control_rvalid\,
      I1 => s_axi_control_RREADY,
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_2_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => \^s_axi_control_rvalid\,
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_2_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_rvalid\,
      R => SR(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1D0C1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => \^s_axi_control_bvalid\,
      I4 => s_axi_control_BREADY,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => SR(0)
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_reg_1,
      Q => auto_restart_status_reg_0,
      R => SR(0)
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => \^p_3_in\(0),
      R => SR(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7777770F000000"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => ar_hs,
      I2 => \^p_3_in\(1),
      I3 => Q(0),
      I4 => CO(0),
      I5 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => \int_ap_ready__0\,
      R => SR(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \^p_3_in\(1),
      I1 => CO(0),
      I2 => Q(0),
      I3 => int_ap_start5_out,
      I4 => \^mem2stream_batch_64u_784u_u0_ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[4]\,
      I2 => s_axi_control_WDATA(0),
      I3 => \waddr_reg_n_0_[2]\,
      I4 => int_auto_restart_i_2_n_0,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^mem2stream_batch_64u_784u_u0_ap_start\,
      R => SR(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => \waddr_reg_n_0_[4]\,
      I4 => int_auto_restart_i_2_n_0,
      I5 => \^p_3_in\(1),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_0_[3]\,
      O => int_auto_restart_i_2_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => \^p_3_in\(1),
      R => SR(0)
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => \waddr_reg_n_0_[4]\,
      I4 => int_auto_restart_i_2_n_0,
      I5 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => SR(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \int_ier[1]_i_3_n_0\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \int_ier[1]_i_3_n_0\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[4]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => \waddr_reg_n_0_[5]\,
      O => \int_ier[1]_i_3_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => SR(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => SR(0)
    );
\int_in0_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => in0_V(0),
      O => int_in0_V_reg02_out(0)
    );
\int_in0_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(7),
      O => int_in0_V_reg02_out(10)
    );
\int_in0_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(8),
      O => int_in0_V_reg02_out(11)
    );
\int_in0_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(9),
      O => int_in0_V_reg02_out(12)
    );
\int_in0_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(10),
      O => int_in0_V_reg02_out(13)
    );
\int_in0_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(11),
      O => int_in0_V_reg02_out(14)
    );
\int_in0_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(12),
      O => int_in0_V_reg02_out(15)
    );
\int_in0_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(13),
      O => int_in0_V_reg02_out(16)
    );
\int_in0_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(14),
      O => int_in0_V_reg02_out(17)
    );
\int_in0_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(15),
      O => int_in0_V_reg02_out(18)
    );
\int_in0_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(16),
      O => int_in0_V_reg02_out(19)
    );
\int_in0_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => in0_V(1),
      O => int_in0_V_reg02_out(1)
    );
\int_in0_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(17),
      O => int_in0_V_reg02_out(20)
    );
\int_in0_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(18),
      O => int_in0_V_reg02_out(21)
    );
\int_in0_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(19),
      O => int_in0_V_reg02_out(22)
    );
\int_in0_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(20),
      O => int_in0_V_reg02_out(23)
    );
\int_in0_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(21),
      O => int_in0_V_reg02_out(24)
    );
\int_in0_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(22),
      O => int_in0_V_reg02_out(25)
    );
\int_in0_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(23),
      O => int_in0_V_reg02_out(26)
    );
\int_in0_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(24),
      O => int_in0_V_reg02_out(27)
    );
\int_in0_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(25),
      O => int_in0_V_reg02_out(28)
    );
\int_in0_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(26),
      O => int_in0_V_reg02_out(29)
    );
\int_in0_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => in0_V(2),
      O => int_in0_V_reg02_out(2)
    );
\int_in0_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(27),
      O => int_in0_V_reg02_out(30)
    );
\int_in0_V[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_control_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_in0_V[31]_i_1_n_0\
    );
\int_in0_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(28),
      O => int_in0_V_reg02_out(31)
    );
\int_in0_V[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(29),
      O => int_in0_V_reg0(0)
    );
\int_in0_V[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(30),
      O => int_in0_V_reg0(1)
    );
\int_in0_V[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(31),
      O => int_in0_V_reg0(2)
    );
\int_in0_V[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(32),
      O => int_in0_V_reg0(3)
    );
\int_in0_V[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(33),
      O => int_in0_V_reg0(4)
    );
\int_in0_V[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(34),
      O => int_in0_V_reg0(5)
    );
\int_in0_V[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(35),
      O => int_in0_V_reg0(6)
    );
\int_in0_V[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(36),
      O => int_in0_V_reg0(7)
    );
\int_in0_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(0),
      O => int_in0_V_reg02_out(3)
    );
\int_in0_V[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(37),
      O => int_in0_V_reg0(8)
    );
\int_in0_V[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(38),
      O => int_in0_V_reg0(9)
    );
\int_in0_V[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(39),
      O => int_in0_V_reg0(10)
    );
\int_in0_V[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(40),
      O => int_in0_V_reg0(11)
    );
\int_in0_V[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(41),
      O => int_in0_V_reg0(12)
    );
\int_in0_V[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(42),
      O => int_in0_V_reg0(13)
    );
\int_in0_V[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(43),
      O => int_in0_V_reg0(14)
    );
\int_in0_V[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(44),
      O => int_in0_V_reg0(15)
    );
\int_in0_V[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(45),
      O => int_in0_V_reg0(16)
    );
\int_in0_V[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(46),
      O => int_in0_V_reg0(17)
    );
\int_in0_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(1),
      O => int_in0_V_reg02_out(4)
    );
\int_in0_V[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(47),
      O => int_in0_V_reg0(18)
    );
\int_in0_V[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(48),
      O => int_in0_V_reg0(19)
    );
\int_in0_V[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(49),
      O => int_in0_V_reg0(20)
    );
\int_in0_V[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(50),
      O => int_in0_V_reg0(21)
    );
\int_in0_V[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(51),
      O => int_in0_V_reg0(22)
    );
\int_in0_V[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_in0_v_reg[63]_0\(52),
      O => int_in0_V_reg0(23)
    );
\int_in0_V[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(53),
      O => int_in0_V_reg0(24)
    );
\int_in0_V[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(54),
      O => int_in0_V_reg0(25)
    );
\int_in0_V[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(55),
      O => int_in0_V_reg0(26)
    );
\int_in0_V[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(56),
      O => int_in0_V_reg0(27)
    );
\int_in0_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(2),
      O => int_in0_V_reg02_out(5)
    );
\int_in0_V[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(57),
      O => int_in0_V_reg0(28)
    );
\int_in0_V[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(58),
      O => int_in0_V_reg0(29)
    );
\int_in0_V[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(59),
      O => int_in0_V_reg0(30)
    );
\int_in0_V[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_control_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_in0_V[63]_i_1_n_0\
    );
\int_in0_V[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_in0_v_reg[63]_0\(60),
      O => int_in0_V_reg0(31)
    );
\int_in0_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(3),
      O => int_in0_V_reg02_out(6)
    );
\int_in0_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_in0_v_reg[63]_0\(4),
      O => int_in0_V_reg02_out(7)
    );
\int_in0_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(5),
      O => int_in0_V_reg02_out(8)
    );
\int_in0_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_in0_v_reg[63]_0\(6),
      O => int_in0_V_reg02_out(9)
    );
\int_in0_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(0),
      Q => in0_V(0),
      R => SR(0)
    );
\int_in0_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(10),
      Q => \^int_in0_v_reg[63]_0\(7),
      R => SR(0)
    );
\int_in0_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(11),
      Q => \^int_in0_v_reg[63]_0\(8),
      R => SR(0)
    );
\int_in0_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(12),
      Q => \^int_in0_v_reg[63]_0\(9),
      R => SR(0)
    );
\int_in0_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(13),
      Q => \^int_in0_v_reg[63]_0\(10),
      R => SR(0)
    );
\int_in0_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(14),
      Q => \^int_in0_v_reg[63]_0\(11),
      R => SR(0)
    );
\int_in0_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(15),
      Q => \^int_in0_v_reg[63]_0\(12),
      R => SR(0)
    );
\int_in0_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(16),
      Q => \^int_in0_v_reg[63]_0\(13),
      R => SR(0)
    );
\int_in0_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(17),
      Q => \^int_in0_v_reg[63]_0\(14),
      R => SR(0)
    );
\int_in0_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(18),
      Q => \^int_in0_v_reg[63]_0\(15),
      R => SR(0)
    );
\int_in0_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(19),
      Q => \^int_in0_v_reg[63]_0\(16),
      R => SR(0)
    );
\int_in0_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(1),
      Q => in0_V(1),
      R => SR(0)
    );
\int_in0_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(20),
      Q => \^int_in0_v_reg[63]_0\(17),
      R => SR(0)
    );
\int_in0_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(21),
      Q => \^int_in0_v_reg[63]_0\(18),
      R => SR(0)
    );
\int_in0_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(22),
      Q => \^int_in0_v_reg[63]_0\(19),
      R => SR(0)
    );
\int_in0_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(23),
      Q => \^int_in0_v_reg[63]_0\(20),
      R => SR(0)
    );
\int_in0_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(24),
      Q => \^int_in0_v_reg[63]_0\(21),
      R => SR(0)
    );
\int_in0_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(25),
      Q => \^int_in0_v_reg[63]_0\(22),
      R => SR(0)
    );
\int_in0_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(26),
      Q => \^int_in0_v_reg[63]_0\(23),
      R => SR(0)
    );
\int_in0_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(27),
      Q => \^int_in0_v_reg[63]_0\(24),
      R => SR(0)
    );
\int_in0_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(28),
      Q => \^int_in0_v_reg[63]_0\(25),
      R => SR(0)
    );
\int_in0_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(29),
      Q => \^int_in0_v_reg[63]_0\(26),
      R => SR(0)
    );
\int_in0_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(2),
      Q => in0_V(2),
      R => SR(0)
    );
\int_in0_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(30),
      Q => \^int_in0_v_reg[63]_0\(27),
      R => SR(0)
    );
\int_in0_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(31),
      Q => \^int_in0_v_reg[63]_0\(28),
      R => SR(0)
    );
\int_in0_V_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(0),
      Q => \^int_in0_v_reg[63]_0\(29),
      R => SR(0)
    );
\int_in0_V_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(1),
      Q => \^int_in0_v_reg[63]_0\(30),
      R => SR(0)
    );
\int_in0_V_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(2),
      Q => \^int_in0_v_reg[63]_0\(31),
      R => SR(0)
    );
\int_in0_V_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(3),
      Q => \^int_in0_v_reg[63]_0\(32),
      R => SR(0)
    );
\int_in0_V_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(4),
      Q => \^int_in0_v_reg[63]_0\(33),
      R => SR(0)
    );
\int_in0_V_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(5),
      Q => \^int_in0_v_reg[63]_0\(34),
      R => SR(0)
    );
\int_in0_V_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(6),
      Q => \^int_in0_v_reg[63]_0\(35),
      R => SR(0)
    );
\int_in0_V_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(7),
      Q => \^int_in0_v_reg[63]_0\(36),
      R => SR(0)
    );
\int_in0_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(3),
      Q => \^int_in0_v_reg[63]_0\(0),
      R => SR(0)
    );
\int_in0_V_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(8),
      Q => \^int_in0_v_reg[63]_0\(37),
      R => SR(0)
    );
\int_in0_V_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(9),
      Q => \^int_in0_v_reg[63]_0\(38),
      R => SR(0)
    );
\int_in0_V_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(10),
      Q => \^int_in0_v_reg[63]_0\(39),
      R => SR(0)
    );
\int_in0_V_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(11),
      Q => \^int_in0_v_reg[63]_0\(40),
      R => SR(0)
    );
\int_in0_V_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(12),
      Q => \^int_in0_v_reg[63]_0\(41),
      R => SR(0)
    );
\int_in0_V_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(13),
      Q => \^int_in0_v_reg[63]_0\(42),
      R => SR(0)
    );
\int_in0_V_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(14),
      Q => \^int_in0_v_reg[63]_0\(43),
      R => SR(0)
    );
\int_in0_V_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(15),
      Q => \^int_in0_v_reg[63]_0\(44),
      R => SR(0)
    );
\int_in0_V_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(16),
      Q => \^int_in0_v_reg[63]_0\(45),
      R => SR(0)
    );
\int_in0_V_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(17),
      Q => \^int_in0_v_reg[63]_0\(46),
      R => SR(0)
    );
\int_in0_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(4),
      Q => \^int_in0_v_reg[63]_0\(1),
      R => SR(0)
    );
\int_in0_V_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(18),
      Q => \^int_in0_v_reg[63]_0\(47),
      R => SR(0)
    );
\int_in0_V_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(19),
      Q => \^int_in0_v_reg[63]_0\(48),
      R => SR(0)
    );
\int_in0_V_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(20),
      Q => \^int_in0_v_reg[63]_0\(49),
      R => SR(0)
    );
\int_in0_V_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(21),
      Q => \^int_in0_v_reg[63]_0\(50),
      R => SR(0)
    );
\int_in0_V_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(22),
      Q => \^int_in0_v_reg[63]_0\(51),
      R => SR(0)
    );
\int_in0_V_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(23),
      Q => \^int_in0_v_reg[63]_0\(52),
      R => SR(0)
    );
\int_in0_V_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(24),
      Q => \^int_in0_v_reg[63]_0\(53),
      R => SR(0)
    );
\int_in0_V_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(25),
      Q => \^int_in0_v_reg[63]_0\(54),
      R => SR(0)
    );
\int_in0_V_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(26),
      Q => \^int_in0_v_reg[63]_0\(55),
      R => SR(0)
    );
\int_in0_V_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(27),
      Q => \^int_in0_v_reg[63]_0\(56),
      R => SR(0)
    );
\int_in0_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(5),
      Q => \^int_in0_v_reg[63]_0\(2),
      R => SR(0)
    );
\int_in0_V_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(28),
      Q => \^int_in0_v_reg[63]_0\(57),
      R => SR(0)
    );
\int_in0_V_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(29),
      Q => \^int_in0_v_reg[63]_0\(58),
      R => SR(0)
    );
\int_in0_V_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(30),
      Q => \^int_in0_v_reg[63]_0\(59),
      R => SR(0)
    );
\int_in0_V_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[63]_i_1_n_0\,
      D => int_in0_V_reg0(31),
      Q => \^int_in0_v_reg[63]_0\(60),
      R => SR(0)
    );
\int_in0_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(6),
      Q => \^int_in0_v_reg[63]_0\(3),
      R => SR(0)
    );
\int_in0_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(7),
      Q => \^int_in0_v_reg[63]_0\(4),
      R => SR(0)
    );
\int_in0_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(8),
      Q => \^int_in0_v_reg[63]_0\(5),
      R => SR(0)
    );
\int_in0_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_in0_V[31]_i_1_n_0\,
      D => int_in0_V_reg02_out(9),
      Q => \^int_in0_v_reg[63]_0\(6),
      R => SR(0)
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => int_gie_reg_n_0,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => int_interrupt_reg_n_0,
      R => SR(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7777778F888888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_isr_reg[0]_0\,
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => \int_isr_reg[0]_1\(0),
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_control_WVALID,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => Q(0),
      I3 => CO(0),
      I4 => p_0_in,
      I5 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => SR(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => SR(0)
    );
\int_numReps[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_numreps_reg[31]_0\(0),
      O => int_numReps0(0)
    );
\int_numReps[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_numreps_reg[31]_0\(10),
      O => int_numReps0(10)
    );
\int_numReps[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_numreps_reg[31]_0\(11),
      O => int_numReps0(11)
    );
\int_numReps[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_numreps_reg[31]_0\(12),
      O => int_numReps0(12)
    );
\int_numReps[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_numreps_reg[31]_0\(13),
      O => int_numReps0(13)
    );
\int_numReps[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_numreps_reg[31]_0\(14),
      O => int_numReps0(14)
    );
\int_numReps[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_numreps_reg[31]_0\(15),
      O => int_numReps0(15)
    );
\int_numReps[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_numreps_reg[31]_0\(16),
      O => int_numReps0(16)
    );
\int_numReps[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_numreps_reg[31]_0\(17),
      O => int_numReps0(17)
    );
\int_numReps[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_numreps_reg[31]_0\(18),
      O => int_numReps0(18)
    );
\int_numReps[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_numreps_reg[31]_0\(19),
      O => int_numReps0(19)
    );
\int_numReps[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_numreps_reg[31]_0\(1),
      O => int_numReps0(1)
    );
\int_numReps[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_numreps_reg[31]_0\(20),
      O => int_numReps0(20)
    );
\int_numReps[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_numreps_reg[31]_0\(21),
      O => int_numReps0(21)
    );
\int_numReps[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_numreps_reg[31]_0\(22),
      O => int_numReps0(22)
    );
\int_numReps[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_numreps_reg[31]_0\(23),
      O => int_numReps0(23)
    );
\int_numReps[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_numreps_reg[31]_0\(24),
      O => int_numReps0(24)
    );
\int_numReps[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_numreps_reg[31]_0\(25),
      O => int_numReps0(25)
    );
\int_numReps[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_numreps_reg[31]_0\(26),
      O => int_numReps0(26)
    );
\int_numReps[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_numreps_reg[31]_0\(27),
      O => int_numReps0(27)
    );
\int_numReps[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_numreps_reg[31]_0\(28),
      O => int_numReps0(28)
    );
\int_numReps[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_numreps_reg[31]_0\(29),
      O => int_numReps0(29)
    );
\int_numReps[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_numreps_reg[31]_0\(2),
      O => int_numReps0(2)
    );
\int_numReps[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_numreps_reg[31]_0\(30),
      O => int_numReps0(30)
    );
\int_numReps[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_control_WVALID,
      O => \int_numReps[31]_i_1_n_0\
    );
\int_numReps[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_numreps_reg[31]_0\(31),
      O => int_numReps0(31)
    );
\int_numReps[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_numreps_reg[31]_0\(3),
      O => int_numReps0(3)
    );
\int_numReps[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_numreps_reg[31]_0\(4),
      O => int_numReps0(4)
    );
\int_numReps[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_numreps_reg[31]_0\(5),
      O => int_numReps0(5)
    );
\int_numReps[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_numreps_reg[31]_0\(6),
      O => int_numReps0(6)
    );
\int_numReps[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_numreps_reg[31]_0\(7),
      O => int_numReps0(7)
    );
\int_numReps[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_numreps_reg[31]_0\(8),
      O => int_numReps0(8)
    );
\int_numReps[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_numreps_reg[31]_0\(9),
      O => int_numReps0(9)
    );
\int_numReps_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(0),
      Q => \^int_numreps_reg[31]_0\(0),
      R => SR(0)
    );
\int_numReps_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(10),
      Q => \^int_numreps_reg[31]_0\(10),
      R => SR(0)
    );
\int_numReps_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(11),
      Q => \^int_numreps_reg[31]_0\(11),
      R => SR(0)
    );
\int_numReps_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(12),
      Q => \^int_numreps_reg[31]_0\(12),
      R => SR(0)
    );
\int_numReps_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(13),
      Q => \^int_numreps_reg[31]_0\(13),
      R => SR(0)
    );
\int_numReps_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(14),
      Q => \^int_numreps_reg[31]_0\(14),
      R => SR(0)
    );
\int_numReps_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(15),
      Q => \^int_numreps_reg[31]_0\(15),
      R => SR(0)
    );
\int_numReps_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(16),
      Q => \^int_numreps_reg[31]_0\(16),
      R => SR(0)
    );
\int_numReps_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(17),
      Q => \^int_numreps_reg[31]_0\(17),
      R => SR(0)
    );
\int_numReps_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(18),
      Q => \^int_numreps_reg[31]_0\(18),
      R => SR(0)
    );
\int_numReps_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(19),
      Q => \^int_numreps_reg[31]_0\(19),
      R => SR(0)
    );
\int_numReps_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(1),
      Q => \^int_numreps_reg[31]_0\(1),
      R => SR(0)
    );
\int_numReps_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(20),
      Q => \^int_numreps_reg[31]_0\(20),
      R => SR(0)
    );
\int_numReps_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(21),
      Q => \^int_numreps_reg[31]_0\(21),
      R => SR(0)
    );
\int_numReps_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(22),
      Q => \^int_numreps_reg[31]_0\(22),
      R => SR(0)
    );
\int_numReps_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(23),
      Q => \^int_numreps_reg[31]_0\(23),
      R => SR(0)
    );
\int_numReps_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(24),
      Q => \^int_numreps_reg[31]_0\(24),
      R => SR(0)
    );
\int_numReps_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(25),
      Q => \^int_numreps_reg[31]_0\(25),
      R => SR(0)
    );
\int_numReps_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(26),
      Q => \^int_numreps_reg[31]_0\(26),
      R => SR(0)
    );
\int_numReps_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(27),
      Q => \^int_numreps_reg[31]_0\(27),
      R => SR(0)
    );
\int_numReps_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(28),
      Q => \^int_numreps_reg[31]_0\(28),
      R => SR(0)
    );
\int_numReps_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(29),
      Q => \^int_numreps_reg[31]_0\(29),
      R => SR(0)
    );
\int_numReps_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(2),
      Q => \^int_numreps_reg[31]_0\(2),
      R => SR(0)
    );
\int_numReps_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(30),
      Q => \^int_numreps_reg[31]_0\(30),
      R => SR(0)
    );
\int_numReps_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(31),
      Q => \^int_numreps_reg[31]_0\(31),
      R => SR(0)
    );
\int_numReps_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(3),
      Q => \^int_numreps_reg[31]_0\(3),
      R => SR(0)
    );
\int_numReps_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(4),
      Q => \^int_numreps_reg[31]_0\(4),
      R => SR(0)
    );
\int_numReps_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(5),
      Q => \^int_numreps_reg[31]_0\(5),
      R => SR(0)
    );
\int_numReps_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(6),
      Q => \^int_numreps_reg[31]_0\(6),
      R => SR(0)
    );
\int_numReps_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(7),
      Q => \^int_numreps_reg[31]_0\(7),
      R => SR(0)
    );
\int_numReps_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(8),
      Q => \^int_numreps_reg[31]_0\(8),
      R => SR(0)
    );
\int_numReps_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_numReps[31]_i_1_n_0\,
      D => int_numReps0(9),
      Q => \^int_numreps_reg[31]_0\(9),
      R => SR(0)
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_ARVALID,
      I3 => task_ap_done,
      I4 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => \int_task_ap_done__0\,
      R => SR(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAAAAAAAEAAAAA"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => in0_V(0),
      I2 => \rdata[1]_i_3_n_0\,
      I3 => \rdata[1]_i_4_n_0\,
      I4 => \rdata[1]_i_5_n_0\,
      I5 => \^mem2stream_batch_64u_784u_u0_ap_start\,
      O => \p_0_in__0\(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8000800"
    )
        port map (
      I0 => \^int_numreps_reg[31]_0\(0),
      I1 => \rdata[1]_i_5_n_0\,
      I2 => \rdata[1]_i_4_n_0\,
      I3 => \rdata[1]_i_7_n_0\,
      I4 => \int_ier_reg_n_0_[0]\,
      I5 => \rdata[0]_i_3_n_0\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000222200003000"
    )
        port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => \rdata[1]_i_5_n_0\,
      I2 => \int_isr_reg_n_0_[0]\,
      I3 => \rdata[1]_i_4_n_0\,
      I4 => s_axi_control_ARADDR(5),
      I5 => \rdata[1]_i_8_n_0\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(4),
      I4 => \^int_in0_v_reg[63]_0\(29),
      O => \rdata[0]_i_4_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(39),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(10),
      I4 => \^int_in0_v_reg[63]_0\(7),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(40),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(11),
      I4 => \^int_in0_v_reg[63]_0\(8),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(41),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(12),
      I4 => \^int_in0_v_reg[63]_0\(9),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(42),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(13),
      I4 => \^int_in0_v_reg[63]_0\(10),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(43),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(14),
      I4 => \^int_in0_v_reg[63]_0\(11),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(44),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(15),
      I4 => \^int_in0_v_reg[63]_0\(12),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(45),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(16),
      I4 => \^int_in0_v_reg[63]_0\(13),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(46),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(17),
      I4 => \^int_in0_v_reg[63]_0\(14),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(47),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(18),
      I4 => \^int_in0_v_reg[63]_0\(15),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(48),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(19),
      I4 => \^int_in0_v_reg[63]_0\(16),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAAAAAAAEAAAAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => in0_V(1),
      I2 => \rdata[1]_i_3_n_0\,
      I3 => \rdata[1]_i_4_n_0\,
      I4 => \rdata[1]_i_5_n_0\,
      I5 => \int_task_ap_done__0\,
      O => \p_0_in__0\(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEEAAAAAAAEAAA"
    )
        port map (
      I0 => \rdata[1]_i_6_n_0\,
      I1 => \rdata[1]_i_7_n_0\,
      I2 => \rdata[1]_i_4_n_0\,
      I3 => \int_isr_reg_n_0_[1]\,
      I4 => \rdata[1]_i_5_n_0\,
      I5 => \^int_numreps_reg[31]_0\(1),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(5),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000111"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[1]_i_5_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000800000008"
    )
        port map (
      I0 => \^int_in0_v_reg[63]_0\(30),
      I1 => \rdata[1]_i_8_n_0\,
      I2 => s_axi_control_ARADDR(5),
      I3 => \rdata[1]_i_4_n_0\,
      I4 => \rdata[1]_i_5_n_0\,
      I5 => p_0_in,
      O => \rdata[1]_i_6_n_0\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(5),
      O => \rdata[1]_i_7_n_0\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(3),
      O => \rdata[1]_i_8_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(49),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(20),
      I4 => \^int_in0_v_reg[63]_0\(17),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(50),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(21),
      I4 => \^int_in0_v_reg[63]_0\(18),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(51),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(22),
      I4 => \^int_in0_v_reg[63]_0\(19),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(52),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(23),
      I4 => \^int_in0_v_reg[63]_0\(20),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(53),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(24),
      I4 => \^int_in0_v_reg[63]_0\(21),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(54),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(25),
      I4 => \^int_in0_v_reg[63]_0\(22),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(55),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(26),
      I4 => \^int_in0_v_reg[63]_0\(23),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(56),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(27),
      I4 => \^int_in0_v_reg[63]_0\(24),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(57),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(28),
      I4 => \^int_in0_v_reg[63]_0\(25),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(58),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(29),
      I4 => \^int_in0_v_reg[63]_0\(26),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \^p_3_in\(0),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => in0_V(2),
      I4 => \rdata[2]_i_2_n_0\,
      O => \p_0_in__0\(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^int_in0_v_reg[63]_0\(31),
      I1 => \rdata[31]_i_3_n_0\,
      I2 => \^int_numreps_reg[31]_0\(2),
      I3 => \rdata[31]_i_4_n_0\,
      O => \rdata[2]_i_2_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(59),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(30),
      I4 => \^int_in0_v_reg[63]_0\(27),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(60),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(31),
      I4 => \^int_in0_v_reg[63]_0\(28),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \int_ap_ready__0\,
      I2 => \rdata[31]_i_5_n_0\,
      I3 => \^int_in0_v_reg[63]_0\(0),
      I4 => \rdata[3]_i_2_n_0\,
      O => \p_0_in__0\(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^int_in0_v_reg[63]_0\(32),
      I1 => \rdata[31]_i_3_n_0\,
      I2 => \^int_numreps_reg[31]_0\(3),
      I3 => \rdata[31]_i_4_n_0\,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(33),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(4),
      I4 => \^int_in0_v_reg[63]_0\(1),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(34),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(5),
      I4 => \^int_in0_v_reg[63]_0\(2),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(35),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(6),
      I4 => \^int_in0_v_reg[63]_0\(3),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \^p_3_in\(1),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => \^int_in0_v_reg[63]_0\(4),
      I4 => \rdata[7]_i_2_n_0\,
      O => \p_0_in__0\(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^int_in0_v_reg[63]_0\(36),
      I1 => \rdata[31]_i_3_n_0\,
      I2 => \^int_numreps_reg[31]_0\(7),
      I3 => \rdata[31]_i_4_n_0\,
      O => \rdata[7]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \^int_in0_v_reg[63]_0\(37),
      I2 => \rdata[31]_i_4_n_0\,
      I3 => \^int_numreps_reg[31]_0\(8),
      I4 => \^int_in0_v_reg[63]_0\(5),
      I5 => \rdata[31]_i_5_n_0\,
      O => \p_0_in__0\(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => int_interrupt_reg_n_0,
      I2 => \rdata[31]_i_5_n_0\,
      I3 => \^int_in0_v_reg[63]_0\(6),
      I4 => \rdata[9]_i_3_n_0\,
      O => \p_0_in__0\(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^int_in0_v_reg[63]_0\(38),
      I1 => \rdata[31]_i_3_n_0\,
      I2 => \^int_numreps_reg[31]_0\(9),
      I3 => \rdata[31]_i_4_n_0\,
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \p_0_in__0\(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[1][27]_0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Mem2Stream_Batch_64u_784u_U0_numReps_c_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_clk : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S_ShiftReg : entity is "StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S_ShiftReg";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S_ShiftReg;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S_ShiftReg is
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \numReps_1_reg_99[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[10]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[11]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[12]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[13]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[14]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[15]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[16]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[17]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[18]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[19]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[20]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[21]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[22]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[23]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[24]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[25]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[26]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[27]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[3]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[4]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[5]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[7]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[8]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \numReps_1_reg_99[9]_i_1\ : label is "soft_lutpair209";
begin
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(10),
      Q => \SRL_SIG_reg[1]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(11),
      Q => \SRL_SIG_reg[1]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(12),
      Q => \SRL_SIG_reg[1]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(13),
      Q => \SRL_SIG_reg[1]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(14),
      Q => \SRL_SIG_reg[1]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(15),
      Q => \SRL_SIG_reg[1]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(16),
      Q => \SRL_SIG_reg[1]_2\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(17),
      Q => \SRL_SIG_reg[1]_2\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(18),
      Q => \SRL_SIG_reg[1]_2\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(19),
      Q => \SRL_SIG_reg[1]_2\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(20),
      Q => \SRL_SIG_reg[1]_2\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(21),
      Q => \SRL_SIG_reg[1]_2\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(22),
      Q => \SRL_SIG_reg[1]_2\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(23),
      Q => \SRL_SIG_reg[1]_2\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(24),
      Q => \SRL_SIG_reg[1]_2\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(25),
      Q => \SRL_SIG_reg[1]_2\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(26),
      Q => \SRL_SIG_reg[1]_2\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(27),
      Q => \SRL_SIG_reg[1]_2\(27),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(8),
      Q => \SRL_SIG_reg[1]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      D => D(9),
      Q => \SRL_SIG_reg[1]_2\(9),
      R => '0'
    );
\numReps_1_reg_99[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => D(0),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(0)
    );
\numReps_1_reg_99[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(10),
      I1 => D(10),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(10)
    );
\numReps_1_reg_99[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(11),
      I1 => D(11),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(11)
    );
\numReps_1_reg_99[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(12),
      I1 => D(12),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(12)
    );
\numReps_1_reg_99[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(13),
      I1 => D(13),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(13)
    );
\numReps_1_reg_99[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(14),
      I1 => D(14),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(14)
    );
\numReps_1_reg_99[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(15),
      I1 => D(15),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(15)
    );
\numReps_1_reg_99[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(16),
      I1 => D(16),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(16)
    );
\numReps_1_reg_99[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(17),
      I1 => D(17),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(17)
    );
\numReps_1_reg_99[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(18),
      I1 => D(18),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(18)
    );
\numReps_1_reg_99[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(19),
      I1 => D(19),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(19)
    );
\numReps_1_reg_99[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => D(1),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(1)
    );
\numReps_1_reg_99[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(20),
      I1 => D(20),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(20)
    );
\numReps_1_reg_99[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(21),
      I1 => D(21),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(21)
    );
\numReps_1_reg_99[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(22),
      I1 => D(22),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(22)
    );
\numReps_1_reg_99[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(23),
      I1 => D(23),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(23)
    );
\numReps_1_reg_99[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(24),
      I1 => D(24),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(24)
    );
\numReps_1_reg_99[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(25),
      I1 => D(25),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(25)
    );
\numReps_1_reg_99[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(26),
      I1 => D(26),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(26)
    );
\numReps_1_reg_99[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(27),
      I1 => D(27),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(27)
    );
\numReps_1_reg_99[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => D(2),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(2)
    );
\numReps_1_reg_99[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => D(3),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(3)
    );
\numReps_1_reg_99[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => D(4),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(4)
    );
\numReps_1_reg_99[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => D(5),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(5)
    );
\numReps_1_reg_99[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => D(6),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(6)
    );
\numReps_1_reg_99[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => D(7),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(7)
    );
\numReps_1_reg_99[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(8),
      I1 => D(8),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(8)
    );
\numReps_1_reg_99[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(9),
      I1 => D(9),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][27]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][63]_0\ : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \ei_fu_44_reg[55]\ : in STD_LOGIC;
    \ei_fu_44_reg[55]_0\ : in STD_LOGIC;
    grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID : in STD_LOGIC;
    \ei_fu_44_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S_ShiftReg : entity is "StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S_ShiftReg";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S_ShiftReg;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S_ShiftReg is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 63 downto 8 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \SRL_SIG_reg[0][7]_0\(7 downto 0) <= \^srl_sig_reg[0][7]_0\(7 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^srl_sig_reg[0][7]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^srl_sig_reg[0][7]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \^srl_sig_reg[0][7]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \SRL_SIG_reg[0]_0\(32),
      R => '0'
    );
\SRL_SIG_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \SRL_SIG_reg[0]_0\(33),
      R => '0'
    );
\SRL_SIG_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \SRL_SIG_reg[0]_0\(34),
      R => '0'
    );
\SRL_SIG_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \SRL_SIG_reg[0]_0\(35),
      R => '0'
    );
\SRL_SIG_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \SRL_SIG_reg[0]_0\(36),
      R => '0'
    );
\SRL_SIG_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \SRL_SIG_reg[0]_0\(37),
      R => '0'
    );
\SRL_SIG_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \SRL_SIG_reg[0]_0\(38),
      R => '0'
    );
\SRL_SIG_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \SRL_SIG_reg[0]_0\(39),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \^srl_sig_reg[0][7]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \SRL_SIG_reg[0]_0\(40),
      R => '0'
    );
\SRL_SIG_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \SRL_SIG_reg[0]_0\(41),
      R => '0'
    );
\SRL_SIG_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \SRL_SIG_reg[0]_0\(42),
      R => '0'
    );
\SRL_SIG_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \SRL_SIG_reg[0]_0\(43),
      R => '0'
    );
\SRL_SIG_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \SRL_SIG_reg[0]_0\(44),
      R => '0'
    );
\SRL_SIG_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \SRL_SIG_reg[0]_0\(45),
      R => '0'
    );
\SRL_SIG_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \SRL_SIG_reg[0]_0\(46),
      R => '0'
    );
\SRL_SIG_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \SRL_SIG_reg[0]_0\(47),
      R => '0'
    );
\SRL_SIG_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \SRL_SIG_reg[0]_0\(48),
      R => '0'
    );
\SRL_SIG_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \SRL_SIG_reg[0]_0\(49),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^srl_sig_reg[0][7]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \SRL_SIG_reg[0]_0\(50),
      R => '0'
    );
\SRL_SIG_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \SRL_SIG_reg[0]_0\(51),
      R => '0'
    );
\SRL_SIG_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \SRL_SIG_reg[0]_0\(52),
      R => '0'
    );
\SRL_SIG_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \SRL_SIG_reg[0]_0\(53),
      R => '0'
    );
\SRL_SIG_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \SRL_SIG_reg[0]_0\(54),
      R => '0'
    );
\SRL_SIG_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \SRL_SIG_reg[0]_0\(55),
      R => '0'
    );
\SRL_SIG_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \SRL_SIG_reg[0]_0\(56),
      R => '0'
    );
\SRL_SIG_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \SRL_SIG_reg[0]_0\(57),
      R => '0'
    );
\SRL_SIG_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \SRL_SIG_reg[0]_0\(58),
      R => '0'
    );
\SRL_SIG_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \SRL_SIG_reg[0]_0\(59),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \^srl_sig_reg[0][7]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \SRL_SIG_reg[0]_0\(60),
      R => '0'
    );
\SRL_SIG_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \SRL_SIG_reg[0]_0\(61),
      R => '0'
    );
\SRL_SIG_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \SRL_SIG_reg[0]_0\(62),
      R => '0'
    );
\SRL_SIG_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \SRL_SIG_reg[0]_0\(63),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \^srl_sig_reg[0][7]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \^srl_sig_reg[0][7]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(32),
      Q => \SRL_SIG_reg[1]_1\(32),
      R => '0'
    );
\SRL_SIG_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(33),
      Q => \SRL_SIG_reg[1]_1\(33),
      R => '0'
    );
\SRL_SIG_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(34),
      Q => \SRL_SIG_reg[1]_1\(34),
      R => '0'
    );
\SRL_SIG_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(35),
      Q => \SRL_SIG_reg[1]_1\(35),
      R => '0'
    );
\SRL_SIG_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(36),
      Q => \SRL_SIG_reg[1]_1\(36),
      R => '0'
    );
\SRL_SIG_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(37),
      Q => \SRL_SIG_reg[1]_1\(37),
      R => '0'
    );
\SRL_SIG_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(38),
      Q => \SRL_SIG_reg[1]_1\(38),
      R => '0'
    );
\SRL_SIG_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(39),
      Q => \SRL_SIG_reg[1]_1\(39),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(40),
      Q => \SRL_SIG_reg[1]_1\(40),
      R => '0'
    );
\SRL_SIG_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(41),
      Q => \SRL_SIG_reg[1]_1\(41),
      R => '0'
    );
\SRL_SIG_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(42),
      Q => \SRL_SIG_reg[1]_1\(42),
      R => '0'
    );
\SRL_SIG_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(43),
      Q => \SRL_SIG_reg[1]_1\(43),
      R => '0'
    );
\SRL_SIG_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(44),
      Q => \SRL_SIG_reg[1]_1\(44),
      R => '0'
    );
\SRL_SIG_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(45),
      Q => \SRL_SIG_reg[1]_1\(45),
      R => '0'
    );
\SRL_SIG_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(46),
      Q => \SRL_SIG_reg[1]_1\(46),
      R => '0'
    );
\SRL_SIG_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(47),
      Q => \SRL_SIG_reg[1]_1\(47),
      R => '0'
    );
\SRL_SIG_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(48),
      Q => \SRL_SIG_reg[1]_1\(48),
      R => '0'
    );
\SRL_SIG_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(49),
      Q => \SRL_SIG_reg[1]_1\(49),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(50),
      Q => \SRL_SIG_reg[1]_1\(50),
      R => '0'
    );
\SRL_SIG_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(51),
      Q => \SRL_SIG_reg[1]_1\(51),
      R => '0'
    );
\SRL_SIG_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(52),
      Q => \SRL_SIG_reg[1]_1\(52),
      R => '0'
    );
\SRL_SIG_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(53),
      Q => \SRL_SIG_reg[1]_1\(53),
      R => '0'
    );
\SRL_SIG_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(54),
      Q => \SRL_SIG_reg[1]_1\(54),
      R => '0'
    );
\SRL_SIG_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(55),
      Q => \SRL_SIG_reg[1]_1\(55),
      R => '0'
    );
\SRL_SIG_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(56),
      Q => \SRL_SIG_reg[1]_1\(56),
      R => '0'
    );
\SRL_SIG_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(57),
      Q => \SRL_SIG_reg[1]_1\(57),
      R => '0'
    );
\SRL_SIG_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(58),
      Q => \SRL_SIG_reg[1]_1\(58),
      R => '0'
    );
\SRL_SIG_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(59),
      Q => \SRL_SIG_reg[1]_1\(59),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(60),
      Q => \SRL_SIG_reg[1]_1\(60),
      R => '0'
    );
\SRL_SIG_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(61),
      Q => \SRL_SIG_reg[1]_1\(61),
      R => '0'
    );
\SRL_SIG_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(62),
      Q => \SRL_SIG_reg[1]_1\(62),
      R => '0'
    );
\SRL_SIG_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(63),
      Q => \SRL_SIG_reg[1]_1\(63),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ei_fu_44[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(0),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(0)
    );
\ei_fu_44[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(10),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \SRL_SIG_reg[1]_1\(18),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(10)
    );
\ei_fu_44[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(11),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(11)
    );
\ei_fu_44[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(12),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \SRL_SIG_reg[1]_1\(20),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(12)
    );
\ei_fu_44[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(13),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(13)
    );
\ei_fu_44[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(14),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \SRL_SIG_reg[1]_1\(22),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(14)
    );
\ei_fu_44[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(15),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(15)
    );
\ei_fu_44[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(16),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \SRL_SIG_reg[1]_1\(24),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(16)
    );
\ei_fu_44[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(17),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \SRL_SIG_reg[1]_1\(25),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(17)
    );
\ei_fu_44[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(18),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \SRL_SIG_reg[1]_1\(26),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(18)
    );
\ei_fu_44[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(19),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \SRL_SIG_reg[1]_1\(27),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(19)
    );
\ei_fu_44[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(1),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(1)
    );
\ei_fu_44[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(20),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \SRL_SIG_reg[1]_1\(28),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(20)
    );
\ei_fu_44[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(21),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \SRL_SIG_reg[1]_1\(29),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(21)
    );
\ei_fu_44[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(22),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \SRL_SIG_reg[1]_1\(30),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(22)
    );
\ei_fu_44[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(23),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \SRL_SIG_reg[1]_1\(31),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(23)
    );
\ei_fu_44[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(24),
      I1 => \SRL_SIG_reg[0]_0\(32),
      I2 => \SRL_SIG_reg[1]_1\(32),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(24)
    );
\ei_fu_44[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(25),
      I1 => \SRL_SIG_reg[0]_0\(33),
      I2 => \SRL_SIG_reg[1]_1\(33),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(25)
    );
\ei_fu_44[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(26),
      I1 => \SRL_SIG_reg[0]_0\(34),
      I2 => \SRL_SIG_reg[1]_1\(34),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(26)
    );
\ei_fu_44[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(27),
      I1 => \SRL_SIG_reg[0]_0\(35),
      I2 => \SRL_SIG_reg[1]_1\(35),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(27)
    );
\ei_fu_44[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(28),
      I1 => \SRL_SIG_reg[0]_0\(36),
      I2 => \SRL_SIG_reg[1]_1\(36),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(28)
    );
\ei_fu_44[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(29),
      I1 => \SRL_SIG_reg[0]_0\(37),
      I2 => \SRL_SIG_reg[1]_1\(37),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(29)
    );
\ei_fu_44[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(2),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(2)
    );
\ei_fu_44[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(30),
      I1 => \SRL_SIG_reg[0]_0\(38),
      I2 => \SRL_SIG_reg[1]_1\(38),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(30)
    );
\ei_fu_44[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(31),
      I1 => \SRL_SIG_reg[0]_0\(39),
      I2 => \SRL_SIG_reg[1]_1\(39),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(31)
    );
\ei_fu_44[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(32),
      I1 => \SRL_SIG_reg[0]_0\(40),
      I2 => \SRL_SIG_reg[1]_1\(40),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(32)
    );
\ei_fu_44[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(33),
      I1 => \SRL_SIG_reg[0]_0\(41),
      I2 => \SRL_SIG_reg[1]_1\(41),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(33)
    );
\ei_fu_44[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(34),
      I1 => \SRL_SIG_reg[0]_0\(42),
      I2 => \SRL_SIG_reg[1]_1\(42),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(34)
    );
\ei_fu_44[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(35),
      I1 => \SRL_SIG_reg[0]_0\(43),
      I2 => \SRL_SIG_reg[1]_1\(43),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(35)
    );
\ei_fu_44[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(36),
      I1 => \SRL_SIG_reg[0]_0\(44),
      I2 => \SRL_SIG_reg[1]_1\(44),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(36)
    );
\ei_fu_44[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(37),
      I1 => \SRL_SIG_reg[0]_0\(45),
      I2 => \SRL_SIG_reg[1]_1\(45),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(37)
    );
\ei_fu_44[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(38),
      I1 => \SRL_SIG_reg[0]_0\(46),
      I2 => \SRL_SIG_reg[1]_1\(46),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(38)
    );
\ei_fu_44[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(39),
      I1 => \SRL_SIG_reg[0]_0\(47),
      I2 => \SRL_SIG_reg[1]_1\(47),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(39)
    );
\ei_fu_44[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(3),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(3)
    );
\ei_fu_44[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(40),
      I1 => \SRL_SIG_reg[0]_0\(48),
      I2 => \SRL_SIG_reg[1]_1\(48),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(40)
    );
\ei_fu_44[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(41),
      I1 => \SRL_SIG_reg[0]_0\(49),
      I2 => \SRL_SIG_reg[1]_1\(49),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(41)
    );
\ei_fu_44[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(42),
      I1 => \SRL_SIG_reg[0]_0\(50),
      I2 => \SRL_SIG_reg[1]_1\(50),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(42)
    );
\ei_fu_44[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(43),
      I1 => \SRL_SIG_reg[0]_0\(51),
      I2 => \SRL_SIG_reg[1]_1\(51),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(43)
    );
\ei_fu_44[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(44),
      I1 => \SRL_SIG_reg[0]_0\(52),
      I2 => \SRL_SIG_reg[1]_1\(52),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(44)
    );
\ei_fu_44[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(45),
      I1 => \SRL_SIG_reg[0]_0\(53),
      I2 => \SRL_SIG_reg[1]_1\(53),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(45)
    );
\ei_fu_44[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(46),
      I1 => \SRL_SIG_reg[0]_0\(54),
      I2 => \SRL_SIG_reg[1]_1\(54),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(46)
    );
\ei_fu_44[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(47),
      I1 => \SRL_SIG_reg[0]_0\(55),
      I2 => \SRL_SIG_reg[1]_1\(55),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(47)
    );
\ei_fu_44[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(56),
      I1 => \SRL_SIG_reg[0]_0\(56),
      I2 => \ei_fu_44_reg[55]_0\,
      I3 => \ei_fu_44_reg[55]\,
      O => \SRL_SIG_reg[1][63]_0\(48)
    );
\ei_fu_44[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(57),
      I1 => \SRL_SIG_reg[0]_0\(57),
      I2 => \ei_fu_44_reg[55]_0\,
      I3 => \ei_fu_44_reg[55]\,
      O => \SRL_SIG_reg[1][63]_0\(49)
    );
\ei_fu_44[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(4),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \SRL_SIG_reg[1]_1\(12),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(4)
    );
\ei_fu_44[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(58),
      I1 => \SRL_SIG_reg[0]_0\(58),
      I2 => \ei_fu_44_reg[55]_0\,
      I3 => \ei_fu_44_reg[55]\,
      O => \SRL_SIG_reg[1][63]_0\(50)
    );
\ei_fu_44[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(59),
      I1 => \SRL_SIG_reg[0]_0\(59),
      I2 => \ei_fu_44_reg[55]_0\,
      I3 => \ei_fu_44_reg[55]\,
      O => \SRL_SIG_reg[1][63]_0\(51)
    );
\ei_fu_44[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(60),
      I1 => \SRL_SIG_reg[0]_0\(60),
      I2 => \ei_fu_44_reg[55]_0\,
      I3 => \ei_fu_44_reg[55]\,
      O => \SRL_SIG_reg[1][63]_0\(52)
    );
\ei_fu_44[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(61),
      I1 => \SRL_SIG_reg[0]_0\(61),
      I2 => \ei_fu_44_reg[55]_0\,
      I3 => \ei_fu_44_reg[55]\,
      O => \SRL_SIG_reg[1][63]_0\(53)
    );
\ei_fu_44[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(62),
      I1 => \SRL_SIG_reg[0]_0\(62),
      I2 => \ei_fu_44_reg[55]_0\,
      I3 => \ei_fu_44_reg[55]\,
      O => \SRL_SIG_reg[1][63]_0\(54)
    );
\ei_fu_44[55]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(63),
      I1 => \SRL_SIG_reg[0]_0\(63),
      I2 => \ei_fu_44_reg[55]_0\,
      I3 => \ei_fu_44_reg[55]\,
      O => \SRL_SIG_reg[1][63]_0\(55)
    );
\ei_fu_44[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(5),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(5)
    );
\ei_fu_44[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(6),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \SRL_SIG_reg[1]_1\(14),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(6)
    );
\ei_fu_44[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(7),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(7)
    );
\ei_fu_44[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(8),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \SRL_SIG_reg[1]_1\(16),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(8)
    );
\ei_fu_44[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => \ei_fu_44_reg[47]\(9),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => \ei_fu_44_reg[55]\,
      I4 => \ei_fu_44_reg[55]_0\,
      O => \SRL_SIG_reg[1][63]_0\(9)
    );
\out_V_TDATA_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][7]_0\(0),
      I2 => \ei_fu_44_reg[55]\,
      I3 => \ei_fu_44_reg[55]_0\,
      I4 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID,
      O => \SRL_SIG_reg[1][0]_0\
    );
\out_V_TDATA_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][7]_0\(1),
      I2 => \ei_fu_44_reg[55]\,
      I3 => \ei_fu_44_reg[55]_0\,
      I4 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID,
      O => \SRL_SIG_reg[1][1]_0\
    );
\out_V_TDATA_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][7]_0\(2),
      I2 => \ei_fu_44_reg[55]\,
      I3 => \ei_fu_44_reg[55]_0\,
      I4 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID,
      O => \SRL_SIG_reg[1][2]_0\
    );
\out_V_TDATA_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][7]_0\(3),
      I2 => \ei_fu_44_reg[55]\,
      I3 => \ei_fu_44_reg[55]_0\,
      I4 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID,
      O => \SRL_SIG_reg[1][3]_0\
    );
\out_V_TDATA_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][7]_0\(4),
      I2 => \ei_fu_44_reg[55]\,
      I3 => \ei_fu_44_reg[55]_0\,
      I4 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID,
      O => \SRL_SIG_reg[1][4]_0\
    );
\out_V_TDATA_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][7]_0\(5),
      I2 => \ei_fu_44_reg[55]\,
      I3 => \ei_fu_44_reg[55]_0\,
      I4 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID,
      O => \SRL_SIG_reg[1][5]_0\
    );
\out_V_TDATA_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[0][7]_0\(6),
      I2 => \ei_fu_44_reg[55]\,
      I3 => \ei_fu_44_reg[55]_0\,
      I4 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID,
      O => \SRL_SIG_reg[1][6]_0\
    );
\out_V_TDATA_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][7]_0\(7),
      I2 => \ei_fu_44_reg[55]\,
      I3 => \ei_fu_44_reg[55]_0\,
      I4 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID,
      O => \SRL_SIG_reg[1][7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init is
  port (
    empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \icmp_ln526_reg_203_reg[0]\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln529_reg_207_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_fu_48_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_fu_48_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_fu_48_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_o_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \t_fu_52_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_fu_52_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \t_fu_52_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln526_reg_203_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    \o_fu_48_reg[0]\ : in STD_LOGIC;
    \icmp_ln529_reg_207_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln529_reg_207_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln529_reg_207_reg[0]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \o_fu_48_reg[0]_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dma2dwc_empty_n : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \o_fu_48_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \t_fu_52_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \icmp_ln526_fu_106_p2_carry__1\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \o_fu_48_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init : entity is "StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init is
  signal ap_condition_67 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_t_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \^grp_streamingdatawidthconverter_batch_64u_8u_98u_pipeline_vitis_loop_526_1_fu_50_ap_start_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp_ln526_fu_106_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal icmp_ln526_fu_106_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln526_fu_106_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln526_fu_106_p2_carry_i_7_n_0 : STD_LOGIC;
  signal \icmp_ln529_reg_207[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln529_reg_207[0]_i_8_n_0\ : STD_LOGIC;
  signal \o_fu_48[31]_i_2_n_0\ : STD_LOGIC;
  signal \o_fu_48[31]_i_3_n_0\ : STD_LOGIC;
  signal \o_fu_48[31]_i_4_n_0\ : STD_LOGIC;
  signal \o_fu_48[31]_i_6_n_0\ : STD_LOGIC;
  signal \o_fu_48[31]_i_7_n_0\ : STD_LOGIC;
  signal \t_fu_52_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \t_fu_52_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \t_fu_52_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \t_fu_52_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \t_fu_52_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \t_fu_52_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \t_fu_52_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \t_fu_52_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \t_fu_52_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \t_fu_52_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \t_fu_52_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \t_fu_52_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \t_fu_52_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \t_fu_52_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \t_fu_52_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \t_fu_52_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \t_fu_52_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \t_fu_52_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \t_fu_52_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \t_fu_52_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \t_fu_52_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \t_fu_52_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \t_fu_52_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_fu_52_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \t_fu_52_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \t_fu_52_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \t_fu_52_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \t_fu_52_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \t_fu_52_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \t_fu_52_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_t_fu_52_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t_fu_52_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ei_fu_44[55]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of icmp_ln526_fu_106_p2_carry_i_7 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \icmp_ln526_reg_203[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \o_fu_48[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \t_fu_52[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \t_fu_52[31]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \t_fu_52[31]_i_2\ : label is "soft_lutpair46";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \t_fu_52_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \t_fu_52_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \t_fu_52_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \t_fu_52_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \t_fu_52_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \t_fu_52_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \t_fu_52_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \t_fu_52_reg[8]_i_1\ : label is 35;
begin
  empty_n_reg <= \^empty_n_reg\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg_0(0) <= \^grp_streamingdatawidthconverter_batch_64u_8u_98u_pipeline_vitis_loop_526_1_fu_50_ap_start_reg_reg_0\(0);
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDD0D0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \^empty_n_reg\,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040F0F0FFFFFFFFF"
    )
        port map (
      I0 => dma2dwc_empty_n,
      I1 => \icmp_ln529_reg_207_reg[0]_2\,
      I2 => \icmp_ln526_reg_203_reg[0]_0\,
      I3 => out_V_TREADY_int_regslice,
      I4 => Q(1),
      I5 => ap_CS_iter1_fsm_state2,
      O => \^empty_n_reg\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08AA08AA08AA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I3 => \ap_CS_fsm_reg[3]\,
      I4 => Q(2),
      I5 => \ap_CS_fsm_reg[3]_0\,
      O => D(1)
    );
\ap_CS_iter1_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF0F0F0FFFFFFFF"
    )
        port map (
      I0 => dma2dwc_empty_n,
      I1 => \icmp_ln529_reg_207_reg[0]_2\,
      I2 => \icmp_ln526_reg_203_reg[0]_0\,
      I3 => out_V_TREADY_int_regslice,
      I4 => Q(1),
      I5 => ap_CS_iter1_fsm_state2,
      O => \^empty_n_reg_0\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => \^empty_n_reg\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_0\,
      Q => ap_done_cache,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => CO(0),
      I1 => ap_condition_67,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \^empty_n_reg\,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5DFF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => ap_condition_67,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^empty_n_reg\,
      O => \ap_loop_init_int_i_1__1_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\ei_fu_44[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_loop_init_int_reg_0(0)
    );
grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => ap_condition_67,
      I1 => CO(0),
      I2 => Q(0),
      I3 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln526_fu_106_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln526_fu_106_p2_carry__0_i_5_n_0\,
      I1 => \t_fu_52_reg[31]_0\(21),
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln526_fu_106_p2_carry__1\(17),
      O => \t_fu_52_reg[21]\(3)
    );
\icmp_ln526_fu_106_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln526_fu_106_p2_carry__0_i_6_n_0\,
      I1 => \t_fu_52_reg[31]_0\(18),
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln526_fu_106_p2_carry__1\(14),
      O => \t_fu_52_reg[21]\(2)
    );
\icmp_ln526_fu_106_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln526_fu_106_p2_carry__0_i_7_n_0\,
      I1 => \t_fu_52_reg[31]_0\(15),
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln526_fu_106_p2_carry__1\(11),
      O => \t_fu_52_reg[21]\(1)
    );
\icmp_ln526_fu_106_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln526_fu_106_p2_carry__0_i_8_n_0\,
      I1 => \t_fu_52_reg[31]_0\(12),
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln526_fu_106_p2_carry__1\(8),
      O => \t_fu_52_reg[21]\(0)
    );
\icmp_ln526_fu_106_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700807080078000F"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln526_fu_106_p2_carry__1\(18),
      I3 => \icmp_ln526_fu_106_p2_carry__1\(19),
      I4 => \t_fu_52_reg[31]_0\(22),
      I5 => \t_fu_52_reg[31]_0\(23),
      O => \icmp_ln526_fu_106_p2_carry__0_i_5_n_0\
    );
\icmp_ln526_fu_106_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700807080078000F"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln526_fu_106_p2_carry__1\(15),
      I3 => \icmp_ln526_fu_106_p2_carry__1\(16),
      I4 => \t_fu_52_reg[31]_0\(19),
      I5 => \t_fu_52_reg[31]_0\(20),
      O => \icmp_ln526_fu_106_p2_carry__0_i_6_n_0\
    );
\icmp_ln526_fu_106_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700807080078000F"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln526_fu_106_p2_carry__1\(12),
      I3 => \icmp_ln526_fu_106_p2_carry__1\(13),
      I4 => \t_fu_52_reg[31]_0\(16),
      I5 => \t_fu_52_reg[31]_0\(17),
      O => \icmp_ln526_fu_106_p2_carry__0_i_7_n_0\
    );
\icmp_ln526_fu_106_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700807080078000F"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln526_fu_106_p2_carry__1\(9),
      I3 => \icmp_ln526_fu_106_p2_carry__1\(10),
      I4 => \t_fu_52_reg[31]_0\(13),
      I5 => \t_fu_52_reg[31]_0\(14),
      O => \icmp_ln526_fu_106_p2_carry__0_i_8_n_0\
    );
\icmp_ln526_fu_106_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \t_fu_52_reg[31]_0\(30),
      I3 => \icmp_ln526_fu_106_p2_carry__1\(26),
      I4 => \t_fu_52_reg[31]_0\(31),
      I5 => \icmp_ln526_fu_106_p2_carry__1\(27),
      O => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg_1(2)
    );
\icmp_ln526_fu_106_p2_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln526_fu_106_p2_carry__1_i_4_n_0\,
      I1 => \t_fu_52_reg[31]_0\(27),
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln526_fu_106_p2_carry__1\(23),
      O => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg_1(1)
    );
\icmp_ln526_fu_106_p2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => \icmp_ln526_fu_106_p2_carry__1_i_5_n_0\,
      I1 => \t_fu_52_reg[31]_0\(24),
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln526_fu_106_p2_carry__1\(20),
      O => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg_1(0)
    );
\icmp_ln526_fu_106_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700807080078000F"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln526_fu_106_p2_carry__1\(24),
      I3 => \icmp_ln526_fu_106_p2_carry__1\(25),
      I4 => \t_fu_52_reg[31]_0\(28),
      I5 => \t_fu_52_reg[31]_0\(29),
      O => \icmp_ln526_fu_106_p2_carry__1_i_4_n_0\
    );
\icmp_ln526_fu_106_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700807080078000F"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln526_fu_106_p2_carry__1\(21),
      I3 => \icmp_ln526_fu_106_p2_carry__1\(22),
      I4 => \t_fu_52_reg[31]_0\(25),
      I5 => \t_fu_52_reg[31]_0\(26),
      O => \icmp_ln526_fu_106_p2_carry__1_i_5_n_0\
    );
icmp_ln526_fu_106_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln526_fu_106_p2_carry_i_5_n_0,
      I1 => \t_fu_52_reg[31]_0\(9),
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln526_fu_106_p2_carry__1\(5),
      O => \t_fu_52_reg[9]\(3)
    );
icmp_ln526_fu_106_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln526_fu_106_p2_carry_i_6_n_0,
      I1 => \t_fu_52_reg[31]_0\(6),
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln526_fu_106_p2_carry__1\(2),
      O => \t_fu_52_reg[9]\(2)
    );
icmp_ln526_fu_106_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000041000A0A0A4B"
    )
        port map (
      I0 => icmp_ln526_fu_106_p2_carry_i_7_n_0,
      I1 => \t_fu_52_reg[31]_0\(4),
      I2 => \icmp_ln526_fu_106_p2_carry__1\(0),
      I3 => \t_fu_52_reg[31]_0\(5),
      I4 => \t_fu_52_reg[31]_0\(3),
      I5 => \icmp_ln526_fu_106_p2_carry__1\(1),
      O => \t_fu_52_reg[9]\(1)
    );
icmp_ln526_fu_106_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010101"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(0),
      I1 => \t_fu_52_reg[31]_0\(1),
      I2 => \t_fu_52_reg[31]_0\(2),
      I3 => ap_loop_init_int,
      I4 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \t_fu_52_reg[9]\(0)
    );
icmp_ln526_fu_106_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700807080078000F"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln526_fu_106_p2_carry__1\(6),
      I3 => \icmp_ln526_fu_106_p2_carry__1\(7),
      I4 => \t_fu_52_reg[31]_0\(10),
      I5 => \t_fu_52_reg[31]_0\(11),
      O => icmp_ln526_fu_106_p2_carry_i_5_n_0
    );
icmp_ln526_fu_106_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700807080078000F"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln526_fu_106_p2_carry__1\(3),
      I3 => \icmp_ln526_fu_106_p2_carry__1\(4),
      I4 => \t_fu_52_reg[31]_0\(7),
      I5 => \t_fu_52_reg[31]_0\(8),
      O => icmp_ln526_fu_106_p2_carry_i_6_n_0
    );
icmp_ln526_fu_106_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => ap_loop_init_int,
      O => icmp_ln526_fu_106_p2_carry_i_7_n_0
    );
\icmp_ln526_reg_203[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => ap_condition_67,
      I2 => \icmp_ln526_reg_203_reg[0]_0\,
      O => \icmp_ln526_reg_203_reg[0]\
    );
\icmp_ln529_reg_207[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ECFFFF00EC0000"
    )
        port map (
      I0 => \icmp_ln529_reg_207_reg[0]_0\,
      I1 => icmp_ln526_fu_106_p2_carry_i_7_n_0,
      I2 => \icmp_ln529_reg_207_reg[0]_1\,
      I3 => \icmp_ln529_reg_207[0]_i_4_n_0\,
      I4 => ap_condition_67,
      I5 => \icmp_ln529_reg_207_reg[0]_2\,
      O => \icmp_ln529_reg_207_reg[0]\
    );
\icmp_ln529_reg_207[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(7),
      I1 => icmp_ln526_fu_106_p2_carry_i_7_n_0,
      I2 => \o_fu_48_reg[31]\(6),
      I3 => \o_fu_48_reg[31]\(19),
      I4 => \o_fu_48_reg[31]\(14),
      I5 => \icmp_ln529_reg_207[0]_i_8_n_0\,
      O => \icmp_ln529_reg_207[0]_i_4_n_0\
    );
\icmp_ln529_reg_207[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(17),
      I1 => \o_fu_48_reg[31]\(28),
      I2 => \o_fu_48_reg[31]\(25),
      I3 => ap_loop_init_int,
      I4 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I5 => \o_fu_48_reg[31]\(26),
      O => \icmp_ln529_reg_207[0]_i_8_n_0\
    );
\o_4_fu_124_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[8]\(3)
    );
\o_4_fu_124_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[8]\(2)
    );
\o_4_fu_124_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[8]\(1)
    );
\o_4_fu_124_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[8]\(0)
    );
\o_4_fu_124_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(8)
    );
\o_4_fu_124_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(7)
    );
\o_4_fu_124_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(6)
    );
\o_4_fu_124_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(5)
    );
\o_4_fu_124_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(16),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[16]\(3)
    );
\o_4_fu_124_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(15),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[16]\(2)
    );
\o_4_fu_124_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[16]\(1)
    );
\o_4_fu_124_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[16]\(0)
    );
\o_4_fu_124_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(20),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => S(3)
    );
\o_4_fu_124_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(19),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => S(2)
    );
\o_4_fu_124_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(18),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => S(1)
    );
\o_4_fu_124_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(17),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => S(0)
    );
\o_4_fu_124_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(24),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(12)
    );
\o_4_fu_124_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(23),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(11)
    );
\o_4_fu_124_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(22),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(10)
    );
\o_4_fu_124_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(21),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(9)
    );
\o_4_fu_124_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(28),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[28]\(3)
    );
\o_4_fu_124_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(27),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[28]\(2)
    );
\o_4_fu_124_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(26),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[28]\(1)
    );
\o_4_fu_124_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(25),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => \o_fu_48_reg[28]\(0)
    );
\o_4_fu_124_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(31),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(15)
    );
\o_4_fu_124_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(30),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(14)
    );
\o_4_fu_124_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(29),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(13)
    );
o_4_fu_124_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(0),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_o_3(0)
    );
o_4_fu_124_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(4)
    );
o_4_fu_124_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(3)
    );
o_4_fu_124_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(2)
    );
o_4_fu_124_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \o_fu_48_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_o_3(1)
    );
\o_fu_48[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => \o_fu_48_reg[31]\(0),
      O => ap_loop_init_int_reg_1(0)
    );
\o_fu_48[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^grp_streamingdatawidthconverter_batch_64u_8u_98u_pipeline_vitis_loop_526_1_fu_50_ap_start_reg_reg_0\(0),
      I1 => \o_fu_48[31]_i_2_n_0\,
      I2 => \o_fu_48[31]_i_3_n_0\,
      I3 => \o_fu_48[31]_i_4_n_0\,
      I4 => \o_fu_48_reg[0]\,
      O => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg(0)
    );
\o_fu_48[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \o_fu_48_reg[0]_0\(2),
      I1 => \o_fu_48_reg[0]_0\(3),
      I2 => \o_fu_48_reg[0]_0\(7),
      I3 => \o_fu_48_reg[0]_0\(5),
      I4 => \o_fu_48_reg[0]_0\(0),
      I5 => \o_fu_48[31]_i_6_n_0\,
      O => \o_fu_48[31]_i_2_n_0\
    );
\o_fu_48[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_condition_67,
      I1 => \o_fu_48[31]_i_7_n_0\,
      I2 => \o_fu_48_reg[0]_0\(8),
      I3 => \o_fu_48_reg[0]_0\(11),
      I4 => \o_fu_48_reg[0]_0\(9),
      I5 => \o_fu_48_reg[0]_0\(6),
      O => \o_fu_48[31]_i_3_n_0\
    );
\o_fu_48[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \o_fu_48_reg[0]_0\(13),
      I1 => \o_fu_48_reg[0]_0\(14),
      I2 => \o_fu_48_reg[0]_0\(18),
      I3 => CO(0),
      I4 => \o_fu_48_reg[0]_1\,
      O => \o_fu_48[31]_i_4_n_0\
    );
\o_fu_48[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEFFFF"
    )
        port map (
      I0 => \o_fu_48_reg[0]_0\(4),
      I1 => \o_fu_48_reg[0]_0\(15),
      I2 => ap_loop_init_int,
      I3 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I4 => \o_fu_48_reg[31]\(0),
      I5 => \o_fu_48_reg[0]_0\(1),
      O => \o_fu_48[31]_i_6_n_0\
    );
\o_fu_48[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \o_fu_48_reg[0]_0\(17),
      I1 => \o_fu_48_reg[0]_0\(16),
      I2 => \o_fu_48_reg[0]_0\(12),
      I3 => \o_fu_48_reg[0]_0\(10),
      O => \o_fu_48[31]_i_7_n_0\
    );
\t_fu_52[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => \t_fu_52_reg[31]_0\(0),
      O => \t_fu_52_reg[31]\(0)
    );
\t_fu_52[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(12),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_t_2(12)
    );
\t_fu_52[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(11)
    );
\t_fu_52[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(10)
    );
\t_fu_52[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(9),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_t_2(9)
    );
\t_fu_52[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(16)
    );
\t_fu_52[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(15),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_t_2(15)
    );
\t_fu_52[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(14)
    );
\t_fu_52[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(13)
    );
\t_fu_52[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(20)
    );
\t_fu_52[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(19)
    );
\t_fu_52[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(18),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_t_2(18)
    );
\t_fu_52[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(17)
    );
\t_fu_52[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(24),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_t_2(24)
    );
\t_fu_52[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(23)
    );
\t_fu_52[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(22)
    );
\t_fu_52[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(21),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_t_2(21)
    );
\t_fu_52[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(28)
    );
\t_fu_52[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(27),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_t_2(27)
    );
\t_fu_52[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(26)
    );
\t_fu_52[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(25)
    );
\t_fu_52[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => CO(0),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^empty_n_reg_0\,
      O => \^grp_streamingdatawidthconverter_batch_64u_8u_98u_pipeline_vitis_loop_526_1_fu_50_ap_start_reg_reg_0\(0)
    );
\t_fu_52[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_condition_67,
      I1 => CO(0),
      O => E(0)
    );
\t_fu_52[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_condition_67
    );
\t_fu_52[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(31)
    );
\t_fu_52[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(30)
    );
\t_fu_52[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(29)
    );
\t_fu_52[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(0),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_t_2(0)
    );
\t_fu_52[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(4)
    );
\t_fu_52[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(3)
    );
\t_fu_52[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(2)
    );
\t_fu_52[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(1)
    );
\t_fu_52[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(8)
    );
\t_fu_52[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(7)
    );
\t_fu_52[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(6),
      I1 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_t_2(6)
    );
\t_fu_52[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \t_fu_52_reg[31]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      O => ap_sig_allocacmp_t_2(5)
    );
\t_fu_52_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_fu_52_reg[8]_i_1_n_0\,
      CO(3) => \t_fu_52_reg[12]_i_1_n_0\,
      CO(2) => \t_fu_52_reg[12]_i_1_n_1\,
      CO(1) => \t_fu_52_reg[12]_i_1_n_2\,
      CO(0) => \t_fu_52_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \t_fu_52_reg[31]\(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_t_2(12 downto 9)
    );
\t_fu_52_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_fu_52_reg[12]_i_1_n_0\,
      CO(3) => \t_fu_52_reg[16]_i_1_n_0\,
      CO(2) => \t_fu_52_reg[16]_i_1_n_1\,
      CO(1) => \t_fu_52_reg[16]_i_1_n_2\,
      CO(0) => \t_fu_52_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \t_fu_52_reg[31]\(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_t_2(16 downto 13)
    );
\t_fu_52_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_fu_52_reg[16]_i_1_n_0\,
      CO(3) => \t_fu_52_reg[20]_i_1_n_0\,
      CO(2) => \t_fu_52_reg[20]_i_1_n_1\,
      CO(1) => \t_fu_52_reg[20]_i_1_n_2\,
      CO(0) => \t_fu_52_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \t_fu_52_reg[31]\(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_t_2(20 downto 17)
    );
\t_fu_52_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_fu_52_reg[20]_i_1_n_0\,
      CO(3) => \t_fu_52_reg[24]_i_1_n_0\,
      CO(2) => \t_fu_52_reg[24]_i_1_n_1\,
      CO(1) => \t_fu_52_reg[24]_i_1_n_2\,
      CO(0) => \t_fu_52_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \t_fu_52_reg[31]\(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_t_2(24 downto 21)
    );
\t_fu_52_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_fu_52_reg[24]_i_1_n_0\,
      CO(3) => \t_fu_52_reg[28]_i_1_n_0\,
      CO(2) => \t_fu_52_reg[28]_i_1_n_1\,
      CO(1) => \t_fu_52_reg[28]_i_1_n_2\,
      CO(0) => \t_fu_52_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \t_fu_52_reg[31]\(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_t_2(28 downto 25)
    );
\t_fu_52_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_fu_52_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_t_fu_52_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \t_fu_52_reg[31]_i_3_n_2\,
      CO(0) => \t_fu_52_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_t_fu_52_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \t_fu_52_reg[31]\(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_t_2(31 downto 29)
    );
\t_fu_52_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_fu_52_reg[4]_i_1_n_0\,
      CO(2) => \t_fu_52_reg[4]_i_1_n_1\,
      CO(1) => \t_fu_52_reg[4]_i_1_n_2\,
      CO(0) => \t_fu_52_reg[4]_i_1_n_3\,
      CYINIT => ap_sig_allocacmp_t_2(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \t_fu_52_reg[31]\(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_t_2(4 downto 1)
    );
\t_fu_52_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_fu_52_reg[4]_i_1_n_0\,
      CO(3) => \t_fu_52_reg[8]_i_1_n_0\,
      CO(2) => \t_fu_52_reg[8]_i_1_n_1\,
      CO(1) => \t_fu_52_reg[8]_i_1_n_2\,
      CO(0) => \t_fu_52_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \t_fu_52_reg[31]\(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_t_2(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init_1 is
  port (
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_reg : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dma2dwc_full_n : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \icmp_ln140_reg_119_reg[0]\ : in STD_LOGIC;
    gmem_0_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_fu_50_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \i_fu_50_reg[0]\ : in STD_LOGIC;
    \i_fu_50_reg[5]\ : in STD_LOGIC;
    \i_fu_50_reg[6]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init_1 : entity is "StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init_1;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init_1 is
  signal ap_condition_134 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \i_fu_50[10]_i_4_n_0\ : STD_LOGIC;
  signal \i_fu_50[10]_i_5_n_0\ : STD_LOGIC;
  signal \i_fu_50[10]_i_6_n_0\ : STD_LOGIC;
  signal \i_fu_50[8]_i_2_n_0\ : STD_LOGIC;
  signal \i_fu_50[8]_i_3_n_0\ : STD_LOGIC;
  signal icmp_ln140_fu_84_p2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_2__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_3__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_fu_50[10]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i_fu_50[10]_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_fu_50[1]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_fu_50[2]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_fu_50[3]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_fu_50[8]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i_fu_50[9]_i_1\ : label is "soft_lutpair6";
begin
  full_n_reg <= \^full_n_reg\;
\ap_CS_fsm[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444444444"
    )
        port map (
      I0 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      I1 => ap_done_cache,
      I2 => dma2dwc_full_n,
      I3 => ap_done_cache_reg_0,
      I4 => ap_CS_iter2_fsm_state3,
      I5 => ap_loop_exit_ready_pp0_iter2_reg,
      O => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_reg_0
    );
\ap_CS_iter1_fsm[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => dma2dwc_full_n,
      I1 => ap_done_cache_reg_0,
      I2 => ap_CS_iter2_fsm_state3,
      O => \^full_n_reg\
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000FFFFE000E000"
    )
        port map (
      I0 => dma2dwc_full_n,
      I1 => ap_done_cache_reg_0,
      I2 => ap_CS_iter2_fsm_state3,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => ap_done_cache,
      R => SR(0)
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln140_fu_84_p2,
      I1 => ap_condition_134,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => ap_condition_134,
      I3 => ap_done_reg1,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => \^full_n_reg\,
      I1 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => \icmp_ln140_reg_119_reg[0]\,
      I4 => gmem_0_RVALID,
      O => ap_condition_134
    );
\ap_loop_init_int_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => ap_done_cache_reg_0,
      I3 => dma2dwc_full_n,
      O => ap_done_reg1
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => icmp_ln140_fu_84_p2,
      I1 => ap_condition_134,
      I2 => Q(0),
      I3 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      O => \ap_CS_fsm_reg[19]\
    );
\i_fu_50[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \i_fu_50_reg[10]\(0),
      I1 => ap_loop_init_int,
      O => D(0)
    );
\i_fu_50[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF000000"
    )
        port map (
      I0 => gmem_0_RVALID,
      I1 => \icmp_ln140_reg_119_reg[0]\,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      I4 => \^full_n_reg\,
      I5 => icmp_ln140_fu_84_p2,
      O => E(0)
    );
\i_fu_50[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060C0000"
    )
        port map (
      I0 => \i_fu_50[10]_i_4_n_0\,
      I1 => \i_fu_50_reg[10]\(10),
      I2 => ap_loop_init_int,
      I3 => \i_fu_50_reg[10]\(9),
      I4 => \i_fu_50[10]_i_5_n_0\,
      O => D(10)
    );
\i_fu_50[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \i_fu_50[10]_i_6_n_0\,
      I1 => \i_fu_50_reg[10]\(1),
      I2 => \i_fu_50_reg[10]\(0),
      I3 => \i_fu_50_reg[10]\(3),
      I4 => \i_fu_50_reg[10]\(2),
      I5 => \i_fu_50_reg[0]\,
      O => icmp_ln140_fu_84_p2
    );
\i_fu_50[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \i_fu_50[8]_i_3_n_0\,
      I1 => \i_fu_50_reg[10]\(8),
      I2 => \i_fu_50_reg[10]\(7),
      I3 => \i_fu_50_reg[10]\(5),
      I4 => \i_fu_50[8]_i_2_n_0\,
      I5 => \i_fu_50_reg[10]\(6),
      O => \i_fu_50[10]_i_4_n_0\
    );
\i_fu_50[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \i_fu_50_reg[5]\,
      I1 => \i_fu_50_reg[10]\(9),
      I2 => \i_fu_50[8]_i_3_n_0\,
      I3 => \i_fu_50_reg[10]\(5),
      I4 => \i_fu_50_reg[10]\(8),
      I5 => \i_fu_50_reg[10]\(2),
      O => \i_fu_50[10]_i_5_n_0\
    );
\i_fu_50[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      I2 => \i_fu_50_reg[10]\(9),
      O => \i_fu_50[10]_i_6_n_0\
    );
\i_fu_50[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_50_reg[10]\(1),
      I2 => \i_fu_50_reg[10]\(0),
      O => D(1)
    );
\i_fu_50[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_fu_50_reg[10]\(1),
      I1 => \i_fu_50_reg[10]\(0),
      I2 => ap_loop_init_int,
      I3 => \i_fu_50_reg[10]\(2),
      O => D(2)
    );
\i_fu_50[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_fu_50_reg[10]\(0),
      I1 => \i_fu_50_reg[10]\(1),
      I2 => \i_fu_50_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => \i_fu_50_reg[10]\(3),
      O => D(3)
    );
\i_fu_50[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \i_fu_50_reg[10]\(2),
      I1 => \i_fu_50_reg[10]\(1),
      I2 => \i_fu_50_reg[10]\(0),
      I3 => \i_fu_50_reg[10]\(3),
      I4 => \i_fu_50[8]_i_3_n_0\,
      I5 => \i_fu_50_reg[10]\(4),
      O => D(4)
    );
\i_fu_50[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00820088"
    )
        port map (
      I0 => \i_fu_50[10]_i_5_n_0\,
      I1 => \i_fu_50_reg[10]\(5),
      I2 => \i_fu_50_reg[6]\,
      I3 => ap_loop_init_int,
      I4 => \i_fu_50_reg[10]\(4),
      O => D(5)
    );
\i_fu_50[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23331000"
    )
        port map (
      I0 => \i_fu_50_reg[6]\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_50_reg[10]\(4),
      I3 => \i_fu_50_reg[10]\(5),
      I4 => \i_fu_50_reg[10]\(6),
      O => D(6)
    );
\i_fu_50[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => \i_fu_50_reg[10]\(5),
      I1 => \i_fu_50[8]_i_2_n_0\,
      I2 => \i_fu_50_reg[10]\(6),
      I3 => ap_loop_init_int,
      I4 => \i_fu_50_reg[10]\(7),
      O => D(7)
    );
\i_fu_50[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00002000"
    )
        port map (
      I0 => \i_fu_50_reg[10]\(6),
      I1 => \i_fu_50[8]_i_2_n_0\,
      I2 => \i_fu_50_reg[10]\(5),
      I3 => \i_fu_50_reg[10]\(7),
      I4 => \i_fu_50[8]_i_3_n_0\,
      I5 => \i_fu_50_reg[10]\(8),
      O => D(8)
    );
\i_fu_50[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_fu_50_reg[10]\(4),
      I1 => \i_fu_50[8]_i_3_n_0\,
      I2 => \i_fu_50_reg[10]\(3),
      I3 => \i_fu_50_reg[10]\(0),
      I4 => \i_fu_50_reg[10]\(1),
      I5 => \i_fu_50_reg[10]\(2),
      O => \i_fu_50[8]_i_2_n_0\
    );
\i_fu_50[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_50[8]_i_3_n_0\
    );
\i_fu_50[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8848"
    )
        port map (
      I0 => \i_fu_50[10]_i_4_n_0\,
      I1 => \i_fu_50[10]_i_5_n_0\,
      I2 => \i_fu_50_reg[10]\(9),
      I3 => ap_loop_init_int,
      O => D(9)
    );
\icmp_ln140_reg_119[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF8080BFBF0080"
    )
        port map (
      I0 => icmp_ln140_fu_84_p2,
      I1 => \^full_n_reg\,
      I2 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      I3 => ap_CS_iter1_fsm_state2,
      I4 => \icmp_ln140_reg_119_reg[0]\,
      I5 => gmem_0_RVALID,
      O => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init_2 is
  port (
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg_reg : out STD_LOGIC;
    \icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_50_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    icmp_ln140_reg_119_pp0_iter1_reg : in STD_LOGIC;
    dma2dwc_full_n : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    gmem_0_RVALID : in STD_LOGIC;
    icmp_ln140_reg_119 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_fu_50_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \i_fu_50_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init_2 : entity is "StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init_2;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init_2 is
  signal \ap_CS_fsm[11]_i_2_n_0\ : STD_LOGIC;
  signal ap_condition_134 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \i_fu_50[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_fu_50[6]_i_4_n_0\ : STD_LOGIC;
  signal \i_fu_50[6]_i_6_n_0\ : STD_LOGIC;
  signal icmp_ln140_fu_84_p2 : STD_LOGIC;
  signal \^icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_3 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i_fu_50[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i_fu_50[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \i_fu_50[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \i_fu_50[4]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_fu_50[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i_fu_50[6]_i_2__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i_fu_50[6]_i_6\ : label is "soft_lutpair5";
begin
  \icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\ <= \^icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\;
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \ap_CS_fsm[11]_i_2_n_0\,
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F4F400000000"
    )
        port map (
      I0 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_done_reg1,
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \ap_CS_fsm_reg[11]_0\,
      I5 => Q(2),
      O => \ap_CS_fsm[11]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm[11]_i_2_n_0\,
      I2 => \ap_CS_fsm_reg[1]\,
      O => D(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => icmp_ln140_reg_119_pp0_iter1_reg,
      I1 => dma2dwc_full_n,
      I2 => ap_CS_iter2_fsm_state3,
      O => \^icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000FFFFE000E000"
    )
        port map (
      I0 => icmp_ln140_reg_119_pp0_iter1_reg,
      I1 => dma2dwc_full_n,
      I2 => ap_CS_iter2_fsm_state3,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      I5 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => SR(0)
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln140_fu_84_p2,
      I1 => ap_condition_134,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => ap_condition_134,
      I3 => ap_done_reg1,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => \^icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\,
      I1 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => gmem_0_RVALID,
      I4 => icmp_ln140_reg_119,
      O => ap_condition_134
    );
ap_loop_init_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => dma2dwc_full_n,
      I3 => icmp_ln140_reg_119_pp0_iter1_reg,
      O => ap_done_reg1
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => icmp_ln140_fu_84_p2,
      I1 => ap_condition_134,
      I2 => Q(1),
      I3 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      O => \ap_CS_fsm_reg[10]\
    );
\i_fu_50[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \i_fu_50_reg[6]_0\(0),
      I1 => ap_loop_init_int,
      O => \i_fu_50_reg[6]\(0)
    );
\i_fu_50[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \i_fu_50_reg[6]_0\(0),
      I1 => \i_fu_50_reg[6]_0\(1),
      I2 => ap_loop_init_int,
      O => \i_fu_50_reg[6]\(1)
    );
\i_fu_50[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_fu_50_reg[6]_0\(0),
      I1 => \i_fu_50_reg[6]_0\(1),
      I2 => ap_loop_init_int,
      I3 => \i_fu_50_reg[6]_0\(2),
      O => \i_fu_50_reg[6]\(2)
    );
\i_fu_50[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_fu_50_reg[6]_0\(1),
      I1 => \i_fu_50_reg[6]_0\(0),
      I2 => \i_fu_50_reg[6]_0\(2),
      I3 => ap_loop_init_int,
      I4 => \i_fu_50_reg[6]_0\(3),
      O => \i_fu_50_reg[6]\(3)
    );
\i_fu_50[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \i_fu_50_reg[6]_0\(4),
      I1 => \i_fu_50_reg[6]_0\(1),
      I2 => \i_fu_50_reg[6]_0\(0),
      I3 => \i_fu_50_reg[6]_0\(2),
      I4 => \i_fu_50_reg[6]_0\(3),
      I5 => \i_fu_50[4]_i_2_n_0\,
      O => \i_fu_50_reg[6]\(4)
    );
\i_fu_50[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_50[4]_i_2_n_0\
    );
\i_fu_50[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \i_fu_50[6]_i_4_n_0\,
      I1 => \i_fu_50_reg[6]_0\(5),
      I2 => ap_loop_init_int,
      O => \i_fu_50_reg[6]\(5)
    );
\i_fu_50[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF000000"
    )
        port map (
      I0 => icmp_ln140_reg_119,
      I1 => gmem_0_RVALID,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      I4 => \^icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\,
      I5 => icmp_ln140_fu_84_p2,
      O => E(0)
    );
\i_fu_50[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2212"
    )
        port map (
      I0 => \i_fu_50_reg[6]_0\(6),
      I1 => ap_loop_init_int,
      I2 => \i_fu_50_reg[6]_0\(5),
      I3 => \i_fu_50[6]_i_4_n_0\,
      O => \i_fu_50_reg[6]\(6)
    );
\i_fu_50[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \i_fu_50_reg[6]_0\(6),
      I1 => \i_fu_50_reg[6]_0\(4),
      I2 => \i_fu_50_reg[0]\,
      I3 => \i_fu_50_reg[6]_0\(3),
      I4 => \i_fu_50_reg[6]_0\(2),
      I5 => \i_fu_50[6]_i_6_n_0\,
      O => icmp_ln140_fu_84_p2
    );
\i_fu_50[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \i_fu_50_reg[6]_0\(1),
      I1 => \i_fu_50_reg[6]_0\(0),
      I2 => \i_fu_50_reg[6]_0\(2),
      I3 => \i_fu_50_reg[6]_0\(3),
      I4 => \i_fu_50[4]_i_2_n_0\,
      I5 => \i_fu_50_reg[6]_0\(4),
      O => \i_fu_50[6]_i_4_n_0\
    );
\i_fu_50[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      I2 => \i_fu_50_reg[6]_0\(5),
      O => \i_fu_50[6]_i_6_n_0\
    );
\icmp_ln140_reg_119[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF80800080"
    )
        port map (
      I0 => icmp_ln140_fu_84_p2,
      I1 => \^icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\,
      I2 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      I3 => ap_CS_iter1_fsm_state2,
      I4 => gmem_0_RVALID,
      I5 => icmp_ln140_reg_119,
      O => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized1_0\ is
  port (
    ost_ctrl_ready : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized1_0\ : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo";
end \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized1_0\;

architecture STRUCTURE of \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized1_0\ is
  signal \dout_vld_i_1__1_n_0\ : STD_LOGIC;
  signal dout_vld_reg_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal full_n_i_3_n_0 : STD_LOGIC;
  signal \mOutPtr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_4\ : label is "soft_lutpair117";
begin
  ost_ctrl_ready <= \^ost_ctrl_ready\;
\dout_vld_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => RBURST_READY_Dummy,
      I1 => dout_vld_reg_n_0,
      I2 => empty_n_reg_n_0,
      O => \dout_vld_i_1__1_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__1_n_0\,
      Q => dout_vld_reg_n_0,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB3333"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => empty_n_reg_0,
      I2 => dout_vld_reg_n_0,
      I3 => RBURST_READY_Dummy,
      I4 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFDDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_0\,
      I2 => \^ost_ctrl_ready\,
      I3 => full_n_i_3_n_0,
      I4 => empty_n_reg_0,
      O => \full_n_i_1__1_n_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__0_n_0\
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => dout_vld_reg_n_0,
      I1 => RBURST_READY_Dummy,
      I2 => empty_n_reg_n_0,
      O => full_n_i_3_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^ost_ctrl_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8A00750075FF8A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => RBURST_READY_Dummy,
      I2 => dout_vld_reg_n_0,
      I3 => empty_n_reg_0,
      I4 => \mOutPtr_reg_n_0_[0]\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => p_12_in,
      O => p_0_in(3)
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A75"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => RBURST_READY_Dummy,
      I2 => dout_vld_reg_n_0,
      I3 => empty_n_reg_0,
      O => \mOutPtr[4]_i_1__0_n_0\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      I5 => \mOutPtr_reg_n_0_[4]\,
      O => p_0_in(4)
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0075"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => RBURST_READY_Dummy,
      I2 => dout_vld_reg_n_0,
      I3 => empty_n_reg_0,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_mem is
  port (
    pop : out STD_LOGIC;
    ready_for_outstanding : out STD_LOGIC;
    rnext : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    \raddr_reg_reg[6]_0\ : in STD_LOGIC;
    \raddr_reg_reg[7]_0\ : in STD_LOGIC;
    \raddr_reg_reg[0]_0\ : in STD_LOGIC;
    \raddr_reg_reg[1]_0\ : in STD_LOGIC;
    \raddr_reg_reg[2]_0\ : in STD_LOGIC;
    \raddr_reg_reg[3]_0\ : in STD_LOGIC;
    \raddr_reg_reg[4]_0\ : in STD_LOGIC;
    \raddr_reg_reg[5]_0\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_mem : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_mem";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_mem;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_mem is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal burst_ready : STD_LOGIC;
  signal mem_reg_i_1_n_0 : STD_LOGIC;
  signal mem_reg_n_71 : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \raddr_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \^rnext\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 16830;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg : label is "block";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 65;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_reg_i_4 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \raddr_reg[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \raddr_reg[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \raddr_reg[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \raddr_reg[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \raddr_reg[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of ready_for_outstanding_i_1 : label is "soft_lutpair192";
begin
  WEBWE(0) <= \^webwe\(0);
  pop <= \^pop\;
  rnext(7 downto 0) <= \^rnext\(7 downto 0);
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"11",
      ADDRARDADDR(13 downto 6) => raddr_reg(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 14) => B"11",
      ADDRBWRADDR(13 downto 6) => Q(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => din(31 downto 0),
      DIBDI(31 downto 0) => din(63 downto 32),
      DIPADIP(3 downto 2) => B"11",
      DIPADIP(1 downto 0) => din(65 downto 64),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => dout(31 downto 0),
      DOBDO(31 downto 0) => dout(63 downto 32),
      DOPADOP(3 downto 2) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 2),
      DOPADOP(1) => burst_ready,
      DOPADOP(0) => mem_reg_n_71,
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => mem_reg_i_1_n_0,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => \^webwe\(0),
      WEBWE(6) => \^webwe\(0),
      WEBWE(5) => \^webwe\(0),
      WEBWE(4) => \^webwe\(0),
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
mem_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^pop\,
      I1 => ap_rst_n,
      O => mem_reg_i_1_n_0
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_2,
      I1 => mem_reg_3(0),
      O => \^webwe\(0)
    );
mem_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => mem_reg_0,
      I1 => ready_for_outstanding_reg,
      I2 => mem_reg_1,
      O => \^pop\
    );
\raddr_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => \raddr_reg_reg[0]_0\,
      I1 => \^pop\,
      I2 => \raddr_reg[7]_i_2_n_0\,
      O => \^rnext\(0)
    );
\raddr_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F20"
    )
        port map (
      I0 => \raddr_reg_reg[0]_0\,
      I1 => \raddr_reg[7]_i_2_n_0\,
      I2 => \^pop\,
      I3 => \raddr_reg_reg[1]_0\,
      O => \^rnext\(1)
    );
\raddr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0800"
    )
        port map (
      I0 => \raddr_reg_reg[1]_0\,
      I1 => \raddr_reg_reg[0]_0\,
      I2 => \raddr_reg[7]_i_2_n_0\,
      I3 => \^pop\,
      I4 => \raddr_reg_reg[2]_0\,
      O => \^rnext\(2)
    );
\raddr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFF00800000"
    )
        port map (
      I0 => \raddr_reg_reg[0]_0\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => \raddr_reg_reg[2]_0\,
      I3 => \raddr_reg[7]_i_2_n_0\,
      I4 => \^pop\,
      I5 => \raddr_reg_reg[3]_0\,
      O => \^rnext\(3)
    );
\raddr_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F10"
    )
        port map (
      I0 => \raddr_reg[4]_i_2_n_0\,
      I1 => \raddr_reg[7]_i_2_n_0\,
      I2 => \^pop\,
      I3 => \raddr_reg_reg[4]_0\,
      O => \^rnext\(4)
    );
\raddr_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_reg[2]_0\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[3]_0\,
      O => \raddr_reg[4]_i_2_n_0\
    );
\raddr_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F20"
    )
        port map (
      I0 => \raddr_reg[5]_i_2_n_0\,
      I1 => \raddr_reg[7]_i_2_n_0\,
      I2 => \^pop\,
      I3 => \raddr_reg_reg[5]_0\,
      O => \^rnext\(5)
    );
\raddr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \raddr_reg_reg[3]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[1]_0\,
      I4 => \raddr_reg_reg[2]_0\,
      O => \raddr_reg[5]_i_2_n_0\
    );
\raddr_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7502"
    )
        port map (
      I0 => \^pop\,
      I1 => \raddr_reg[7]_i_2_n_0\,
      I2 => \raddr_reg[7]_i_3_n_0\,
      I3 => \raddr_reg_reg[6]_0\,
      O => \^rnext\(6)
    );
\raddr_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C06CCCC"
    )
        port map (
      I0 => \raddr_reg_reg[6]_0\,
      I1 => \raddr_reg_reg[7]_0\,
      I2 => \raddr_reg[7]_i_2_n_0\,
      I3 => \raddr_reg[7]_i_3_n_0\,
      I4 => \^pop\,
      O => \^rnext\(7)
    );
\raddr_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \raddr_reg_reg[5]_0\,
      I2 => \raddr_reg_reg[6]_0\,
      I3 => \raddr_reg_reg[7]_0\,
      I4 => \raddr_reg[7]_i_4_n_0\,
      O => \raddr_reg[7]_i_2_n_0\
    );
\raddr_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_reg[2]_0\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[3]_0\,
      I4 => \raddr_reg_reg[4]_0\,
      I5 => \raddr_reg_reg[5]_0\,
      O => \raddr_reg[7]_i_3_n_0\
    );
\raddr_reg[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \raddr_reg_reg[0]_0\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => \raddr_reg_reg[3]_0\,
      I3 => \raddr_reg_reg[2]_0\,
      O => \raddr_reg[7]_i_4_n_0\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(5),
      Q => raddr_reg(5),
      R => '0'
    );
\raddr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(6),
      Q => raddr_reg(6),
      R => '0'
    );
\raddr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(7),
      Q => raddr_reg(7),
      R => '0'
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => burst_ready,
      I1 => ready_for_outstanding_reg,
      O => ready_for_outstanding
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_handling_reg : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    \sect_total_reg[6]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \data_p1_reg[75]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    req_handling_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    req_handling_reg_1 : in STD_LOGIC;
    req_handling_reg_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_sect_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    ost_ctrl_ready : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \sect_total_buf_reg[19]\ : in STD_LOGIC;
    \sect_total_buf_reg[19]_0\ : in STD_LOGIC;
    \sect_total_buf_reg[19]_1\ : in STD_LOGIC;
    \sect_len_buf[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 68 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_total_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_total_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice is
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[71]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[72]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[73]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[75]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[76]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[77]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[75]_0\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal data_p2 : STD_LOGIC_VECTOR ( 81 downto 3 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_15_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 12 );
  signal req_valid : STD_LOGIC;
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_5_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \sect_total_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \^sect_total_reg[6]\ : STD_LOGIC;
  signal \sect_total_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sect_total_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sect_total_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair119";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of last_sect_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of req_handling_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_total[19]_i_1\ : label is "soft_lutpair121";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sect_total_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[2]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[2]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[6]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair120";
begin
  SR(0) <= \^sr\(0);
  \data_p1_reg[75]_0\(65 downto 0) <= \^data_p1_reg[75]_0\(65 downto 0);
  p_15_in <= \^p_15_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \sect_total_reg[6]\ <= \^sect_total_reg[6]\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4808"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \state__0\(1),
      I3 => ARVALID_Dummy,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054E500A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => \FSM_sequential_state[1]_i_2_n_0\,
      I3 => \state__0\(1),
      I4 => ARVALID_Dummy,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AAFFFF"
    )
        port map (
      I0 => req_handling_reg_1,
      I1 => \^sect_total_reg[6]\,
      I2 => req_handling_reg_2,
      I3 => \^p_15_in\,
      I4 => req_valid,
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => \^sr\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => \^sr\(0)
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(7),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(8),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(9),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(10),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(11),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(12),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(13),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(14),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(15),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(16),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(17),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(18),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(19),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(20),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(21),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(22),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(23),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(24),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(25),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(26),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(27),
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(28),
      O => \data_p1[31]_i_1_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(29),
      O => \data_p1[32]_i_1_n_0\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(30),
      O => \data_p1[33]_i_1_n_0\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(31),
      O => \data_p1[34]_i_1_n_0\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(32),
      O => \data_p1[35]_i_1_n_0\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(33),
      O => \data_p1[36]_i_1_n_0\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(34),
      O => \data_p1[37]_i_1_n_0\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(35),
      O => \data_p1[38]_i_1_n_0\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(36),
      O => \data_p1[39]_i_1_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(0),
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(37),
      O => \data_p1[40]_i_1_n_0\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(38),
      O => \data_p1[41]_i_1_n_0\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(39),
      O => \data_p1[42]_i_1_n_0\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(40),
      O => \data_p1[43]_i_1_n_0\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(41),
      O => \data_p1[44]_i_1_n_0\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(42),
      O => \data_p1[45]_i_1_n_0\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(43),
      O => \data_p1[46]_i_1_n_0\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(44),
      O => \data_p1[47]_i_1_n_0\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(45),
      O => \data_p1[48]_i_1_n_0\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(46),
      O => \data_p1[49]_i_1_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(1),
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(47),
      O => \data_p1[50]_i_1_n_0\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(48),
      O => \data_p1[51]_i_1_n_0\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(49),
      O => \data_p1[52]_i_1_n_0\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(50),
      O => \data_p1[53]_i_1_n_0\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(51),
      O => \data_p1[54]_i_1_n_0\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(52),
      O => \data_p1[55]_i_1_n_0\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(53),
      O => \data_p1[56]_i_1_n_0\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(54),
      O => \data_p1[57]_i_1_n_0\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(55),
      O => \data_p1[58]_i_1_n_0\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(56),
      O => \data_p1[59]_i_1_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(2),
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(57),
      O => \data_p1[60]_i_1_n_0\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(58),
      O => \data_p1[61]_i_1_n_0\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(59),
      O => \data_p1[62]_i_1_n_0\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(60),
      O => \data_p1[63]_i_1_n_0\
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(67),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(61),
      O => \data_p1[67]_i_1_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(3),
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(71),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(62),
      O => \data_p1[71]_i_1_n_0\
    );
\data_p1[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(72),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(63),
      O => \data_p1[72]_i_1_n_0\
    );
\data_p1[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(73),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(64),
      O => \data_p1[73]_i_1_n_0\
    );
\data_p1[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(75),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(65),
      O => \data_p1[75]_i_1_n_0\
    );
\data_p1[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(76),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(66),
      O => \data_p1[76]_i_1_n_0\
    );
\data_p1[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(77),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(67),
      O => \data_p1[77]_i_1_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(4),
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"023A"
    )
        port map (
      I0 => ARVALID_Dummy,
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[81]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(81),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(68),
      O => \data_p1[81]_i_2_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(5),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[81]_0\(6),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(7),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(8),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(9),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(10),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(11),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(12),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(13),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(14),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(15),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(16),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(17),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(18),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(19),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(20),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(21),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(22),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(23),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(24),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(25),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(26),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(27),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(28),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(29),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(30),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(31),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(32),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(33),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(34),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(35),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(36),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \^data_p1_reg[75]_0\(0),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(37),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(38),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(39),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(40),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(41),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(42),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(43),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(44),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(45),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(46),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \^data_p1_reg[75]_0\(1),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(47),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(48),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(49),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(50),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(51),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(52),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(53),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(54),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(55),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(56),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \^data_p1_reg[75]_0\(2),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(57),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(58),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(59),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(60),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(61),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \^data_p1_reg[75]_0\(3),
      R => '0'
    );
\data_p1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[71]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(62),
      R => '0'
    );
\data_p1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[72]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(63),
      R => '0'
    );
\data_p1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[73]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(64),
      R => '0'
    );
\data_p1_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[75]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(65),
      R => '0'
    );
\data_p1_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[76]_i_1_n_0\,
      Q => p_1_in(12),
      R => '0'
    );
\data_p1_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[77]_i_1_n_0\,
      Q => p_1_in(13),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \^data_p1_reg[75]_0\(4),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2_n_0\,
      Q => p_1_in(17),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(5),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \^data_p1_reg[75]_0\(6),
      R => '0'
    );
\data_p2[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ARVALID_Dummy,
      O => load_p2
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(7),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(8),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(9),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(10),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(11),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(12),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(13),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(14),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(15),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(16),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(17),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(18),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(19),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(20),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(21),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(22),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(23),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(24),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(25),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(26),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(27),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(28),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(29),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(30),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(31),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(32),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(33),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(34),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(35),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(36),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(0),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(37),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(38),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(39),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(40),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(41),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(42),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(43),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(44),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(45),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(46),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(1),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(47),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(48),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(49),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(50),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(51),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(52),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(53),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(54),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(55),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(56),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(2),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(57),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(58),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(59),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(60),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(61),
      Q => data_p2(67),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(3),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(62),
      Q => data_p2(71),
      R => '0'
    );
\data_p2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(63),
      Q => data_p2(72),
      R => '0'
    );
\data_p2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(64),
      Q => data_p2(73),
      R => '0'
    );
\data_p2_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(65),
      Q => data_p2(75),
      R => '0'
    );
\data_p2_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(66),
      Q => data_p2(76),
      R => '0'
    );
\data_p2_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(67),
      Q => data_p2(77),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(4),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(68),
      Q => data_p2(81),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(5),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[81]_0\(6),
      Q => data_p2(9),
      R => '0'
    );
\end_from_4k1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_p1_reg[75]_0\(7),
      I1 => \^data_p1_reg[75]_0\(65),
      O => \data_p1_reg[10]_0\(3)
    );
\end_from_4k1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_p1_reg[75]_0\(6),
      I1 => \^data_p1_reg[75]_0\(64),
      O => \data_p1_reg[10]_0\(2)
    );
\end_from_4k1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_p1_reg[75]_0\(5),
      I1 => \^data_p1_reg[75]_0\(63),
      O => \data_p1_reg[10]_0\(1)
    );
\end_from_4k1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_p1_reg[75]_0\(4),
      I1 => \^data_p1_reg[75]_0\(62),
      O => \data_p1_reg[10]_0\(0)
    );
\end_from_4k1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_p1_reg[75]_0\(8),
      I1 => \^data_p1_reg[75]_0\(65),
      O => \data_p1_reg[11]_0\(0)
    );
end_from_4k1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_p1_reg[75]_0\(3),
      I1 => \^data_p1_reg[75]_0\(62),
      O => \data_p1_reg[6]_0\(3)
    );
end_from_4k1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_p1_reg[75]_0\(2),
      I1 => \^data_p1_reg[75]_0\(62),
      O => \data_p1_reg[6]_0\(2)
    );
end_from_4k1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_p1_reg[75]_0\(1),
      I1 => \^data_p1_reg[75]_0\(62),
      O => \data_p1_reg[6]_0\(1)
    );
end_from_4k1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_p1_reg[75]_0\(0),
      I1 => \^data_p1_reg[75]_0\(61),
      O => \data_p1_reg[6]_0\(0)
    );
last_sect_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => last_sect_reg,
      I2 => \FSM_sequential_state[1]_i_2_n_0\,
      O => ap_rst_n_0
    );
req_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECECEEE"
    )
        port map (
      I0 => req_handling_reg_1,
      I1 => req_valid,
      I2 => \^p_15_in\,
      I3 => req_handling_reg_2,
      I4 => \^sect_total_reg[6]\,
      O => req_handling_reg
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0333"
    )
        port map (
      I0 => ARVALID_Dummy,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \FSM_sequential_state[1]_i_2_n_0\,
      I4 => \^s_ready_t_reg_0\,
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^s_ready_t_reg_0\,
      R => \^sr\(0)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF00000000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => m_axi_gmem_ARREADY,
      I2 => \sect_total_buf_reg[19]\,
      I3 => \sect_total_buf_reg[19]_0\,
      I4 => \sect_total_buf_reg[19]_1\,
      I5 => req_handling_reg_1,
      O => \^p_15_in\
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(9),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(9),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(19),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(10),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(20),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(11),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(21),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(12),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(22),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(13),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(23),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(14),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(24),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(15),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(25),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(16),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(26),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(17),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(27),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(18),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(28),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(0),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(10),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(19),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(29),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(20),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(30),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(21),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(31),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(22),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(32),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(23),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(33),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(24),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(34),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(25),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(35),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(26),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(36),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(27),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(37),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(28),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(38),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(1),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(11),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(29),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(39),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(30),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(40),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(31),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(41),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(32),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(42),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(33),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(43),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(34),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(44),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(35),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(45),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(36),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(46),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(37),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(47),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(38),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(48),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(2),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(12),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(39),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(49),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(40),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(50),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(41),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(51),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(42),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(52),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(43),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(53),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(44),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(54),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(45),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(55),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(46),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(56),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(47),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(57),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(48),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(58),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(3),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(13),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(49),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(59),
      O => D(50)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => req_handling_reg_1,
      I1 => req_valid,
      I2 => \^p_15_in\,
      O => req_handling_reg_0(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(50),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(60),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(4),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(14),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(5),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(15),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(6),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(16),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(7),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(17),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(8),
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \^data_p1_reg[75]_0\(18),
      O => D(9)
    );
\sect_len_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2_0\(6),
      I1 => \sect_len_buf[3]_i_2_0\(1),
      I2 => \sect_len_buf[3]_i_2_0\(8),
      I3 => \sect_len_buf[3]_i_2_0\(7),
      I4 => \sect_len_buf[3]_i_3_n_0\,
      I5 => \sect_len_buf[3]_i_4_n_0\,
      O => \^sect_total_reg[6]\
    );
\sect_len_buf[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2_0\(14),
      I1 => \sect_len_buf[3]_i_2_0\(15),
      I2 => \sect_len_buf[3]_i_2_0\(16),
      I3 => \sect_len_buf[3]_i_2_0\(17),
      I4 => \sect_len_buf[3]_i_5_n_0\,
      O => \sect_len_buf[3]_i_3_n_0\
    );
\sect_len_buf[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2_0\(5),
      I1 => \sect_len_buf[3]_i_2_0\(9),
      I2 => \sect_len_buf[3]_i_2_0\(18),
      I3 => \sect_len_buf[3]_i_2_0\(19),
      I4 => \sect_len_buf[3]_i_6_n_0\,
      O => \sect_len_buf[3]_i_4_n_0\
    );
\sect_len_buf[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2_0\(13),
      I1 => \sect_len_buf[3]_i_2_0\(12),
      I2 => \sect_len_buf[3]_i_2_0\(11),
      I3 => \sect_len_buf[3]_i_2_0\(10),
      O => \sect_len_buf[3]_i_5_n_0\
    );
\sect_len_buf[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sect_len_buf[3]_i_2_0\(2),
      I1 => \sect_len_buf[3]_i_2_0\(0),
      I2 => \sect_len_buf[3]_i_2_0\(4),
      I3 => \sect_len_buf[3]_i_2_0\(3),
      O => \sect_len_buf[3]_i_6_n_0\
    );
\sect_total[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2_n_0\,
      O => E(0)
    );
\sect_total_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[6]_i_1_n_0\,
      CO(3) => \sect_total_reg[10]_i_1_n_0\,
      CO(2) => \sect_total_reg[10]_i_1_n_1\,
      CO(1) => \sect_total_reg[10]_i_1_n_2\,
      CO(0) => \sect_total_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(10 downto 7),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[10]_i_1_n_0\,
      CO(3) => \sect_total_reg[14]_i_1_n_0\,
      CO(2) => \sect_total_reg[14]_i_1_n_1\,
      CO(1) => \sect_total_reg[14]_i_1_n_2\,
      CO(0) => \sect_total_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(14 downto 11),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[14]_i_1_n_0\,
      CO(3) => \sect_total_reg[18]_i_1_n_0\,
      CO(2) => \sect_total_reg[18]_i_1_n_1\,
      CO(1) => \sect_total_reg[18]_i_1_n_2\,
      CO(0) => \sect_total_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(18 downto 15),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[18]_i_1_n_0\,
      CO(3 downto 0) => \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sect_total_reg[19]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \data_p1_reg[81]_0\(19),
      S(3 downto 1) => B"000",
      S(0) => p_1_in(17)
    );
\sect_total_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[2]_i_2_n_0\,
      CO(3) => \sect_total_reg[2]_i_1_n_0\,
      CO(2) => \sect_total_reg[2]_i_1_n_1\,
      CO(1) => \sect_total_reg[2]_i_1_n_2\,
      CO(0) => \sect_total_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^data_p1_reg[75]_0\(65),
      O(3 downto 1) => \data_p1_reg[81]_0\(2 downto 0),
      O(0) => \NLW_sect_total_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => p_1_in(17),
      S(2 downto 1) => p_1_in(13 downto 12),
      S(0) => \sect_total_reg[2]_0\(0)
    );
\sect_total_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[2]_i_4_n_0\,
      CO(3) => \sect_total_reg[2]_i_2_n_0\,
      CO(2) => \sect_total_reg[2]_i_2_n_1\,
      CO(1) => \sect_total_reg[2]_i_2_n_2\,
      CO(0) => \sect_total_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[75]_0\(65 downto 62),
      O(3 downto 0) => \NLW_sect_total_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sect_total_reg[2]\(3 downto 0)
    );
\sect_total_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[2]_i_4_n_0\,
      CO(2) => \sect_total_reg[2]_i_4_n_1\,
      CO(1) => \sect_total_reg[2]_i_4_n_2\,
      CO(0) => \sect_total_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \^data_p1_reg[75]_0\(62),
      DI(2) => \^data_p1_reg[75]_0\(62),
      DI(1 downto 0) => \^data_p1_reg[75]_0\(62 downto 61),
      O(3 downto 0) => \NLW_sect_total_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\sect_total_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[2]_i_1_n_0\,
      CO(3) => \sect_total_reg[6]_i_1_n_0\,
      CO(2) => \sect_total_reg[6]_i_1_n_1\,
      CO(1) => \sect_total_reg[6]_i_1_n_2\,
      CO(0) => \sect_total_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(6 downto 3),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF58080"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => ARVALID_Dummy,
      I3 => \state[1]_i_2_n_0\,
      I4 => req_valid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
        port map (
      I0 => req_valid,
      I1 => ARVALID_Dummy,
      I2 => state(1),
      I3 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1__0_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5700"
    )
        port map (
      I0 => \^p_15_in\,
      I1 => req_handling_reg_2,
      I2 => \^sect_total_reg[6]\,
      I3 => req_handling_reg_1,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => req_valid,
      R => \^sr\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice__parameterized0\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[64]_0\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \data_p2_reg[64]_0\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice__parameterized0\ : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice";
end \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[64]_0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair187";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair187";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[64]_0\(64 downto 0) <= \^data_p1_reg[64]_0\(64 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => m_axi_gmem_RVALID,
      I2 => RREADY_Dummy,
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5005EA40"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => m_axi_gmem_RVALID,
      I3 => RREADY_Dummy,
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[0]\,
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[10]\,
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[11]\,
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[12]\,
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[13]\,
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[14]\,
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[15]\,
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[16]\,
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[17]\,
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[18]\,
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[19]\,
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[1]\,
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[20]\,
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[21]\,
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[22]\,
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[23]\,
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[24]\,
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[25]\,
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[26]\,
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[27]\,
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[28]\,
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[29]\,
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[2]\,
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[30]\,
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[31]\,
      O => \data_p1[31]_i_1__0_n_0\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[32]\,
      O => \data_p1[32]_i_1__0_n_0\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(33),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[33]\,
      O => \data_p1[33]_i_1__0_n_0\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(34),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[34]\,
      O => \data_p1[34]_i_1__0_n_0\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(35),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[35]\,
      O => \data_p1[35]_i_1__0_n_0\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(36),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[36]\,
      O => \data_p1[36]_i_1__0_n_0\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(37),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[37]\,
      O => \data_p1[37]_i_1__0_n_0\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(38),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[38]\,
      O => \data_p1[38]_i_1__0_n_0\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(39),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[39]\,
      O => \data_p1[39]_i_1__0_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[3]\,
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(40),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[40]\,
      O => \data_p1[40]_i_1__0_n_0\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(41),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[41]\,
      O => \data_p1[41]_i_1__0_n_0\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(42),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[42]\,
      O => \data_p1[42]_i_1__0_n_0\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(43),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[43]\,
      O => \data_p1[43]_i_1__0_n_0\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(44),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[44]\,
      O => \data_p1[44]_i_1__0_n_0\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(45),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[45]\,
      O => \data_p1[45]_i_1__0_n_0\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(46),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[46]\,
      O => \data_p1[46]_i_1__0_n_0\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(47),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[47]\,
      O => \data_p1[47]_i_1__0_n_0\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(48),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[48]\,
      O => \data_p1[48]_i_1__0_n_0\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(49),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[49]\,
      O => \data_p1[49]_i_1__0_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[4]\,
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(50),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[50]\,
      O => \data_p1[50]_i_1__0_n_0\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(51),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[51]\,
      O => \data_p1[51]_i_1__0_n_0\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(52),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[52]\,
      O => \data_p1[52]_i_1__0_n_0\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(53),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[53]\,
      O => \data_p1[53]_i_1__0_n_0\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(54),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[54]\,
      O => \data_p1[54]_i_1__0_n_0\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(55),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[55]\,
      O => \data_p1[55]_i_1__0_n_0\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(56),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[56]\,
      O => \data_p1[56]_i_1__0_n_0\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(57),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[57]\,
      O => \data_p1[57]_i_1__0_n_0\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(58),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[58]\,
      O => \data_p1[58]_i_1__0_n_0\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(59),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[59]\,
      O => \data_p1[59]_i_1__0_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[5]\,
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(60),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[60]\,
      O => \data_p1[60]_i_1__0_n_0\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(61),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[61]\,
      O => \data_p1[61]_i_1__0_n_0\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(62),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[62]\,
      O => \data_p1[62]_i_1__0_n_0\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(63),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[63]\,
      O => \data_p1[63]_i_1__0_n_0\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B0"
    )
        port map (
      I0 => RREADY_Dummy,
      I1 => \state__0\(1),
      I2 => m_axi_gmem_RVALID,
      I3 => \state__0\(0),
      O => load_p1
    );
\data_p1[64]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(64),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[64]\,
      O => \data_p1[64]_i_2_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[6]\,
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[7]\,
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[8]\,
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[64]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[9]\,
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => \^data_p1_reg[64]_0\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => \^data_p1_reg[64]_0\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => \^data_p1_reg[64]_0\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(61),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(62),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(63),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_2_n_0\,
      Q => \^data_p1_reg[64]_0\(64),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => \^data_p1_reg[64]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => \^data_p1_reg[64]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \^data_p1_reg[64]_0\(9),
      R => '0'
    );
\data_p2[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \^s_ready_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(33),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(34),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(35),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(36),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(37),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(38),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(39),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(40),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(41),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(42),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(43),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(44),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(45),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(46),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(47),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(48),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(49),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(50),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(51),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(52),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(53),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(54),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(55),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(56),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(57),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(58),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(59),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(60),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(61),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(62),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(63),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(64),
      Q => \data_p2_reg_n_0_[64]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[64]_0\(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\dout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => RREADY_Dummy,
      I2 => \^data_p1_reg[64]_0\(64),
      I3 => \dout_reg[0]\,
      I4 => \dout_reg[0]_0\,
      O => pop
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \state__0\(1),
      I2 => RREADY_Dummy,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFF8800"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \^s_ready_t_reg_0\,
      I2 => RREADY_Dummy,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^q\(0),
      I1 => RREADY_Dummy,
      I2 => m_axi_gmem_RVALID,
      I3 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl is
  port (
    dout_vld_reg : out STD_LOGIC;
    pop : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sel : out STD_LOGIC;
    \dout_reg[74]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[74]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_valid : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    gmem_0_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[60]_0\ : in STD_LOGIC_VECTOR ( 60 downto 0 );
    \dout_reg[74]_2\ : in STD_LOGIC;
    \dout_reg[74]_3\ : in STD_LOGIC;
    \dout_reg[74]_4\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl is
  signal \^dout_reg[74]_0\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_reg[5][0]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][10]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][11]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][12]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][13]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][14]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][15]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][16]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][17]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][18]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][19]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][1]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][20]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][21]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][22]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][23]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][24]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][25]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][26]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][27]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][28]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][29]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][2]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][30]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][31]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][32]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][33]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][34]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][35]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][36]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][37]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][38]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][39]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][3]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][40]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][41]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][42]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][43]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][44]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][45]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][46]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][47]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][48]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][49]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][4]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][50]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][51]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][52]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][53]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][54]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][55]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][56]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][57]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][58]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][59]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][5]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][60]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][65]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][69]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][6]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][70]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][73]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][74]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][7]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][8]_srl6_n_0\ : STD_LOGIC;
  signal \mem_reg[5][9]_srl6_n_0\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal tmp_valid_i_2_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[5][0]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[5][0]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][10]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][10]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][11]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][11]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][12]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][12]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][13]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][13]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][14]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][14]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][15]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][15]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][16]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][16]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][17]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][17]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][18]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][18]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][19]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][19]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][1]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][1]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][20]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][20]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][21]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][21]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][22]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][22]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][23]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][23]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][24]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][24]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][25]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][25]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][26]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][26]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][27]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][27]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][28]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][28]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][29]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][29]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][2]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][2]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][30]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][30]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][31]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][31]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][32]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][32]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][33]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][33]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][34]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][34]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][35]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][35]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][36]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][36]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][37]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][37]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][38]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][38]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][39]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][39]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][3]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][3]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][40]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][40]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][41]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][41]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][42]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][42]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][43]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][43]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][44]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][44]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][45]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][45]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][46]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][46]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][47]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][47]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][48]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][48]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][49]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][49]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][4]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][4]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][50]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][50]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][51]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][51]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][52]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][52]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][53]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][53]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][54]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][54]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][55]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][55]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][56]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][56]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][57]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][57]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][58]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][58]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][59]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][59]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][5]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][5]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][60]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][60]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][65]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][65]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][65]_srl6 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg[5][65]_srl6_i_1\ : label is "soft_lutpair201";
  attribute srl_bus_name of \mem_reg[5][69]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][69]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][6]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][6]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][70]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][70]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][73]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][73]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][73]_srl6 ";
  attribute SOFT_HLUTNM of \mem_reg[5][73]_srl6_i_1\ : label is "soft_lutpair201";
  attribute srl_bus_name of \mem_reg[5][74]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][74]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][74]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][7]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][7]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][8]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][8]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 ";
  attribute srl_bus_name of \mem_reg[5][9]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] ";
  attribute srl_name of \mem_reg[5][9]_srl6\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 ";
  attribute SOFT_HLUTNM of \tmp_len[7]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of tmp_valid_i_2 : label is "soft_lutpair200";
begin
  \dout_reg[74]_0\(65 downto 0) <= \^dout_reg[74]_0\(65 downto 0);
  \in\(1 downto 0) <= \^in\(1 downto 0);
  pop <= \^pop\;
  sel <= \^sel\;
\dout[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4CC"
    )
        port map (
      I0 => rreq_valid,
      I1 => \dout_reg[0]_0\,
      I2 => ARREADY_Dummy,
      I3 => tmp_valid_reg,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][0]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][10]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][11]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][12]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][13]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][14]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][15]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][16]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][17]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][18]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][19]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][1]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][20]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][21]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][22]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][23]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][24]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][25]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][26]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][27]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][28]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][29]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][2]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][30]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][31]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][32]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][33]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][34]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][35]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][36]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][37]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][38]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][39]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][3]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][40]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][41]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][42]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][43]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][44]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][45]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][46]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][47]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][48]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][49]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][4]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][50]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][51]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][52]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][53]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][54]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][55]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][56]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][57]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][58]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][59]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][5]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][60]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(60),
      R => SR(0)
    );
\dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][65]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(61),
      R => SR(0)
    );
\dout_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][69]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(62),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][6]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(6),
      R => SR(0)
    );
\dout_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][70]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(63),
      R => SR(0)
    );
\dout_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][73]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(64),
      R => SR(0)
    );
\dout_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][74]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(65),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][7]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][8]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[5][9]_srl6_n_0\,
      Q => \^dout_reg[74]_0\(9),
      R => SR(0)
    );
\mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(0),
      Q => \mem_reg[5][0]_srl6_n_0\
    );
\mem_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gmem_0_ARREADY,
      I1 => Q(0),
      O => \^sel\
    );
\mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(10),
      Q => \mem_reg[5][10]_srl6_n_0\
    );
\mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(11),
      Q => \mem_reg[5][11]_srl6_n_0\
    );
\mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(12),
      Q => \mem_reg[5][12]_srl6_n_0\
    );
\mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(13),
      Q => \mem_reg[5][13]_srl6_n_0\
    );
\mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(14),
      Q => \mem_reg[5][14]_srl6_n_0\
    );
\mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(15),
      Q => \mem_reg[5][15]_srl6_n_0\
    );
\mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(16),
      Q => \mem_reg[5][16]_srl6_n_0\
    );
\mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(17),
      Q => \mem_reg[5][17]_srl6_n_0\
    );
\mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(18),
      Q => \mem_reg[5][18]_srl6_n_0\
    );
\mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(19),
      Q => \mem_reg[5][19]_srl6_n_0\
    );
\mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(1),
      Q => \mem_reg[5][1]_srl6_n_0\
    );
\mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(20),
      Q => \mem_reg[5][20]_srl6_n_0\
    );
\mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(21),
      Q => \mem_reg[5][21]_srl6_n_0\
    );
\mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(22),
      Q => \mem_reg[5][22]_srl6_n_0\
    );
\mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(23),
      Q => \mem_reg[5][23]_srl6_n_0\
    );
\mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(24),
      Q => \mem_reg[5][24]_srl6_n_0\
    );
\mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(25),
      Q => \mem_reg[5][25]_srl6_n_0\
    );
\mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(26),
      Q => \mem_reg[5][26]_srl6_n_0\
    );
\mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(27),
      Q => \mem_reg[5][27]_srl6_n_0\
    );
\mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(28),
      Q => \mem_reg[5][28]_srl6_n_0\
    );
\mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(29),
      Q => \mem_reg[5][29]_srl6_n_0\
    );
\mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(2),
      Q => \mem_reg[5][2]_srl6_n_0\
    );
\mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(30),
      Q => \mem_reg[5][30]_srl6_n_0\
    );
\mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(31),
      Q => \mem_reg[5][31]_srl6_n_0\
    );
\mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(32),
      Q => \mem_reg[5][32]_srl6_n_0\
    );
\mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(33),
      Q => \mem_reg[5][33]_srl6_n_0\
    );
\mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(34),
      Q => \mem_reg[5][34]_srl6_n_0\
    );
\mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(35),
      Q => \mem_reg[5][35]_srl6_n_0\
    );
\mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(36),
      Q => \mem_reg[5][36]_srl6_n_0\
    );
\mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(37),
      Q => \mem_reg[5][37]_srl6_n_0\
    );
\mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(38),
      Q => \mem_reg[5][38]_srl6_n_0\
    );
\mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(39),
      Q => \mem_reg[5][39]_srl6_n_0\
    );
\mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(3),
      Q => \mem_reg[5][3]_srl6_n_0\
    );
\mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(40),
      Q => \mem_reg[5][40]_srl6_n_0\
    );
\mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(41),
      Q => \mem_reg[5][41]_srl6_n_0\
    );
\mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(42),
      Q => \mem_reg[5][42]_srl6_n_0\
    );
\mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(43),
      Q => \mem_reg[5][43]_srl6_n_0\
    );
\mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(44),
      Q => \mem_reg[5][44]_srl6_n_0\
    );
\mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(45),
      Q => \mem_reg[5][45]_srl6_n_0\
    );
\mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(46),
      Q => \mem_reg[5][46]_srl6_n_0\
    );
\mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(47),
      Q => \mem_reg[5][47]_srl6_n_0\
    );
\mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(48),
      Q => \mem_reg[5][48]_srl6_n_0\
    );
\mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(49),
      Q => \mem_reg[5][49]_srl6_n_0\
    );
\mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(4),
      Q => \mem_reg[5][4]_srl6_n_0\
    );
\mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(50),
      Q => \mem_reg[5][50]_srl6_n_0\
    );
\mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(51),
      Q => \mem_reg[5][51]_srl6_n_0\
    );
\mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(52),
      Q => \mem_reg[5][52]_srl6_n_0\
    );
\mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(53),
      Q => \mem_reg[5][53]_srl6_n_0\
    );
\mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(54),
      Q => \mem_reg[5][54]_srl6_n_0\
    );
\mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(55),
      Q => \mem_reg[5][55]_srl6_n_0\
    );
\mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(56),
      Q => \mem_reg[5][56]_srl6_n_0\
    );
\mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(57),
      Q => \mem_reg[5][57]_srl6_n_0\
    );
\mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(58),
      Q => \mem_reg[5][58]_srl6_n_0\
    );
\mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(59),
      Q => \mem_reg[5][59]_srl6_n_0\
    );
\mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(5),
      Q => \mem_reg[5][5]_srl6_n_0\
    );
\mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(60),
      Q => \mem_reg[5][60]_srl6_n_0\
    );
\mem_reg[5][65]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[5][65]_srl6_n_0\
    );
\mem_reg[5][65]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sel\,
      I1 => \ap_CS_fsm_reg[3]\,
      O => \^in\(0)
    );
\mem_reg[5][69]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^sel\,
      Q => \mem_reg[5][69]_srl6_n_0\
    );
\mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(6),
      Q => \mem_reg[5][6]_srl6_n_0\
    );
\mem_reg[5][70]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[5][70]_srl6_n_0\
    );
\mem_reg[5][73]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[5][73]_srl6_n_0\
    );
\mem_reg[5][73]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sel\,
      I1 => \ap_CS_fsm_reg[3]\,
      O => \^in\(1)
    );
\mem_reg[5][74]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[5][74]_srl6_n_0\
    );
\mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(7),
      Q => \mem_reg[5][7]_srl6_n_0\
    );
\mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(8),
      Q => \mem_reg[5][8]_srl6_n_0\
    );
\mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[74]_2\,
      A1 => \dout_reg[74]_3\,
      A2 => \dout_reg[74]_4\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \dout_reg[60]_0\(9),
      Q => \mem_reg[5][9]_srl6_n_0\
    );
\tmp_len0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[74]_0\(65),
      O => \dout_reg[74]_1\(0)
    );
tmp_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[74]_0\(64),
      O => S(2)
    );
tmp_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[74]_0\(63),
      O => S(1)
    );
tmp_len0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[74]_0\(62),
      O => S(0)
    );
\tmp_len[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout_reg[74]_0\(61),
      O => D(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => tmp_valid_i_2_n_0,
      I1 => rreq_valid,
      I2 => tmp_valid_reg,
      I3 => ARREADY_Dummy,
      O => dout_vld_reg
    );
tmp_valid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dout_reg[74]_0\(64),
      I1 => \^dout_reg[74]_0\(63),
      I2 => \^dout_reg[74]_0\(61),
      I3 => \^dout_reg[74]_0\(65),
      I4 => \^dout_reg[74]_0\(62),
      O => tmp_valid_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl__parameterized0\ is
  port (
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl__parameterized0\ : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl";
end \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl__parameterized0\;

architecture STRUCTURE of \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl__parameterized0\ is
  signal last_burst : STD_LOGIC;
begin
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \dout_reg[0]_0\,
      Q => last_burst,
      R => SR(0)
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg,
      I2 => last_burst,
      O => din(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_regslice_both is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    out_V_TVALID : out STD_LOGIC;
    task_ap_done : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY : in STD_LOGIC;
    int_task_ap_done_reg : in STD_LOGIC;
    int_task_ap_done_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[7]_4\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[7]_5\ : in STD_LOGIC;
    \data_p2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_regslice_both : entity is "StreamingDataflowPartition_0_IODMA_hls_0_regslice_both";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_regslice_both;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_regslice_both is
  signal ack_in_t_i_1_n_0 : STD_LOGIC;
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_6_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  signal \^out_v_tvalid\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair53";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of ack_in_t_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_p1[7]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_p1[7]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_p1[7]_i_6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair54";
begin
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
  out_V_TVALID <= \^out_v_tvalid\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDFD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => out_V_TREADY,
      I2 => \state__0\(0),
      I3 => E(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC4C"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => E(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
ack_in_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F3C0C"
    )
        port map (
      I0 => E(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => out_V_TREADY,
      I4 => \^out_v_tready_int_regslice\,
      O => ack_in_t_i_1_n_0
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_1_n_0,
      Q => \^out_v_tready_int_regslice\,
      R => SR(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B300FFFFB300B300"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => out_V_TREADY,
      I3 => Q(1),
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => Q(0),
      O => D(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_0\,
      I1 => \data_p1[7]_i_4_n_0\,
      I2 => \data_p1_reg[7]_0\(0),
      I3 => \data_p1[7]_i_5_n_0\,
      I4 => \data_p1_reg[7]_1\(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCAACC00CCAA"
    )
        port map (
      I0 => \data_p1_reg[7]_2\(0),
      I1 => data_p2(0),
      I2 => \data_p1_reg[7]_3\(0),
      I3 => \data_p1[7]_i_6_n_0\,
      I4 => E(0),
      I5 => \data_p1_reg[7]_4\,
      O => \data_p1[0]_i_2_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \data_p1[1]_i_2_n_0\,
      I1 => \data_p1[7]_i_4_n_0\,
      I2 => \data_p1_reg[7]_0\(1),
      I3 => \data_p1[7]_i_5_n_0\,
      I4 => \data_p1_reg[7]_1\(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCAACC00CCAA"
    )
        port map (
      I0 => \data_p1_reg[7]_2\(1),
      I1 => data_p2(1),
      I2 => \data_p1_reg[7]_3\(1),
      I3 => \data_p1[7]_i_6_n_0\,
      I4 => E(0),
      I5 => \data_p1_reg[7]_4\,
      O => \data_p1[1]_i_2_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \data_p1[2]_i_2_n_0\,
      I1 => \data_p1[7]_i_4_n_0\,
      I2 => \data_p1_reg[7]_0\(2),
      I3 => \data_p1[7]_i_5_n_0\,
      I4 => \data_p1_reg[7]_1\(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCAACC00CCAA"
    )
        port map (
      I0 => \data_p1_reg[7]_2\(2),
      I1 => data_p2(2),
      I2 => \data_p1_reg[7]_3\(2),
      I3 => \data_p1[7]_i_6_n_0\,
      I4 => E(0),
      I5 => \data_p1_reg[7]_4\,
      O => \data_p1[2]_i_2_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \data_p1[3]_i_2_n_0\,
      I1 => \data_p1[7]_i_4_n_0\,
      I2 => \data_p1_reg[7]_0\(3),
      I3 => \data_p1[7]_i_5_n_0\,
      I4 => \data_p1_reg[7]_1\(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCAACC00CCAA"
    )
        port map (
      I0 => \data_p1_reg[7]_2\(3),
      I1 => data_p2(3),
      I2 => \data_p1_reg[7]_3\(3),
      I3 => \data_p1[7]_i_6_n_0\,
      I4 => E(0),
      I5 => \data_p1_reg[7]_4\,
      O => \data_p1[3]_i_2_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \data_p1[4]_i_2_n_0\,
      I1 => \data_p1[7]_i_4_n_0\,
      I2 => \data_p1_reg[7]_0\(4),
      I3 => \data_p1[7]_i_5_n_0\,
      I4 => \data_p1_reg[7]_1\(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCAACC00CCAA"
    )
        port map (
      I0 => \data_p1_reg[7]_2\(4),
      I1 => data_p2(4),
      I2 => \data_p1_reg[7]_3\(4),
      I3 => \data_p1[7]_i_6_n_0\,
      I4 => E(0),
      I5 => \data_p1_reg[7]_4\,
      O => \data_p1[4]_i_2_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \data_p1[5]_i_2_n_0\,
      I1 => \data_p1[7]_i_4_n_0\,
      I2 => \data_p1_reg[7]_0\(5),
      I3 => \data_p1[7]_i_5_n_0\,
      I4 => \data_p1_reg[7]_1\(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCAACC00CCAA"
    )
        port map (
      I0 => \data_p1_reg[7]_2\(5),
      I1 => data_p2(5),
      I2 => \data_p1_reg[7]_3\(5),
      I3 => \data_p1[7]_i_6_n_0\,
      I4 => E(0),
      I5 => \data_p1_reg[7]_4\,
      O => \data_p1[5]_i_2_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \data_p1[6]_i_2_n_0\,
      I1 => \data_p1[7]_i_4_n_0\,
      I2 => \data_p1_reg[7]_0\(6),
      I3 => \data_p1[7]_i_5_n_0\,
      I4 => \data_p1_reg[7]_1\(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCAACC00CCAA"
    )
        port map (
      I0 => \data_p1_reg[7]_2\(6),
      I1 => data_p2(6),
      I2 => \data_p1_reg[7]_3\(6),
      I3 => \data_p1[7]_i_6_n_0\,
      I4 => E(0),
      I5 => \data_p1_reg[7]_4\,
      O => \data_p1[6]_i_2_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AC0"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => E(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \data_p1[7]_i_3_n_0\,
      I1 => \data_p1[7]_i_4_n_0\,
      I2 => \data_p1_reg[7]_0\(7),
      I3 => \data_p1[7]_i_5_n_0\,
      I4 => \data_p1_reg[7]_1\(7),
      O => \data_p1[7]_i_2_n_0\
    );
\data_p1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCAACC00CCAA"
    )
        port map (
      I0 => \data_p1_reg[7]_2\(7),
      I1 => data_p2(7),
      I2 => \data_p1_reg[7]_3\(7),
      I3 => \data_p1[7]_i_6_n_0\,
      I4 => E(0),
      I5 => \data_p1_reg[7]_4\,
      O => \data_p1[7]_i_3_n_0\
    );
\data_p1[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => E(0),
      I3 => \data_p1_reg[7]_5\,
      O => \data_p1[7]_i_4_n_0\
    );
\data_p1[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => E(0),
      I3 => addr(0),
      I4 => \data_p1_reg[7]_5\,
      O => \data_p1[7]_i_5_n_0\
    );
\data_p1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      O => \data_p1[7]_i_6_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => out_V_TDATA(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => out_V_TDATA(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => out_V_TDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => out_V_TDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => out_V_TDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => out_V_TDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => out_V_TDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_0\,
      Q => out_V_TDATA(7),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[7]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[7]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[7]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[7]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[7]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[7]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[7]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[7]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4C"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => out_V_TREADY,
      O => \FSM_sequential_state_reg[0]_0\
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAAAAAFAAAA"
    )
        port map (
      I0 => int_task_ap_done_reg,
      I1 => out_V_TREADY,
      I2 => \state__0\(1),
      I3 => int_task_ap_done_reg_0,
      I4 => Q(1),
      I5 => \state__0\(0),
      O => task_ap_done
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880088"
    )
        port map (
      I0 => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      I1 => Q(1),
      I2 => out_V_TREADY,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => empty_n_reg
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^out_v_tvalid\,
      I2 => E(0),
      I3 => state(1),
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^out_v_tvalid\,
      I2 => state(1),
      I3 => E(0),
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => \^out_v_tvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0 is
  port (
    StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start : out STD_LOGIC;
    start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    Mem2Stream_Batch_64u_784u_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    numReps_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0 : entity is "StreamingDataflowPartition_0_IODMA_hls_0_start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0 is
  signal \^streamingdatawidthconverter_batch_64u_8u_98u_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__5_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \^start_for_streamingdatawidthconverter_batch_64u_8u_98u_u0_full_n\ : STD_LOGIC;
begin
  StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start <= \^streamingdatawidthconverter_batch_64u_8u_98u_u0_ap_start\;
  start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n <= \^start_for_streamingdatawidthconverter_batch_64u_8u_98u_u0_full_n\;
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^streamingdatawidthconverter_batch_64u_8u_98u_u0_ap_start\,
      I1 => Q(0),
      I2 => numReps_c_empty_n,
      O => empty_n_reg_0(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00FF"
    )
        port map (
      I0 => full_n,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => empty_n_i_3_n_0,
      I4 => \^streamingdatawidthconverter_batch_64u_8u_98u_u0_ap_start\,
      O => \empty_n_i_1__1_n_0\
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF000000000000"
    )
        port map (
      I0 => start_once_reg,
      I1 => \^start_for_streamingdatawidthconverter_batch_64u_8u_98u_u0_full_n\,
      I2 => Mem2Stream_Batch_64u_784u_U0_ap_start,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => Q(1),
      I5 => \^streamingdatawidthconverter_batch_64u_8u_98u_u0_ap_start\,
      O => full_n
    );
empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFBFBFBFBFBF"
    )
        port map (
      I0 => start_once_reg,
      I1 => \^start_for_streamingdatawidthconverter_batch_64u_8u_98u_u0_full_n\,
      I2 => Mem2Stream_Batch_64u_784u_U0_ap_start,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => Q(1),
      I5 => \^streamingdatawidthconverter_batch_64u_8u_98u_u0_ap_start\,
      O => empty_n_i_3_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => \^streamingdatawidthconverter_batch_64u_8u_98u_u0_ap_start\,
      R => SR(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FDFFF0F0"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => Mem2Stream_Batch_64u_784u_U0_ap_start,
      I4 => \^start_for_streamingdatawidthconverter_batch_64u_8u_98u_u0_full_n\,
      I5 => start_once_reg,
      O => \full_n_i_1__5_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_0\,
      Q => \^start_for_streamingdatawidthconverter_batch_64u_8u_98u_u0_full_n\,
      S => SR(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDDDDD2D222222"
    )
        port map (
      I0 => \mOutPtr_reg[0]_1\,
      I1 => start_once_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => Q(1),
      I4 => \^streamingdatawidthconverter_batch_64u_8u_98u_u0_ap_start\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBDBBB44442444"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => Mem2Stream_Batch_64u_784u_U0_ap_start,
      I3 => \^start_for_streamingdatawidthconverter_batch_64u_8u_98u_u0_full_n\,
      I4 => start_once_reg,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1 is
  port (
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \icmp_ln140_reg_119_reg[0]_0\ : out STD_LOGIC;
    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_reg : out STD_LOGIC;
    \gmem_addr_read_reg_123_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dma2dwc_full_n : in STD_LOGIC;
    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmem_0_RVALID : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    dout_vld_i_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1 : entity is "StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1 is
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal i_fu_50 : STD_LOGIC;
  signal \i_fu_50[10]_i_7_n_0\ : STD_LOGIC;
  signal \i_fu_50[10]_i_8_n_0\ : STD_LOGIC;
  signal \i_fu_50[10]_i_9_n_0\ : STD_LOGIC;
  signal \i_fu_50[6]_i_2_n_0\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[9]\ : STD_LOGIC;
  signal \icmp_ln140_reg_119_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln140_reg_119_reg_n_0_[0]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_50[10]_i_9\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i_fu_50[6]_i_2\ : label is "soft_lutpair12";
begin
\SRL_SIG[0][63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => Q(0),
      I2 => \icmp_ln140_reg_119_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => ap_CS_iter2_fsm_state3,
      I4 => dma2dwc_full_n,
      I5 => \SRL_SIG_reg[1][0]_0\,
      O => push
    );
\ap_CS_iter1_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF000"
    )
        port map (
      I0 => gmem_0_RVALID,
      I1 => \icmp_ln140_reg_119_reg_n_0_[0]\,
      I2 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      I3 => flow_control_loop_pipe_sequential_init_U_n_3,
      I4 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(1)
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => SR(0)
    );
\ap_CS_iter2_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8FFA8"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \icmp_ln140_reg_119_reg_n_0_[0]\,
      I2 => gmem_0_RVALID,
      I3 => ap_CS_iter2_fsm_state3,
      I4 => \icmp_ln140_reg_119_pp0_iter1_reg_reg_n_0_[0]\,
      I5 => dma2dwc_full_n,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter2_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8B8B8B8B8B8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_NS_iter2_fsm1,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => dma2dwc_full_n,
      I4 => \icmp_ln140_reg_119_pp0_iter1_reg_reg_n_0_[0]\,
      I5 => ap_CS_iter2_fsm_state3,
      O => \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
dout_vld_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020000000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_3,
      I1 => \icmp_ln140_reg_119_reg_n_0_[0]\,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => gmem_0_RVALID,
      I4 => Q(1),
      I5 => dout_vld_i_2,
      O => \icmp_ln140_reg_119_reg[0]_0\
    );
flow_control_loop_pipe_sequential_init_U: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init_1
     port map (
      D(10) => flow_control_loop_pipe_sequential_init_U_n_6,
      D(9) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(8) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(7) => flow_control_loop_pipe_sequential_init_U_n_9,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_10,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_11,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_12,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_13,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_14,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_15,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      E(0) => i_fu_50,
      Q(0) => Q(1),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \icmp_ln140_reg_119_pp0_iter1_reg_reg_n_0_[0]\,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      dma2dwc_full_n => dma2dwc_full_n,
      full_n_reg => flow_control_loop_pipe_sequential_init_U_n_3,
      gmem_0_RVALID => gmem_0_RVALID,
      grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_2,
      grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_reg_0 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_reg,
      \i_fu_50_reg[0]\ => \i_fu_50[10]_i_7_n_0\,
      \i_fu_50_reg[10]\(10) => \i_fu_50_reg_n_0_[10]\,
      \i_fu_50_reg[10]\(9) => \i_fu_50_reg_n_0_[9]\,
      \i_fu_50_reg[10]\(8) => \i_fu_50_reg_n_0_[8]\,
      \i_fu_50_reg[10]\(7) => \i_fu_50_reg_n_0_[7]\,
      \i_fu_50_reg[10]\(6) => \i_fu_50_reg_n_0_[6]\,
      \i_fu_50_reg[10]\(5) => \i_fu_50_reg_n_0_[5]\,
      \i_fu_50_reg[10]\(4) => \i_fu_50_reg_n_0_[4]\,
      \i_fu_50_reg[10]\(3) => \i_fu_50_reg_n_0_[3]\,
      \i_fu_50_reg[10]\(2) => \i_fu_50_reg_n_0_[2]\,
      \i_fu_50_reg[10]\(1) => \i_fu_50_reg_n_0_[1]\,
      \i_fu_50_reg[10]\(0) => \i_fu_50_reg_n_0_[0]\,
      \i_fu_50_reg[5]\ => \i_fu_50[10]_i_8_n_0\,
      \i_fu_50_reg[6]\ => \i_fu_50[6]_i_2_n_0\,
      \icmp_ln140_reg_119_reg[0]\ => \icmp_ln140_reg_119_reg_n_0_[0]\
    );
\gmem_addr_read_reg_123_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(0),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(0),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(10),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(10),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(11),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(11),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(12),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(12),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(13),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(13),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(14),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(14),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(15),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(15),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(16),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(16),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(17),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(17),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(18),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(18),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(19),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(19),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(1),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(1),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(20),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(20),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(21),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(21),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(22),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(22),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(23),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(23),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(24),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(24),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(25),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(25),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(26),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(26),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(27),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(27),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(28),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(28),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(29),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(29),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(2),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(2),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(30),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(30),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(31),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(31),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(32),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(32),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(33),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(33),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(34),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(34),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(35),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(35),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(36),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(36),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(37),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(37),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(38),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(38),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(39),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(39),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(3),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(3),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(40),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(40),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(41),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(41),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(42),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(42),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(43),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(43),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(44),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(44),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(45),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(45),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(46),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(46),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(47),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(47),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(48),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(48),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(49),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(49),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(4),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(4),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(50),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(50),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(51),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(51),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(52),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(52),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(53),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(53),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(54),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(54),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(55),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(55),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(56),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(56),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(57),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(57),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(58),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(58),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(59),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(59),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(5),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(5),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(60),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(60),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(61),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(61),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(62),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(62),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(63),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(63),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(6),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(6),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(7),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(7),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(8),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(8),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(9),
      Q => \gmem_addr_read_reg_123_reg[63]_0\(9),
      R => '0'
    );
\i_fu_50[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \i_fu_50_reg_n_0_[5]\,
      I1 => \i_fu_50_reg_n_0_[4]\,
      I2 => \i_fu_50_reg_n_0_[6]\,
      I3 => \i_fu_50_reg_n_0_[7]\,
      I4 => \i_fu_50_reg_n_0_[8]\,
      I5 => \i_fu_50_reg_n_0_[10]\,
      O => \i_fu_50[10]_i_7_n_0\
    );
\i_fu_50[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \i_fu_50_reg_n_0_[3]\,
      I1 => \i_fu_50_reg_n_0_[6]\,
      I2 => \i_fu_50_reg_n_0_[4]\,
      I3 => \i_fu_50_reg_n_0_[10]\,
      I4 => \i_fu_50[10]_i_9_n_0\,
      I5 => \i_fu_50_reg_n_0_[7]\,
      O => \i_fu_50[10]_i_8_n_0\
    );
\i_fu_50[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_fu_50_reg_n_0_[0]\,
      I1 => \i_fu_50_reg_n_0_[1]\,
      O => \i_fu_50[10]_i_9_n_0\
    );
\i_fu_50[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \i_fu_50_reg_n_0_[2]\,
      I1 => \i_fu_50_reg_n_0_[1]\,
      I2 => \i_fu_50_reg_n_0_[0]\,
      I3 => \i_fu_50_reg_n_0_[3]\,
      O => \i_fu_50[6]_i_2_n_0\
    );
\i_fu_50_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \i_fu_50_reg_n_0_[0]\,
      R => '0'
    );
\i_fu_50_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \i_fu_50_reg_n_0_[10]\,
      R => '0'
    );
\i_fu_50_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \i_fu_50_reg_n_0_[1]\,
      R => '0'
    );
\i_fu_50_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \i_fu_50_reg_n_0_[2]\,
      R => '0'
    );
\i_fu_50_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \i_fu_50_reg_n_0_[3]\,
      R => '0'
    );
\i_fu_50_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \i_fu_50_reg_n_0_[4]\,
      R => '0'
    );
\i_fu_50_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \i_fu_50_reg_n_0_[5]\,
      R => '0'
    );
\i_fu_50_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \i_fu_50_reg_n_0_[6]\,
      R => '0'
    );
\i_fu_50_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \i_fu_50_reg_n_0_[7]\,
      R => '0'
    );
\i_fu_50_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \i_fu_50_reg_n_0_[8]\,
      R => '0'
    );
\i_fu_50_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \i_fu_50_reg_n_0_[9]\,
      R => '0'
    );
\icmp_ln140_reg_119_pp0_iter1_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A800A8"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \icmp_ln140_reg_119_reg_n_0_[0]\,
      I2 => gmem_0_RVALID,
      I3 => ap_CS_iter2_fsm_state3,
      I4 => \icmp_ln140_reg_119_pp0_iter1_reg_reg_n_0_[0]\,
      I5 => dma2dwc_full_n,
      O => ap_NS_iter2_fsm1
    );
\icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => \icmp_ln140_reg_119_reg_n_0_[0]\,
      Q => \icmp_ln140_reg_119_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln140_reg_119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => \icmp_ln140_reg_119_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11 is
  port (
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \gmem_addr_read_reg_123_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full_n_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    dma2dwc_full_n : in STD_LOGIC;
    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gmem_0_RVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][63]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    \SRL_SIG_reg[0][63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11 : entity is "StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11 is
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0 : STD_LOGIC;
  signal dout_vld_i_4_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal gmem_addr_read_reg_123 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal i_fu_50 : STD_LOGIC;
  signal \i_fu_50[6]_i_5_n_0\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_fu_50_reg_n_0_[6]\ : STD_LOGIC;
  signal icmp_ln140_reg_119 : STD_LOGIC;
  signal icmp_ln140_reg_119_pp0_iter1_reg : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
begin
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(0),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(0),
      O => \gmem_addr_read_reg_123_reg[63]_0\(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(10),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(10),
      O => \gmem_addr_read_reg_123_reg[63]_0\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(11),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(11),
      O => \gmem_addr_read_reg_123_reg[63]_0\(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(12),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(12),
      O => \gmem_addr_read_reg_123_reg[63]_0\(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(13),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(13),
      O => \gmem_addr_read_reg_123_reg[63]_0\(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(14),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(14),
      O => \gmem_addr_read_reg_123_reg[63]_0\(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(15),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(15),
      O => \gmem_addr_read_reg_123_reg[63]_0\(15)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(16),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(16),
      O => \gmem_addr_read_reg_123_reg[63]_0\(16)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(17),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(17),
      O => \gmem_addr_read_reg_123_reg[63]_0\(17)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(18),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(18),
      O => \gmem_addr_read_reg_123_reg[63]_0\(18)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(19),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(19),
      O => \gmem_addr_read_reg_123_reg[63]_0\(19)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(1),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(1),
      O => \gmem_addr_read_reg_123_reg[63]_0\(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(20),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(20),
      O => \gmem_addr_read_reg_123_reg[63]_0\(20)
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(21),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(21),
      O => \gmem_addr_read_reg_123_reg[63]_0\(21)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(22),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(22),
      O => \gmem_addr_read_reg_123_reg[63]_0\(22)
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(23),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(23),
      O => \gmem_addr_read_reg_123_reg[63]_0\(23)
    );
\SRL_SIG[0][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(24),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(24),
      O => \gmem_addr_read_reg_123_reg[63]_0\(24)
    );
\SRL_SIG[0][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(25),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(25),
      O => \gmem_addr_read_reg_123_reg[63]_0\(25)
    );
\SRL_SIG[0][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(26),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(26),
      O => \gmem_addr_read_reg_123_reg[63]_0\(26)
    );
\SRL_SIG[0][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(27),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(27),
      O => \gmem_addr_read_reg_123_reg[63]_0\(27)
    );
\SRL_SIG[0][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(28),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(28),
      O => \gmem_addr_read_reg_123_reg[63]_0\(28)
    );
\SRL_SIG[0][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(29),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(29),
      O => \gmem_addr_read_reg_123_reg[63]_0\(29)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(2),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(2),
      O => \gmem_addr_read_reg_123_reg[63]_0\(2)
    );
\SRL_SIG[0][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(30),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(30),
      O => \gmem_addr_read_reg_123_reg[63]_0\(30)
    );
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(31),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(31),
      O => \gmem_addr_read_reg_123_reg[63]_0\(31)
    );
\SRL_SIG[0][32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(32),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(32),
      O => \gmem_addr_read_reg_123_reg[63]_0\(32)
    );
\SRL_SIG[0][33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(33),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(33),
      O => \gmem_addr_read_reg_123_reg[63]_0\(33)
    );
\SRL_SIG[0][34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(34),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(34),
      O => \gmem_addr_read_reg_123_reg[63]_0\(34)
    );
\SRL_SIG[0][35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(35),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(35),
      O => \gmem_addr_read_reg_123_reg[63]_0\(35)
    );
\SRL_SIG[0][36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(36),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(36),
      O => \gmem_addr_read_reg_123_reg[63]_0\(36)
    );
\SRL_SIG[0][37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(37),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(37),
      O => \gmem_addr_read_reg_123_reg[63]_0\(37)
    );
\SRL_SIG[0][38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(38),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(38),
      O => \gmem_addr_read_reg_123_reg[63]_0\(38)
    );
\SRL_SIG[0][39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(39),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(39),
      O => \gmem_addr_read_reg_123_reg[63]_0\(39)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(3),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(3),
      O => \gmem_addr_read_reg_123_reg[63]_0\(3)
    );
\SRL_SIG[0][40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(40),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(40),
      O => \gmem_addr_read_reg_123_reg[63]_0\(40)
    );
\SRL_SIG[0][41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(41),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(41),
      O => \gmem_addr_read_reg_123_reg[63]_0\(41)
    );
\SRL_SIG[0][42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(42),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(42),
      O => \gmem_addr_read_reg_123_reg[63]_0\(42)
    );
\SRL_SIG[0][43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(43),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(43),
      O => \gmem_addr_read_reg_123_reg[63]_0\(43)
    );
\SRL_SIG[0][44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(44),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(44),
      O => \gmem_addr_read_reg_123_reg[63]_0\(44)
    );
\SRL_SIG[0][45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(45),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(45),
      O => \gmem_addr_read_reg_123_reg[63]_0\(45)
    );
\SRL_SIG[0][46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(46),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(46),
      O => \gmem_addr_read_reg_123_reg[63]_0\(46)
    );
\SRL_SIG[0][47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(47),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(47),
      O => \gmem_addr_read_reg_123_reg[63]_0\(47)
    );
\SRL_SIG[0][48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(48),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(48),
      O => \gmem_addr_read_reg_123_reg[63]_0\(48)
    );
\SRL_SIG[0][49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(49),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(49),
      O => \gmem_addr_read_reg_123_reg[63]_0\(49)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(4),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(4),
      O => \gmem_addr_read_reg_123_reg[63]_0\(4)
    );
\SRL_SIG[0][50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(50),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(50),
      O => \gmem_addr_read_reg_123_reg[63]_0\(50)
    );
\SRL_SIG[0][51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(51),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(51),
      O => \gmem_addr_read_reg_123_reg[63]_0\(51)
    );
\SRL_SIG[0][52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(52),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(52),
      O => \gmem_addr_read_reg_123_reg[63]_0\(52)
    );
\SRL_SIG[0][53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(53),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(53),
      O => \gmem_addr_read_reg_123_reg[63]_0\(53)
    );
\SRL_SIG[0][54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(54),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(54),
      O => \gmem_addr_read_reg_123_reg[63]_0\(54)
    );
\SRL_SIG[0][55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(55),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(55),
      O => \gmem_addr_read_reg_123_reg[63]_0\(55)
    );
\SRL_SIG[0][56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(56),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(56),
      O => \gmem_addr_read_reg_123_reg[63]_0\(56)
    );
\SRL_SIG[0][57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(57),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(57),
      O => \gmem_addr_read_reg_123_reg[63]_0\(57)
    );
\SRL_SIG[0][58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(58),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(58),
      O => \gmem_addr_read_reg_123_reg[63]_0\(58)
    );
\SRL_SIG[0][59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(59),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(59),
      O => \gmem_addr_read_reg_123_reg[63]_0\(59)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(5),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(5),
      O => \gmem_addr_read_reg_123_reg[63]_0\(5)
    );
\SRL_SIG[0][60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(60),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(60),
      O => \gmem_addr_read_reg_123_reg[63]_0\(60)
    );
\SRL_SIG[0][61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(61),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(61),
      O => \gmem_addr_read_reg_123_reg[63]_0\(61)
    );
\SRL_SIG[0][62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(62),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(62),
      O => \gmem_addr_read_reg_123_reg[63]_0\(62)
    );
\SRL_SIG[0][63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(63),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(63),
      O => \gmem_addr_read_reg_123_reg[63]_0\(63)
    );
\SRL_SIG[0][63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => dma2dwc_full_n,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => icmp_ln140_reg_119_pp0_iter1_reg,
      I3 => \SRL_SIG_reg[0][63]\,
      I4 => Q(2),
      O => full_n_reg
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(6),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(6),
      O => \gmem_addr_read_reg_123_reg[63]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(7),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(7),
      O => \gmem_addr_read_reg_123_reg[63]_0\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(8),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(8),
      O => \gmem_addr_read_reg_123_reg[63]_0\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => gmem_addr_read_reg_123(9),
      I1 => Q(2),
      I2 => \SRL_SIG_reg[0][63]\,
      I3 => \SRL_SIG_reg[0][63]_0\(9),
      O => \gmem_addr_read_reg_123_reg[63]_0\(9)
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF000"
    )
        port map (
      I0 => icmp_ln140_reg_119,
      I1 => gmem_0_RVALID,
      I2 => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      I3 => flow_control_loop_pipe_sequential_init_U_n_3,
      I4 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(1)
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => SR(0)
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8FFA8"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => gmem_0_RVALID,
      I2 => icmp_ln140_reg_119,
      I3 => ap_CS_iter2_fsm_state3,
      I4 => dma2dwc_full_n,
      I5 => icmp_ln140_reg_119_pp0_iter1_reg,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8B8B8B8B8B8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_NS_iter2_fsm1,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => icmp_ln140_reg_119_pp0_iter1_reg,
      I4 => dma2dwc_full_n,
      I5 => ap_CS_iter2_fsm_state3,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
dout_vld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAEAEAEAAA"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_3,
      I2 => dout_vld_i_4_n_0,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \SRL_SIG_reg[0][63]\,
      O => \ap_CS_fsm_reg[10]_0\
    );
dout_vld_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => gmem_0_RVALID,
      I2 => Q(3),
      I3 => icmp_ln140_reg_119,
      O => dout_vld_i_4_n_0
    );
flow_control_loop_pipe_sequential_init_U: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init_2
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => i_fu_50,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      \ap_CS_fsm_reg[11]_0\ => \SRL_SIG_reg[0][63]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      dma2dwc_full_n => dma2dwc_full_n,
      gmem_0_RVALID => gmem_0_RVALID,
      grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_2,
      \i_fu_50_reg[0]\ => \i_fu_50[6]_i_5_n_0\,
      \i_fu_50_reg[6]\(6) => flow_control_loop_pipe_sequential_init_U_n_7,
      \i_fu_50_reg[6]\(5) => flow_control_loop_pipe_sequential_init_U_n_8,
      \i_fu_50_reg[6]\(4) => flow_control_loop_pipe_sequential_init_U_n_9,
      \i_fu_50_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_10,
      \i_fu_50_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      \i_fu_50_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      \i_fu_50_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      \i_fu_50_reg[6]_0\(6) => \i_fu_50_reg_n_0_[6]\,
      \i_fu_50_reg[6]_0\(5) => \i_fu_50_reg_n_0_[5]\,
      \i_fu_50_reg[6]_0\(4) => \i_fu_50_reg_n_0_[4]\,
      \i_fu_50_reg[6]_0\(3) => \i_fu_50_reg_n_0_[3]\,
      \i_fu_50_reg[6]_0\(2) => \i_fu_50_reg_n_0_[2]\,
      \i_fu_50_reg[6]_0\(1) => \i_fu_50_reg_n_0_[1]\,
      \i_fu_50_reg[6]_0\(0) => \i_fu_50_reg_n_0_[0]\,
      icmp_ln140_reg_119 => icmp_ln140_reg_119,
      icmp_ln140_reg_119_pp0_iter1_reg => icmp_ln140_reg_119_pp0_iter1_reg,
      \icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_3
    );
\gmem_addr_read_reg_123_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(0),
      Q => gmem_addr_read_reg_123(0),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(10),
      Q => gmem_addr_read_reg_123(10),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(11),
      Q => gmem_addr_read_reg_123(11),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(12),
      Q => gmem_addr_read_reg_123(12),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(13),
      Q => gmem_addr_read_reg_123(13),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(14),
      Q => gmem_addr_read_reg_123(14),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(15),
      Q => gmem_addr_read_reg_123(15),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(16),
      Q => gmem_addr_read_reg_123(16),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(17),
      Q => gmem_addr_read_reg_123(17),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(18),
      Q => gmem_addr_read_reg_123(18),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(19),
      Q => gmem_addr_read_reg_123(19),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(1),
      Q => gmem_addr_read_reg_123(1),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(20),
      Q => gmem_addr_read_reg_123(20),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(21),
      Q => gmem_addr_read_reg_123(21),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(22),
      Q => gmem_addr_read_reg_123(22),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(23),
      Q => gmem_addr_read_reg_123(23),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(24),
      Q => gmem_addr_read_reg_123(24),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(25),
      Q => gmem_addr_read_reg_123(25),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(26),
      Q => gmem_addr_read_reg_123(26),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(27),
      Q => gmem_addr_read_reg_123(27),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(28),
      Q => gmem_addr_read_reg_123(28),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(29),
      Q => gmem_addr_read_reg_123(29),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(2),
      Q => gmem_addr_read_reg_123(2),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(30),
      Q => gmem_addr_read_reg_123(30),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(31),
      Q => gmem_addr_read_reg_123(31),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(32),
      Q => gmem_addr_read_reg_123(32),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(33),
      Q => gmem_addr_read_reg_123(33),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(34),
      Q => gmem_addr_read_reg_123(34),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(35),
      Q => gmem_addr_read_reg_123(35),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(36),
      Q => gmem_addr_read_reg_123(36),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(37),
      Q => gmem_addr_read_reg_123(37),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(38),
      Q => gmem_addr_read_reg_123(38),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(39),
      Q => gmem_addr_read_reg_123(39),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(3),
      Q => gmem_addr_read_reg_123(3),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(40),
      Q => gmem_addr_read_reg_123(40),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(41),
      Q => gmem_addr_read_reg_123(41),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(42),
      Q => gmem_addr_read_reg_123(42),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(43),
      Q => gmem_addr_read_reg_123(43),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(44),
      Q => gmem_addr_read_reg_123(44),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(45),
      Q => gmem_addr_read_reg_123(45),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(46),
      Q => gmem_addr_read_reg_123(46),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(47),
      Q => gmem_addr_read_reg_123(47),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(48),
      Q => gmem_addr_read_reg_123(48),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(49),
      Q => gmem_addr_read_reg_123(49),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(4),
      Q => gmem_addr_read_reg_123(4),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(50),
      Q => gmem_addr_read_reg_123(50),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(51),
      Q => gmem_addr_read_reg_123(51),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(52),
      Q => gmem_addr_read_reg_123(52),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(53),
      Q => gmem_addr_read_reg_123(53),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(54),
      Q => gmem_addr_read_reg_123(54),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(55),
      Q => gmem_addr_read_reg_123(55),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(56),
      Q => gmem_addr_read_reg_123(56),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(57),
      Q => gmem_addr_read_reg_123(57),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(58),
      Q => gmem_addr_read_reg_123(58),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(59),
      Q => gmem_addr_read_reg_123(59),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(5),
      Q => gmem_addr_read_reg_123(5),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(60),
      Q => gmem_addr_read_reg_123(60),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(61),
      Q => gmem_addr_read_reg_123(61),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(62),
      Q => gmem_addr_read_reg_123(62),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(63),
      Q => gmem_addr_read_reg_123(63),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(6),
      Q => gmem_addr_read_reg_123(6),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(7),
      Q => gmem_addr_read_reg_123(7),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(8),
      Q => gmem_addr_read_reg_123(8),
      R => '0'
    );
\gmem_addr_read_reg_123_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => dout(9),
      Q => gmem_addr_read_reg_123(9),
      R => '0'
    );
\i_fu_50[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i_fu_50_reg_n_0_[1]\,
      I1 => \i_fu_50_reg_n_0_[0]\,
      O => \i_fu_50[6]_i_5_n_0\
    );
\i_fu_50_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \i_fu_50_reg_n_0_[0]\,
      R => '0'
    );
\i_fu_50_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \i_fu_50_reg_n_0_[1]\,
      R => '0'
    );
\i_fu_50_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \i_fu_50_reg_n_0_[2]\,
      R => '0'
    );
\i_fu_50_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \i_fu_50_reg_n_0_[3]\,
      R => '0'
    );
\i_fu_50_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \i_fu_50_reg_n_0_[4]\,
      R => '0'
    );
\i_fu_50_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \i_fu_50_reg_n_0_[5]\,
      R => '0'
    );
\i_fu_50_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_50,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \i_fu_50_reg_n_0_[6]\,
      R => '0'
    );
\icmp_ln140_reg_119_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A800A8"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => gmem_0_RVALID,
      I2 => icmp_ln140_reg_119,
      I3 => ap_CS_iter2_fsm_state3,
      I4 => dma2dwc_full_n,
      I5 => icmp_ln140_reg_119_pp0_iter1_reg,
      O => ap_NS_iter2_fsm1
    );
\icmp_ln140_reg_119_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => icmp_ln140_reg_119,
      Q => icmp_ln140_reg_119_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln140_reg_119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => icmp_ln140_reg_119,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1 is
  port (
    \icmp_ln529_reg_207_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \icmp_ln529_reg_207_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln529_reg_207_reg[0]_2\ : out STD_LOGIC;
    full_n : out STD_LOGIC;
    \out_V_TDATA_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ei_fu_44_reg[55]_0\ : out STD_LOGIC_VECTOR ( 55 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dma2dwc_num_data_valid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dma2dwc_empty_n : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    \data_p2_reg[7]\ : in STD_LOGIC;
    \data_p2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[1]\ : in STD_LOGIC;
    \data_p2_reg[2]\ : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC;
    \data_p2_reg[4]\ : in STD_LOGIC;
    \data_p2_reg[5]\ : in STD_LOGIC;
    \data_p2_reg[6]\ : in STD_LOGIC;
    \icmp_ln526_fu_106_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \ei_fu_44_reg[55]_1\ : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1 : entity is "StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_o_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ei_fu_440 : STD_LOGIC;
  signal \^ei_fu_44_reg[55]_0\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal icmp_ln526_fu_106_p2 : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln526_fu_106_p2_carry__1_n_3\ : STD_LOGIC;
  signal icmp_ln526_fu_106_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln526_fu_106_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln526_fu_106_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln526_fu_106_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln526_reg_203_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln529_reg_207[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln529_reg_207[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln529_reg_207[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln529_reg_207[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln529_reg_207[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln529_reg_207[0]_i_9_n_0\ : STD_LOGIC;
  signal \^icmp_ln529_reg_207_reg[0]_0\ : STD_LOGIC;
  signal o_4_fu_124_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \o_4_fu_124_p2_carry__0_n_0\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__0_n_1\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__0_n_2\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__0_n_3\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__1_n_0\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__1_n_1\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__1_n_2\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__1_n_3\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__2_n_0\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__2_n_1\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__2_n_2\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__2_n_3\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__3_n_0\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__3_n_1\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__3_n_2\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__3_n_3\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__4_n_0\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__4_n_1\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__4_n_2\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__4_n_3\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__5_n_0\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__5_n_1\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__5_n_2\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__5_n_3\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__6_n_2\ : STD_LOGIC;
  signal \o_4_fu_124_p2_carry__6_n_3\ : STD_LOGIC;
  signal o_4_fu_124_p2_carry_n_0 : STD_LOGIC;
  signal o_4_fu_124_p2_carry_n_1 : STD_LOGIC;
  signal o_4_fu_124_p2_carry_n_2 : STD_LOGIC;
  signal o_4_fu_124_p2_carry_n_3 : STD_LOGIC;
  signal o_fu_48 : STD_LOGIC;
  signal \o_fu_48[31]_i_5_n_0\ : STD_LOGIC;
  signal \o_fu_48[31]_i_8_n_0\ : STD_LOGIC;
  signal \o_fu_48[31]_i_9_n_0\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[0]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[10]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[11]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[12]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[13]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[14]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[15]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[16]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[17]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[18]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[19]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[1]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[20]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[21]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[22]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[23]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[24]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[25]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[26]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[27]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[28]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[29]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[2]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[30]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[31]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[3]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[4]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[5]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[6]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[7]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[8]\ : STD_LOGIC;
  signal \o_fu_48_reg_n_0_[9]\ : STD_LOGIC;
  signal t_1_fu_112_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal t_fu_52 : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[10]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[11]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[12]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[13]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[14]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[15]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[16]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[17]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[18]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[19]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[20]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[21]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[22]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[23]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[24]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[25]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[26]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[27]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[28]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[29]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[30]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[31]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[8]\ : STD_LOGIC;
  signal \t_fu_52_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln526_fu_106_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln526_fu_106_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln526_fu_106_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln526_fu_106_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_4_fu_124_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_4_fu_124_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair51";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3\ : label is "soft_lutpair50";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of o_4_fu_124_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_124_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_124_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_124_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_124_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_124_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_124_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_124_p2_carry__6\ : label is 35;
begin
  E(0) <= \^e\(0);
  \ei_fu_44_reg[55]_0\(55 downto 0) <= \^ei_fu_44_reg[55]_0\(55 downto 0);
  \icmp_ln529_reg_207_reg[0]_0\ <= \^icmp_ln529_reg_207_reg[0]_0\;
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_0,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_iter1_fsm[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => ap_NS_iter1_fsm(1)
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\ei_fu_44[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => Q(1),
      I2 => out_V_TREADY_int_regslice,
      I3 => \^icmp_ln529_reg_207_reg[0]_0\,
      I4 => dma2dwc_empty_n,
      I5 => \icmp_ln526_reg_203_reg_n_0_[0]\,
      O => \^e\(0)
    );
\ei_fu_44_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(0),
      Q => \^ei_fu_44_reg[55]_0\(0),
      R => ei_fu_440
    );
\ei_fu_44_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(10),
      Q => \^ei_fu_44_reg[55]_0\(10),
      R => ei_fu_440
    );
\ei_fu_44_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(11),
      Q => \^ei_fu_44_reg[55]_0\(11),
      R => ei_fu_440
    );
\ei_fu_44_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(12),
      Q => \^ei_fu_44_reg[55]_0\(12),
      R => ei_fu_440
    );
\ei_fu_44_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(13),
      Q => \^ei_fu_44_reg[55]_0\(13),
      R => ei_fu_440
    );
\ei_fu_44_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(14),
      Q => \^ei_fu_44_reg[55]_0\(14),
      R => ei_fu_440
    );
\ei_fu_44_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(15),
      Q => \^ei_fu_44_reg[55]_0\(15),
      R => ei_fu_440
    );
\ei_fu_44_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(16),
      Q => \^ei_fu_44_reg[55]_0\(16),
      R => ei_fu_440
    );
\ei_fu_44_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(17),
      Q => \^ei_fu_44_reg[55]_0\(17),
      R => ei_fu_440
    );
\ei_fu_44_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(18),
      Q => \^ei_fu_44_reg[55]_0\(18),
      R => ei_fu_440
    );
\ei_fu_44_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(19),
      Q => \^ei_fu_44_reg[55]_0\(19),
      R => ei_fu_440
    );
\ei_fu_44_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(1),
      Q => \^ei_fu_44_reg[55]_0\(1),
      R => ei_fu_440
    );
\ei_fu_44_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(20),
      Q => \^ei_fu_44_reg[55]_0\(20),
      R => ei_fu_440
    );
\ei_fu_44_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(21),
      Q => \^ei_fu_44_reg[55]_0\(21),
      R => ei_fu_440
    );
\ei_fu_44_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(22),
      Q => \^ei_fu_44_reg[55]_0\(22),
      R => ei_fu_440
    );
\ei_fu_44_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(23),
      Q => \^ei_fu_44_reg[55]_0\(23),
      R => ei_fu_440
    );
\ei_fu_44_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(24),
      Q => \^ei_fu_44_reg[55]_0\(24),
      R => ei_fu_440
    );
\ei_fu_44_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(25),
      Q => \^ei_fu_44_reg[55]_0\(25),
      R => ei_fu_440
    );
\ei_fu_44_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(26),
      Q => \^ei_fu_44_reg[55]_0\(26),
      R => ei_fu_440
    );
\ei_fu_44_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(27),
      Q => \^ei_fu_44_reg[55]_0\(27),
      R => ei_fu_440
    );
\ei_fu_44_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(28),
      Q => \^ei_fu_44_reg[55]_0\(28),
      R => ei_fu_440
    );
\ei_fu_44_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(29),
      Q => \^ei_fu_44_reg[55]_0\(29),
      R => ei_fu_440
    );
\ei_fu_44_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(2),
      Q => \^ei_fu_44_reg[55]_0\(2),
      R => ei_fu_440
    );
\ei_fu_44_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(30),
      Q => \^ei_fu_44_reg[55]_0\(30),
      R => ei_fu_440
    );
\ei_fu_44_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(31),
      Q => \^ei_fu_44_reg[55]_0\(31),
      R => ei_fu_440
    );
\ei_fu_44_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(32),
      Q => \^ei_fu_44_reg[55]_0\(32),
      R => ei_fu_440
    );
\ei_fu_44_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(33),
      Q => \^ei_fu_44_reg[55]_0\(33),
      R => ei_fu_440
    );
\ei_fu_44_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(34),
      Q => \^ei_fu_44_reg[55]_0\(34),
      R => ei_fu_440
    );
\ei_fu_44_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(35),
      Q => \^ei_fu_44_reg[55]_0\(35),
      R => ei_fu_440
    );
\ei_fu_44_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(36),
      Q => \^ei_fu_44_reg[55]_0\(36),
      R => ei_fu_440
    );
\ei_fu_44_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(37),
      Q => \^ei_fu_44_reg[55]_0\(37),
      R => ei_fu_440
    );
\ei_fu_44_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(38),
      Q => \^ei_fu_44_reg[55]_0\(38),
      R => ei_fu_440
    );
\ei_fu_44_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(39),
      Q => \^ei_fu_44_reg[55]_0\(39),
      R => ei_fu_440
    );
\ei_fu_44_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(3),
      Q => \^ei_fu_44_reg[55]_0\(3),
      R => ei_fu_440
    );
\ei_fu_44_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(40),
      Q => \^ei_fu_44_reg[55]_0\(40),
      R => ei_fu_440
    );
\ei_fu_44_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(41),
      Q => \^ei_fu_44_reg[55]_0\(41),
      R => ei_fu_440
    );
\ei_fu_44_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(42),
      Q => \^ei_fu_44_reg[55]_0\(42),
      R => ei_fu_440
    );
\ei_fu_44_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(43),
      Q => \^ei_fu_44_reg[55]_0\(43),
      R => ei_fu_440
    );
\ei_fu_44_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(44),
      Q => \^ei_fu_44_reg[55]_0\(44),
      R => ei_fu_440
    );
\ei_fu_44_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(45),
      Q => \^ei_fu_44_reg[55]_0\(45),
      R => ei_fu_440
    );
\ei_fu_44_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(46),
      Q => \^ei_fu_44_reg[55]_0\(46),
      R => ei_fu_440
    );
\ei_fu_44_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(47),
      Q => \^ei_fu_44_reg[55]_0\(47),
      R => ei_fu_440
    );
\ei_fu_44_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(48),
      Q => \^ei_fu_44_reg[55]_0\(48),
      R => ei_fu_440
    );
\ei_fu_44_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(49),
      Q => \^ei_fu_44_reg[55]_0\(49),
      R => ei_fu_440
    );
\ei_fu_44_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(4),
      Q => \^ei_fu_44_reg[55]_0\(4),
      R => ei_fu_440
    );
\ei_fu_44_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(50),
      Q => \^ei_fu_44_reg[55]_0\(50),
      R => ei_fu_440
    );
\ei_fu_44_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(51),
      Q => \^ei_fu_44_reg[55]_0\(51),
      R => ei_fu_440
    );
\ei_fu_44_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(52),
      Q => \^ei_fu_44_reg[55]_0\(52),
      R => ei_fu_440
    );
\ei_fu_44_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(53),
      Q => \^ei_fu_44_reg[55]_0\(53),
      R => ei_fu_440
    );
\ei_fu_44_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(54),
      Q => \^ei_fu_44_reg[55]_0\(54),
      R => ei_fu_440
    );
\ei_fu_44_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(55),
      Q => \^ei_fu_44_reg[55]_0\(55),
      R => ei_fu_440
    );
\ei_fu_44_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(5),
      Q => \^ei_fu_44_reg[55]_0\(5),
      R => ei_fu_440
    );
\ei_fu_44_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(6),
      Q => \^ei_fu_44_reg[55]_0\(6),
      R => ei_fu_440
    );
\ei_fu_44_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(7),
      Q => \^ei_fu_44_reg[55]_0\(7),
      R => ei_fu_440
    );
\ei_fu_44_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(8),
      Q => \^ei_fu_44_reg[55]_0\(8),
      R => ei_fu_440
    );
\ei_fu_44_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \ei_fu_44_reg[55]_1\(9),
      Q => \^ei_fu_44_reg[55]_0\(9),
      R => ei_fu_440
    );
flow_control_loop_pipe_sequential_init_U: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln526_fu_106_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => o_fu_48,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => ap_sig_allocacmp_o_3(20),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => ap_sig_allocacmp_o_3(18),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm[3]_i_2_n_0\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_3,
      ap_loop_init_int_reg_0(0) => ei_fu_440,
      ap_loop_init_int_reg_1(0) => o_4_fu_124_p2(0),
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_o_3(15 downto 13) => ap_sig_allocacmp_o_3(31 downto 29),
      ap_sig_allocacmp_o_3(12 downto 9) => ap_sig_allocacmp_o_3(24 downto 21),
      ap_sig_allocacmp_o_3(8 downto 5) => ap_sig_allocacmp_o_3(12 downto 9),
      ap_sig_allocacmp_o_3(4 downto 0) => ap_sig_allocacmp_o_3(4 downto 0),
      dma2dwc_empty_n => dma2dwc_empty_n,
      empty_n_reg => flow_control_loop_pipe_sequential_init_U_n_0,
      empty_n_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_8,
      grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg_0(0) => t_fu_52,
      grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg_1(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg_1(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      \icmp_ln526_fu_106_p2_carry__1\(27 downto 0) => \icmp_ln526_fu_106_p2_carry__1_0\(27 downto 0),
      \icmp_ln526_reg_203_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_2,
      \icmp_ln526_reg_203_reg[0]_0\ => \icmp_ln526_reg_203_reg_n_0_[0]\,
      \icmp_ln529_reg_207_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      \icmp_ln529_reg_207_reg[0]_0\ => \icmp_ln529_reg_207[0]_i_2_n_0\,
      \icmp_ln529_reg_207_reg[0]_1\ => \icmp_ln529_reg_207[0]_i_3_n_0\,
      \icmp_ln529_reg_207_reg[0]_2\ => \^icmp_ln529_reg_207_reg[0]_0\,
      \o_fu_48_reg[0]\ => \o_fu_48[31]_i_5_n_0\,
      \o_fu_48_reg[0]_0\(18 downto 13) => o_4_fu_124_p2(31 downto 26),
      \o_fu_48_reg[0]_0\(12 downto 10) => o_4_fu_124_p2(23 downto 21),
      \o_fu_48_reg[0]_0\(9) => o_4_fu_124_p2(19),
      \o_fu_48_reg[0]_0\(8) => o_4_fu_124_p2(17),
      \o_fu_48_reg[0]_0\(7 downto 5) => o_4_fu_124_p2(15 downto 13),
      \o_fu_48_reg[0]_0\(4) => o_4_fu_124_p2(9),
      \o_fu_48_reg[0]_0\(3 downto 2) => o_4_fu_124_p2(6 downto 5),
      \o_fu_48_reg[0]_0\(1 downto 0) => o_4_fu_124_p2(2 downto 1),
      \o_fu_48_reg[0]_1\ => \o_fu_48[31]_i_8_n_0\,
      \o_fu_48_reg[16]\(3 downto 2) => ap_sig_allocacmp_o_3(16 downto 15),
      \o_fu_48_reg[16]\(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      \o_fu_48_reg[16]\(0) => ap_sig_allocacmp_o_3(13),
      \o_fu_48_reg[28]\(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      \o_fu_48_reg[28]\(2) => ap_sig_allocacmp_o_3(27),
      \o_fu_48_reg[28]\(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      \o_fu_48_reg[28]\(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      \o_fu_48_reg[31]\(31) => \o_fu_48_reg_n_0_[31]\,
      \o_fu_48_reg[31]\(30) => \o_fu_48_reg_n_0_[30]\,
      \o_fu_48_reg[31]\(29) => \o_fu_48_reg_n_0_[29]\,
      \o_fu_48_reg[31]\(28) => \o_fu_48_reg_n_0_[28]\,
      \o_fu_48_reg[31]\(27) => \o_fu_48_reg_n_0_[27]\,
      \o_fu_48_reg[31]\(26) => \o_fu_48_reg_n_0_[26]\,
      \o_fu_48_reg[31]\(25) => \o_fu_48_reg_n_0_[25]\,
      \o_fu_48_reg[31]\(24) => \o_fu_48_reg_n_0_[24]\,
      \o_fu_48_reg[31]\(23) => \o_fu_48_reg_n_0_[23]\,
      \o_fu_48_reg[31]\(22) => \o_fu_48_reg_n_0_[22]\,
      \o_fu_48_reg[31]\(21) => \o_fu_48_reg_n_0_[21]\,
      \o_fu_48_reg[31]\(20) => \o_fu_48_reg_n_0_[20]\,
      \o_fu_48_reg[31]\(19) => \o_fu_48_reg_n_0_[19]\,
      \o_fu_48_reg[31]\(18) => \o_fu_48_reg_n_0_[18]\,
      \o_fu_48_reg[31]\(17) => \o_fu_48_reg_n_0_[17]\,
      \o_fu_48_reg[31]\(16) => \o_fu_48_reg_n_0_[16]\,
      \o_fu_48_reg[31]\(15) => \o_fu_48_reg_n_0_[15]\,
      \o_fu_48_reg[31]\(14) => \o_fu_48_reg_n_0_[14]\,
      \o_fu_48_reg[31]\(13) => \o_fu_48_reg_n_0_[13]\,
      \o_fu_48_reg[31]\(12) => \o_fu_48_reg_n_0_[12]\,
      \o_fu_48_reg[31]\(11) => \o_fu_48_reg_n_0_[11]\,
      \o_fu_48_reg[31]\(10) => \o_fu_48_reg_n_0_[10]\,
      \o_fu_48_reg[31]\(9) => \o_fu_48_reg_n_0_[9]\,
      \o_fu_48_reg[31]\(8) => \o_fu_48_reg_n_0_[8]\,
      \o_fu_48_reg[31]\(7) => \o_fu_48_reg_n_0_[7]\,
      \o_fu_48_reg[31]\(6) => \o_fu_48_reg_n_0_[6]\,
      \o_fu_48_reg[31]\(5) => \o_fu_48_reg_n_0_[5]\,
      \o_fu_48_reg[31]\(4) => \o_fu_48_reg_n_0_[4]\,
      \o_fu_48_reg[31]\(3) => \o_fu_48_reg_n_0_[3]\,
      \o_fu_48_reg[31]\(2) => \o_fu_48_reg_n_0_[2]\,
      \o_fu_48_reg[31]\(1) => \o_fu_48_reg_n_0_[1]\,
      \o_fu_48_reg[31]\(0) => \o_fu_48_reg_n_0_[0]\,
      \o_fu_48_reg[8]\(3) => ap_sig_allocacmp_o_3(8),
      \o_fu_48_reg[8]\(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      \o_fu_48_reg[8]\(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      \o_fu_48_reg[8]\(0) => ap_sig_allocacmp_o_3(5),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \t_fu_52_reg[21]\(3) => flow_control_loop_pipe_sequential_init_U_n_47,
      \t_fu_52_reg[21]\(2) => flow_control_loop_pipe_sequential_init_U_n_48,
      \t_fu_52_reg[21]\(1) => flow_control_loop_pipe_sequential_init_U_n_49,
      \t_fu_52_reg[21]\(0) => flow_control_loop_pipe_sequential_init_U_n_50,
      \t_fu_52_reg[31]\(31 downto 0) => t_1_fu_112_p2(31 downto 0),
      \t_fu_52_reg[31]_0\(31) => \t_fu_52_reg_n_0_[31]\,
      \t_fu_52_reg[31]_0\(30) => \t_fu_52_reg_n_0_[30]\,
      \t_fu_52_reg[31]_0\(29) => \t_fu_52_reg_n_0_[29]\,
      \t_fu_52_reg[31]_0\(28) => \t_fu_52_reg_n_0_[28]\,
      \t_fu_52_reg[31]_0\(27) => \t_fu_52_reg_n_0_[27]\,
      \t_fu_52_reg[31]_0\(26) => \t_fu_52_reg_n_0_[26]\,
      \t_fu_52_reg[31]_0\(25) => \t_fu_52_reg_n_0_[25]\,
      \t_fu_52_reg[31]_0\(24) => \t_fu_52_reg_n_0_[24]\,
      \t_fu_52_reg[31]_0\(23) => \t_fu_52_reg_n_0_[23]\,
      \t_fu_52_reg[31]_0\(22) => \t_fu_52_reg_n_0_[22]\,
      \t_fu_52_reg[31]_0\(21) => \t_fu_52_reg_n_0_[21]\,
      \t_fu_52_reg[31]_0\(20) => \t_fu_52_reg_n_0_[20]\,
      \t_fu_52_reg[31]_0\(19) => \t_fu_52_reg_n_0_[19]\,
      \t_fu_52_reg[31]_0\(18) => \t_fu_52_reg_n_0_[18]\,
      \t_fu_52_reg[31]_0\(17) => \t_fu_52_reg_n_0_[17]\,
      \t_fu_52_reg[31]_0\(16) => \t_fu_52_reg_n_0_[16]\,
      \t_fu_52_reg[31]_0\(15) => \t_fu_52_reg_n_0_[15]\,
      \t_fu_52_reg[31]_0\(14) => \t_fu_52_reg_n_0_[14]\,
      \t_fu_52_reg[31]_0\(13) => \t_fu_52_reg_n_0_[13]\,
      \t_fu_52_reg[31]_0\(12) => \t_fu_52_reg_n_0_[12]\,
      \t_fu_52_reg[31]_0\(11) => \t_fu_52_reg_n_0_[11]\,
      \t_fu_52_reg[31]_0\(10) => \t_fu_52_reg_n_0_[10]\,
      \t_fu_52_reg[31]_0\(9) => \t_fu_52_reg_n_0_[9]\,
      \t_fu_52_reg[31]_0\(8) => \t_fu_52_reg_n_0_[8]\,
      \t_fu_52_reg[31]_0\(7) => \t_fu_52_reg_n_0_[7]\,
      \t_fu_52_reg[31]_0\(6) => \t_fu_52_reg_n_0_[6]\,
      \t_fu_52_reg[31]_0\(5) => \t_fu_52_reg_n_0_[5]\,
      \t_fu_52_reg[31]_0\(4) => \t_fu_52_reg_n_0_[4]\,
      \t_fu_52_reg[31]_0\(3) => \t_fu_52_reg_n_0_[3]\,
      \t_fu_52_reg[31]_0\(2) => \t_fu_52_reg_n_0_[2]\,
      \t_fu_52_reg[31]_0\(1) => \t_fu_52_reg_n_0_[1]\,
      \t_fu_52_reg[31]_0\(0) => \t_fu_52_reg_n_0_[0]\,
      \t_fu_52_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_83,
      \t_fu_52_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_84,
      \t_fu_52_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_85,
      \t_fu_52_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_86
    );
icmp_ln526_fu_106_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln526_fu_106_p2_carry_n_0,
      CO(2) => icmp_ln526_fu_106_p2_carry_n_1,
      CO(1) => icmp_ln526_fu_106_p2_carry_n_2,
      CO(0) => icmp_ln526_fu_106_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln526_fu_106_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_83,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_84,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_85,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_86
    );
\icmp_ln526_fu_106_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln526_fu_106_p2_carry_n_0,
      CO(3) => \icmp_ln526_fu_106_p2_carry__0_n_0\,
      CO(2) => \icmp_ln526_fu_106_p2_carry__0_n_1\,
      CO(1) => \icmp_ln526_fu_106_p2_carry__0_n_2\,
      CO(0) => \icmp_ln526_fu_106_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln526_fu_106_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_47,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_48,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_49,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_50
    );
\icmp_ln526_fu_106_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln526_fu_106_p2_carry__0_n_0\,
      CO(3) => \NLW_icmp_ln526_fu_106_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln526_fu_106_p2,
      CO(1) => \icmp_ln526_fu_106_p2_carry__1_n_2\,
      CO(0) => \icmp_ln526_fu_106_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln526_fu_106_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_46
    );
\icmp_ln526_reg_203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => \icmp_ln526_reg_203_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln529_reg_207[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \icmp_ln529_reg_207[0]_i_5_n_0\,
      I1 => \o_fu_48_reg_n_0_[2]\,
      I2 => \o_fu_48_reg_n_0_[1]\,
      I3 => \o_fu_48_reg_n_0_[5]\,
      I4 => \o_fu_48_reg_n_0_[4]\,
      I5 => \icmp_ln529_reg_207[0]_i_6_n_0\,
      O => \icmp_ln529_reg_207[0]_i_2_n_0\
    );
\icmp_ln529_reg_207[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \o_fu_48_reg_n_0_[12]\,
      I1 => \o_fu_48_reg_n_0_[15]\,
      I2 => \o_fu_48_reg_n_0_[23]\,
      I3 => \o_fu_48_reg_n_0_[30]\,
      I4 => \icmp_ln529_reg_207[0]_i_7_n_0\,
      O => \icmp_ln529_reg_207[0]_i_3_n_0\
    );
\icmp_ln529_reg_207[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \o_fu_48_reg_n_0_[16]\,
      I1 => \o_fu_48_reg_n_0_[13]\,
      I2 => \o_fu_48_reg_n_0_[10]\,
      I3 => \o_fu_48_reg_n_0_[9]\,
      O => \icmp_ln529_reg_207[0]_i_5_n_0\
    );
\icmp_ln529_reg_207[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \o_fu_48_reg_n_0_[24]\,
      I1 => \o_fu_48_reg_n_0_[27]\,
      I2 => \o_fu_48_reg_n_0_[29]\,
      I3 => \o_fu_48_reg_n_0_[31]\,
      I4 => \icmp_ln529_reg_207[0]_i_9_n_0\,
      O => \icmp_ln529_reg_207[0]_i_6_n_0\
    );
\icmp_ln529_reg_207[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \o_fu_48_reg_n_0_[3]\,
      I1 => \o_fu_48_reg_n_0_[0]\,
      I2 => \o_fu_48_reg_n_0_[11]\,
      I3 => \o_fu_48_reg_n_0_[8]\,
      O => \icmp_ln529_reg_207[0]_i_7_n_0\
    );
\icmp_ln529_reg_207[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \o_fu_48_reg_n_0_[22]\,
      I1 => \o_fu_48_reg_n_0_[21]\,
      I2 => \o_fu_48_reg_n_0_[20]\,
      I3 => \o_fu_48_reg_n_0_[18]\,
      O => \icmp_ln529_reg_207[0]_i_9_n_0\
    );
\icmp_ln529_reg_207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \^icmp_ln529_reg_207_reg[0]_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_0,
      I1 => \^icmp_ln529_reg_207_reg[0]_0\,
      I2 => \icmp_ln526_reg_203_reg_n_0_[0]\,
      I3 => push,
      I4 => dma2dwc_num_data_valid(0),
      O => \icmp_ln529_reg_207_reg[0]_1\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777E7788888188"
    )
        port map (
      I0 => dma2dwc_num_data_valid(0),
      I1 => push,
      I2 => \icmp_ln526_reg_203_reg_n_0_[0]\,
      I3 => \^icmp_ln529_reg_207_reg[0]_0\,
      I4 => flow_control_loop_pipe_sequential_init_U_n_0,
      I5 => dma2dwc_num_data_valid(1),
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_0,
      I1 => \^icmp_ln529_reg_207_reg[0]_0\,
      I2 => \icmp_ln526_reg_203_reg_n_0_[0]\,
      I3 => push,
      O => full_n
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_0,
      I1 => \^icmp_ln529_reg_207_reg[0]_0\,
      I2 => \icmp_ln526_reg_203_reg_n_0_[0]\,
      I3 => push,
      O => \icmp_ln529_reg_207_reg[0]_2\
    );
o_4_fu_124_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_4_fu_124_p2_carry_n_0,
      CO(2) => o_4_fu_124_p2_carry_n_1,
      CO(1) => o_4_fu_124_p2_carry_n_2,
      CO(0) => o_4_fu_124_p2_carry_n_3,
      CYINIT => ap_sig_allocacmp_o_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_124_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_o_3(4 downto 1)
    );
\o_4_fu_124_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_4_fu_124_p2_carry_n_0,
      CO(3) => \o_4_fu_124_p2_carry__0_n_0\,
      CO(2) => \o_4_fu_124_p2_carry__0_n_1\,
      CO(1) => \o_4_fu_124_p2_carry__0_n_2\,
      CO(0) => \o_4_fu_124_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_124_p2(8 downto 5),
      S(3) => ap_sig_allocacmp_o_3(8),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      S(0) => ap_sig_allocacmp_o_3(5)
    );
\o_4_fu_124_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_124_p2_carry__0_n_0\,
      CO(3) => \o_4_fu_124_p2_carry__1_n_0\,
      CO(2) => \o_4_fu_124_p2_carry__1_n_1\,
      CO(1) => \o_4_fu_124_p2_carry__1_n_2\,
      CO(0) => \o_4_fu_124_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_124_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_o_3(12 downto 9)
    );
\o_4_fu_124_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_124_p2_carry__1_n_0\,
      CO(3) => \o_4_fu_124_p2_carry__2_n_0\,
      CO(2) => \o_4_fu_124_p2_carry__2_n_1\,
      CO(1) => \o_4_fu_124_p2_carry__2_n_2\,
      CO(0) => \o_4_fu_124_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_124_p2(16 downto 13),
      S(3 downto 2) => ap_sig_allocacmp_o_3(16 downto 15),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(0) => ap_sig_allocacmp_o_3(13)
    );
\o_4_fu_124_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_124_p2_carry__2_n_0\,
      CO(3) => \o_4_fu_124_p2_carry__3_n_0\,
      CO(2) => \o_4_fu_124_p2_carry__3_n_1\,
      CO(1) => \o_4_fu_124_p2_carry__3_n_2\,
      CO(0) => \o_4_fu_124_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_124_p2(20 downto 17),
      S(3) => ap_sig_allocacmp_o_3(20),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => ap_sig_allocacmp_o_3(18),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\o_4_fu_124_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_124_p2_carry__3_n_0\,
      CO(3) => \o_4_fu_124_p2_carry__4_n_0\,
      CO(2) => \o_4_fu_124_p2_carry__4_n_1\,
      CO(1) => \o_4_fu_124_p2_carry__4_n_2\,
      CO(0) => \o_4_fu_124_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_124_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_o_3(24 downto 21)
    );
\o_4_fu_124_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_124_p2_carry__4_n_0\,
      CO(3) => \o_4_fu_124_p2_carry__5_n_0\,
      CO(2) => \o_4_fu_124_p2_carry__5_n_1\,
      CO(1) => \o_4_fu_124_p2_carry__5_n_2\,
      CO(0) => \o_4_fu_124_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_124_p2(28 downto 25),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(2) => ap_sig_allocacmp_o_3(27),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_27
    );
\o_4_fu_124_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_124_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_o_4_fu_124_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_4_fu_124_p2_carry__6_n_2\,
      CO(0) => \o_4_fu_124_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_o_4_fu_124_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => o_4_fu_124_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_o_3(31 downto 29)
    );
\o_fu_48[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => o_4_fu_124_p2(7),
      I1 => o_4_fu_124_p2(8),
      I2 => o_4_fu_124_p2(3),
      I3 => o_4_fu_124_p2(4),
      I4 => \o_fu_48[31]_i_9_n_0\,
      O => \o_fu_48[31]_i_5_n_0\
    );
\o_fu_48[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => o_4_fu_124_p2(25),
      I1 => o_4_fu_124_p2(24),
      I2 => o_4_fu_124_p2(20),
      I3 => o_4_fu_124_p2(18),
      O => \o_fu_48[31]_i_8_n_0\
    );
\o_fu_48[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => o_4_fu_124_p2(16),
      I1 => o_4_fu_124_p2(12),
      I2 => o_4_fu_124_p2(11),
      I3 => o_4_fu_124_p2(10),
      O => \o_fu_48[31]_i_9_n_0\
    );
\o_fu_48_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(0),
      Q => \o_fu_48_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(10),
      Q => \o_fu_48_reg_n_0_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(11),
      Q => \o_fu_48_reg_n_0_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(12),
      Q => \o_fu_48_reg_n_0_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(13),
      Q => \o_fu_48_reg_n_0_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(14),
      Q => \o_fu_48_reg_n_0_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(15),
      Q => \o_fu_48_reg_n_0_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(16),
      Q => \o_fu_48_reg_n_0_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(17),
      Q => \o_fu_48_reg_n_0_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(18),
      Q => \o_fu_48_reg_n_0_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(19),
      Q => \o_fu_48_reg_n_0_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(1),
      Q => \o_fu_48_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(20),
      Q => \o_fu_48_reg_n_0_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(21),
      Q => \o_fu_48_reg_n_0_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(22),
      Q => \o_fu_48_reg_n_0_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(23),
      Q => \o_fu_48_reg_n_0_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(24),
      Q => \o_fu_48_reg_n_0_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(25),
      Q => \o_fu_48_reg_n_0_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(26),
      Q => \o_fu_48_reg_n_0_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(27),
      Q => \o_fu_48_reg_n_0_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(28),
      Q => \o_fu_48_reg_n_0_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(29),
      Q => \o_fu_48_reg_n_0_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(2),
      Q => \o_fu_48_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(30),
      Q => \o_fu_48_reg_n_0_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(31),
      Q => \o_fu_48_reg_n_0_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(3),
      Q => \o_fu_48_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(4),
      Q => \o_fu_48_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(5),
      Q => \o_fu_48_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(6),
      Q => \o_fu_48_reg_n_0_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(7),
      Q => \o_fu_48_reg_n_0_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(8),
      Q => \o_fu_48_reg_n_0_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\o_fu_48_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => o_4_fu_124_p2(9),
      Q => \o_fu_48_reg_n_0_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\out_V_TDATA_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => \data_p2_reg[0]\,
      I1 => \data_p2_reg[7]_0\(0),
      I2 => \^e\(0),
      I3 => \^icmp_ln529_reg_207_reg[0]_0\,
      I4 => \^ei_fu_44_reg[55]_0\(0),
      O => \out_V_TDATA_reg_reg[7]\(0)
    );
\out_V_TDATA_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => \data_p2_reg[1]\,
      I1 => \data_p2_reg[7]_0\(1),
      I2 => \^e\(0),
      I3 => \^icmp_ln529_reg_207_reg[0]_0\,
      I4 => \^ei_fu_44_reg[55]_0\(1),
      O => \out_V_TDATA_reg_reg[7]\(1)
    );
\out_V_TDATA_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => \data_p2_reg[2]\,
      I1 => \data_p2_reg[7]_0\(2),
      I2 => \^e\(0),
      I3 => \^icmp_ln529_reg_207_reg[0]_0\,
      I4 => \^ei_fu_44_reg[55]_0\(2),
      O => \out_V_TDATA_reg_reg[7]\(2)
    );
\out_V_TDATA_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => \data_p2_reg[3]\,
      I1 => \data_p2_reg[7]_0\(3),
      I2 => \^e\(0),
      I3 => \^icmp_ln529_reg_207_reg[0]_0\,
      I4 => \^ei_fu_44_reg[55]_0\(3),
      O => \out_V_TDATA_reg_reg[7]\(3)
    );
\out_V_TDATA_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => \data_p2_reg[4]\,
      I1 => \data_p2_reg[7]_0\(4),
      I2 => \^e\(0),
      I3 => \^icmp_ln529_reg_207_reg[0]_0\,
      I4 => \^ei_fu_44_reg[55]_0\(4),
      O => \out_V_TDATA_reg_reg[7]\(4)
    );
\out_V_TDATA_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => \data_p2_reg[5]\,
      I1 => \data_p2_reg[7]_0\(5),
      I2 => \^e\(0),
      I3 => \^icmp_ln529_reg_207_reg[0]_0\,
      I4 => \^ei_fu_44_reg[55]_0\(5),
      O => \out_V_TDATA_reg_reg[7]\(5)
    );
\out_V_TDATA_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => \data_p2_reg[6]\,
      I1 => \data_p2_reg[7]_0\(6),
      I2 => \^e\(0),
      I3 => \^icmp_ln529_reg_207_reg[0]_0\,
      I4 => \^ei_fu_44_reg[55]_0\(6),
      O => \out_V_TDATA_reg_reg[7]\(6)
    );
\out_V_TDATA_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => \data_p2_reg[7]\,
      I1 => \data_p2_reg[7]_0\(7),
      I2 => \^e\(0),
      I3 => \^icmp_ln529_reg_207_reg[0]_0\,
      I4 => \^ei_fu_44_reg[55]_0\(7),
      O => \out_V_TDATA_reg_reg[7]\(7)
    );
\t_fu_52_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(0),
      Q => \t_fu_52_reg_n_0_[0]\,
      R => t_fu_52
    );
\t_fu_52_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(10),
      Q => \t_fu_52_reg_n_0_[10]\,
      R => t_fu_52
    );
\t_fu_52_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(11),
      Q => \t_fu_52_reg_n_0_[11]\,
      R => t_fu_52
    );
\t_fu_52_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(12),
      Q => \t_fu_52_reg_n_0_[12]\,
      R => t_fu_52
    );
\t_fu_52_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(13),
      Q => \t_fu_52_reg_n_0_[13]\,
      R => t_fu_52
    );
\t_fu_52_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(14),
      Q => \t_fu_52_reg_n_0_[14]\,
      R => t_fu_52
    );
\t_fu_52_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(15),
      Q => \t_fu_52_reg_n_0_[15]\,
      R => t_fu_52
    );
\t_fu_52_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(16),
      Q => \t_fu_52_reg_n_0_[16]\,
      R => t_fu_52
    );
\t_fu_52_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(17),
      Q => \t_fu_52_reg_n_0_[17]\,
      R => t_fu_52
    );
\t_fu_52_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(18),
      Q => \t_fu_52_reg_n_0_[18]\,
      R => t_fu_52
    );
\t_fu_52_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(19),
      Q => \t_fu_52_reg_n_0_[19]\,
      R => t_fu_52
    );
\t_fu_52_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(1),
      Q => \t_fu_52_reg_n_0_[1]\,
      R => t_fu_52
    );
\t_fu_52_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(20),
      Q => \t_fu_52_reg_n_0_[20]\,
      R => t_fu_52
    );
\t_fu_52_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(21),
      Q => \t_fu_52_reg_n_0_[21]\,
      R => t_fu_52
    );
\t_fu_52_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(22),
      Q => \t_fu_52_reg_n_0_[22]\,
      R => t_fu_52
    );
\t_fu_52_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(23),
      Q => \t_fu_52_reg_n_0_[23]\,
      R => t_fu_52
    );
\t_fu_52_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(24),
      Q => \t_fu_52_reg_n_0_[24]\,
      R => t_fu_52
    );
\t_fu_52_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(25),
      Q => \t_fu_52_reg_n_0_[25]\,
      R => t_fu_52
    );
\t_fu_52_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(26),
      Q => \t_fu_52_reg_n_0_[26]\,
      R => t_fu_52
    );
\t_fu_52_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(27),
      Q => \t_fu_52_reg_n_0_[27]\,
      R => t_fu_52
    );
\t_fu_52_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(28),
      Q => \t_fu_52_reg_n_0_[28]\,
      R => t_fu_52
    );
\t_fu_52_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(29),
      Q => \t_fu_52_reg_n_0_[29]\,
      R => t_fu_52
    );
\t_fu_52_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(2),
      Q => \t_fu_52_reg_n_0_[2]\,
      R => t_fu_52
    );
\t_fu_52_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(30),
      Q => \t_fu_52_reg_n_0_[30]\,
      R => t_fu_52
    );
\t_fu_52_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(31),
      Q => \t_fu_52_reg_n_0_[31]\,
      R => t_fu_52
    );
\t_fu_52_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(3),
      Q => \t_fu_52_reg_n_0_[3]\,
      R => t_fu_52
    );
\t_fu_52_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(4),
      Q => \t_fu_52_reg_n_0_[4]\,
      R => t_fu_52
    );
\t_fu_52_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(5),
      Q => \t_fu_52_reg_n_0_[5]\,
      R => t_fu_52
    );
\t_fu_52_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(6),
      Q => \t_fu_52_reg_n_0_[6]\,
      R => t_fu_52
    );
\t_fu_52_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(7),
      Q => \t_fu_52_reg_n_0_[7]\,
      R => t_fu_52
    );
\t_fu_52_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(8),
      Q => \t_fu_52_reg_n_0_[8]\,
      R => t_fu_52
    );
\t_fu_52_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => o_fu_48,
      D => t_1_fu_112_p2(9),
      Q => \t_fu_52_reg_n_0_[9]\,
      R => t_fu_52
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S is
  port (
    numReps_c_empty_n : out STD_LOGIC;
    numReps_c_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][27]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Mem2Stream_Batch_64u_784u_U0_numReps_c_write : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S : entity is "StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S is
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^numreps_c_empty_n\ : STD_LOGIC;
  signal \^numreps_c_full_n\ : STD_LOGIC;
  signal numReps_c_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair219";
begin
  numReps_c_empty_n <= \^numreps_c_empty_n\;
  numReps_c_full_n <= \^numreps_c_full_n\;
U_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S_ShiftReg: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S_ShiftReg
     port map (
      D(27 downto 0) => D(27 downto 0),
      Mem2Stream_Batch_64u_784u_U0_numReps_c_write => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      \SRL_SIG_reg[1][27]_0\(27 downto 0) => \SRL_SIG_reg[1][27]\(27 downto 0),
      addr(0) => addr(0),
      ap_clk => ap_clk
    );
\addr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FFD5FF6A002A00"
    )
        port map (
      I0 => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      I1 => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      I2 => Q(0),
      I3 => \^numreps_c_empty_n\,
      I4 => \addr[0]_i_2__0_n_0\,
      I5 => addr(0),
      O => \addr[0]_i_1__0_n_0\
    );
\addr[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => numReps_c_num_data_valid(0),
      I1 => numReps_c_num_data_valid(2),
      I2 => numReps_c_num_data_valid(1),
      O => \addr[0]_i_2__0_n_0\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__0_n_0\,
      Q => addr(0),
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF0000FF00"
    )
        port map (
      I0 => numReps_c_num_data_valid(0),
      I1 => numReps_c_num_data_valid(2),
      I2 => numReps_c_num_data_valid(1),
      I3 => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      I4 => \mOutPtr_reg[2]_0\(0),
      I5 => \^numreps_c_empty_n\,
      O => \empty_n_i_1__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => \^numreps_c_empty_n\,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00FF0000"
    )
        port map (
      I0 => numReps_c_num_data_valid(0),
      I1 => numReps_c_num_data_valid(2),
      I2 => numReps_c_num_data_valid(1),
      I3 => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      I4 => \mOutPtr_reg[2]_0\(0),
      I5 => \^numreps_c_full_n\,
      O => \full_n_i_1__4_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^numreps_c_full_n\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^numreps_c_empty_n\,
      I1 => Q(0),
      I2 => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      I3 => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      I4 => numReps_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => numReps_c_num_data_valid(0),
      I1 => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      I2 => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      I3 => Q(0),
      I4 => \^numreps_c_empty_n\,
      I5 => numReps_c_num_data_valid(1),
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => numReps_c_num_data_valid(0),
      I1 => numReps_c_num_data_valid(1),
      I2 => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      I3 => \mOutPtr_reg[2]_0\(0),
      I4 => numReps_c_num_data_valid(2),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => numReps_c_num_data_valid(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => numReps_c_num_data_valid(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => numReps_c_num_data_valid(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S is
  port (
    dma2dwc_empty_n : out STD_LOGIC;
    dma2dwc_full_n : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][63]\ : out STD_LOGIC_VECTOR ( 55 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    full_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \ei_fu_44_reg[55]\ : in STD_LOGIC;
    grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID : in STD_LOGIC;
    \ei_fu_44_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S : entity is "StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S is
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0]_i_2_n_0\ : STD_LOGIC;
  signal \^dma2dwc_empty_n\ : STD_LOGIC;
  signal \^dma2dwc_full_n\ : STD_LOGIC;
  signal dma2dwc_num_data_valid : STD_LOGIC_VECTOR ( 2 to 2 );
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair110";
begin
  addr(0) <= \^addr\(0);
  dma2dwc_empty_n <= \^dma2dwc_empty_n\;
  dma2dwc_full_n <= \^dma2dwc_full_n\;
  \mOutPtr_reg[1]_0\(1 downto 0) <= \^moutptr_reg[1]_0\(1 downto 0);
U_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S_ShiftReg: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S_ShiftReg
     port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][1]_0\ => \SRL_SIG_reg[1][1]\,
      \SRL_SIG_reg[1][2]_0\ => \SRL_SIG_reg[1][2]\,
      \SRL_SIG_reg[1][3]_0\ => \SRL_SIG_reg[1][3]\,
      \SRL_SIG_reg[1][4]_0\ => \SRL_SIG_reg[1][4]\,
      \SRL_SIG_reg[1][5]_0\ => \SRL_SIG_reg[1][5]\,
      \SRL_SIG_reg[1][63]_0\(55 downto 0) => \SRL_SIG_reg[1][63]\(55 downto 0),
      \SRL_SIG_reg[1][6]_0\ => \SRL_SIG_reg[1][6]\,
      \SRL_SIG_reg[1][7]_0\ => \SRL_SIG_reg[1][7]\,
      ap_clk => ap_clk,
      \ei_fu_44_reg[47]\(47 downto 0) => \ei_fu_44_reg[47]\(47 downto 0),
      \ei_fu_44_reg[55]\ => \^addr\(0),
      \ei_fu_44_reg[55]_0\ => \ei_fu_44_reg[55]\,
      grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID
    );
\addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDDF222"
    )
        port map (
      I0 => \^dma2dwc_empty_n\,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \addr[0]_i_2_n_0\,
      I3 => full_n,
      I4 => \^addr\(0),
      O => \addr[0]_i_1_n_0\
    );
\addr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\(0),
      I1 => dma2dwc_num_data_valid(2),
      I2 => \^moutptr_reg[1]_0\(1),
      O => \addr[0]_i_2_n_0\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_0\,
      Q => \^addr\(0),
      R => SR(0)
    );
\data_p1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr\(0),
      I1 => \ei_fu_44_reg[55]\,
      O => \addr_reg[0]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF0000FFFF"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\(0),
      I1 => dma2dwc_num_data_valid(2),
      I2 => \^moutptr_reg[1]_0\(1),
      I3 => full_n,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \^dma2dwc_empty_n\,
      O => empty_n_i_1_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => \^dma2dwc_empty_n\,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFF0000"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => \^moutptr_reg[1]_0\(0),
      I2 => dma2dwc_num_data_valid(2),
      I3 => \^moutptr_reg[1]_0\(1),
      I4 => full_n,
      I5 => \^dma2dwc_full_n\,
      O => \full_n_i_1__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^dma2dwc_full_n\,
      S => SR(0)
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF771088"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\(0),
      I1 => \^moutptr_reg[1]_0\(1),
      I2 => full_n,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => dma2dwc_num_data_valid(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_0\,
      Q => \^moutptr_reg[1]_0\(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[1]_1\,
      Q => \^moutptr_reg[1]_0\(1),
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => dma2dwc_num_data_valid(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_burst_converter is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 60 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    pop : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \raddr_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_burst_converter : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_burst_converter";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_burst_converter;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_burst_converter is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \could_multi_bursts.addr_buf[10]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[63]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \could_multi_bursts.addr_step1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \could_multi_bursts.burst_valid_i_1_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.len_tmp\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal end_from_4k1 : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \end_from_4k1_carry__0_n_0\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_1\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_2\ : STD_LOGIC;
  signal \end_from_4k1_carry__0_n_3\ : STD_LOGIC;
  signal end_from_4k1_carry_n_0 : STD_LOGIC;
  signal end_from_4k1_carry_n_1 : STD_LOGIC;
  signal end_from_4k1_carry_n_2 : STD_LOGIC;
  signal end_from_4k1_carry_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal last_sect_i_10_n_0 : STD_LOGIC;
  signal last_sect_i_11_n_0 : STD_LOGIC;
  signal last_sect_i_12_n_0 : STD_LOGIC;
  signal last_sect_i_2_n_0 : STD_LOGIC;
  signal last_sect_i_3_n_0 : STD_LOGIC;
  signal last_sect_i_4_n_0 : STD_LOGIC;
  signal last_sect_i_5_n_0 : STD_LOGIC;
  signal last_sect_i_6_n_0 : STD_LOGIC;
  signal last_sect_i_7_n_0 : STD_LOGIC;
  signal last_sect_i_8_n_0 : STD_LOGIC;
  signal last_sect_i_9_n_0 : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 60 downto 0 );
  signal next_req : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_123 : STD_LOGIC;
  signal rs_req_n_124 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_146 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_2 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_4 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_57 : STD_LOGIC;
  signal rs_req_n_58 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal \sect_addr_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_total1 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_total[2]_i_10_n_0\ : STD_LOGIC;
  signal \sect_total[2]_i_11_n_0\ : STD_LOGIC;
  signal \sect_total[2]_i_12_n_0\ : STD_LOGIC;
  signal \sect_total[2]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total[2]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[2]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[2]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[2]_i_8_n_0\ : STD_LOGIC;
  signal \sect_total[2]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_end_from_4k1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[10]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[14]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[18]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[22]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[26]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[30]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[34]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[38]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[42]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[46]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[50]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[54]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[58]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[62]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[63]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[6]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[6]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_loop_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_4\ : label is "soft_lutpair151";
  attribute ADDER_THRESHOLD of end_from_4k1_carry : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k1_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of last_sect_buf_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of last_sect_i_11 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair181";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1\ : label is 11;
begin
  SR(0) <= \^sr\(0);
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  m_axi_gmem_ARADDR(60 downto 0) <= \^m_axi_gmem_araddr\(60 downto 0);
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(3),
      Q => beat_len(0),
      R => \^sr\(0)
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(7),
      Q => beat_len(4),
      R => \^sr\(0)
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(8),
      Q => beat_len(5),
      R => \^sr\(0)
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(9),
      Q => beat_len(6),
      R => \^sr\(0)
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => p_1_in(11),
      Q => beat_len(8),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(7),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[10]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(7),
      O => \could_multi_bursts.addr_buf[10]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(6),
      O => \could_multi_bursts.addr_buf[10]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(5),
      O => \could_multi_bursts.addr_buf[10]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(7),
      I1 => \^m_axi_gmem_araddr\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(7),
      O => \could_multi_bursts.addr_buf[10]_i_6_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(11),
      O => \could_multi_bursts.addr_buf[14]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(10),
      O => \could_multi_bursts.addr_buf[14]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(9),
      O => \could_multi_bursts.addr_buf[14]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(8),
      O => \could_multi_bursts.addr_buf[14]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(15),
      O => \could_multi_bursts.addr_buf[18]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(14),
      O => \could_multi_bursts.addr_buf[18]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(13),
      O => \could_multi_bursts.addr_buf[18]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(12),
      O => \could_multi_bursts.addr_buf[18]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(19),
      O => \could_multi_bursts.addr_buf[22]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(18),
      O => \could_multi_bursts.addr_buf[22]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(17),
      O => \could_multi_bursts.addr_buf[22]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(16),
      O => \could_multi_bursts.addr_buf[22]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(23),
      O => \could_multi_bursts.addr_buf[26]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(22),
      O => \could_multi_bursts.addr_buf[26]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(21),
      O => \could_multi_bursts.addr_buf[26]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(20),
      O => \could_multi_bursts.addr_buf[26]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(27),
      O => \could_multi_bursts.addr_buf[30]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(26),
      O => \could_multi_bursts.addr_buf[30]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(25),
      O => \could_multi_bursts.addr_buf[30]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(24),
      O => \could_multi_bursts.addr_buf[30]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(31),
      O => \could_multi_bursts.addr_buf[34]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(30),
      O => \could_multi_bursts.addr_buf[34]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(29),
      O => \could_multi_bursts.addr_buf[34]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(28),
      O => \could_multi_bursts.addr_buf[34]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(35),
      O => \could_multi_bursts.addr_buf[38]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(34),
      O => \could_multi_bursts.addr_buf[38]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(33),
      O => \could_multi_bursts.addr_buf[38]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(32),
      O => \could_multi_bursts.addr_buf[38]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(39),
      O => \could_multi_bursts.addr_buf[42]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(38),
      O => \could_multi_bursts.addr_buf[42]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(37),
      O => \could_multi_bursts.addr_buf[42]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(36),
      O => \could_multi_bursts.addr_buf[42]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(43),
      O => \could_multi_bursts.addr_buf[46]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(42),
      O => \could_multi_bursts.addr_buf[46]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(41),
      O => \could_multi_bursts.addr_buf[46]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(40),
      O => \could_multi_bursts.addr_buf[46]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(47),
      O => \could_multi_bursts.addr_buf[50]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(46),
      O => \could_multi_bursts.addr_buf[50]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(45),
      O => \could_multi_bursts.addr_buf[50]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(44),
      O => \could_multi_bursts.addr_buf[50]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(51),
      O => \could_multi_bursts.addr_buf[54]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(50),
      O => \could_multi_bursts.addr_buf[54]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(49),
      O => \could_multi_bursts.addr_buf[54]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(48),
      O => \could_multi_bursts.addr_buf[54]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(55),
      O => \could_multi_bursts.addr_buf[58]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(54),
      O => \could_multi_bursts.addr_buf[58]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(53),
      O => \could_multi_bursts.addr_buf[58]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(52),
      O => \could_multi_bursts.addr_buf[58]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(59),
      O => \could_multi_bursts.addr_buf[62]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(58),
      O => \could_multi_bursts.addr_buf[62]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(57),
      O => \could_multi_bursts.addr_buf[62]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(56),
      O => \could_multi_bursts.addr_buf[62]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^could_multi_bursts.burst_valid_reg_0\,
      I1 => m_axi_gmem_ARREADY,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => ost_ctrl_valid
    );
\could_multi_bursts.addr_buf[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(60),
      O => \could_multi_bursts.addr_buf[63]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[6]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[6]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[6]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[6]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \^m_axi_gmem_araddr\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.addr_buf[6]_i_6_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \^m_axi_gmem_araddr\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.addr_buf[6]_i_7_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \^m_axi_gmem_araddr\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.addr_buf[6]_i_8_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \^m_axi_gmem_araddr\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.addr_buf[6]_i_9_n_0\
    );
\could_multi_bursts.addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \could_multi_bursts.addr_buf[10]_i_2_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[10]_i_3_n_0\,
      S(2) => \could_multi_bursts.addr_buf[10]_i_4_n_0\,
      S(1) => \could_multi_bursts.addr_buf[10]_i_5_n_0\,
      S(0) => \could_multi_bursts.addr_buf[10]_i_6_n_0\
    );
\could_multi_bursts.addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[14]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[14]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[14]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[14]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[18]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[18]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[18]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[18]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[22]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[22]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[22]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[22]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[26]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[26]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[26]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[26]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[30]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[30]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[30]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[30]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[34]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[34]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[34]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[34]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[38]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[38]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[38]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[38]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[42]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[42]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[42]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[42]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[46]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[46]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[46]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[46]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[50]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[50]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[50]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[50]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[54]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[54]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[54]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[54]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[58]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[58]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[58]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[58]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[62]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[62]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[62]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[62]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[62]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\,
      Q => \^m_axi_gmem_araddr\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[62]_i_1_n_0\,
      CO(3 downto 0) => \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \could_multi_bursts.addr_buf[63]_i_3_n_0\
    );
\could_multi_bursts.addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.addr_buf[6]_i_2_n_0\,
      DI(2) => \could_multi_bursts.addr_buf[6]_i_3_n_0\,
      DI(1) => \could_multi_bursts.addr_buf[6]_i_4_n_0\,
      DI(0) => \could_multi_bursts.addr_buf[6]_i_5_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[6]_i_6_n_0\,
      S(2) => \could_multi_bursts.addr_buf[6]_i_7_n_0\,
      S(1) => \could_multi_bursts.addr_buf[6]_i_8_n_0\,
      S(0) => \could_multi_bursts.addr_buf[6]_i_9_n_0\
    );
\could_multi_bursts.addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.addr_step1\(0)
    );
\could_multi_bursts.addr_step[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.addr_step1\(1)
    );
\could_multi_bursts.addr_step[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.addr_step1\(2)
    );
\could_multi_bursts.addr_step[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[3]\,
      I4 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.addr_step1\(3)
    );
\could_multi_bursts.addr_step[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \sect_len_buf_reg_n_0_[3]\,
      I4 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.addr_step1\(4)
    );
\could_multi_bursts.addr_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_step1\(0),
      Q => \could_multi_bursts.addr_step\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_step1\(1),
      Q => \could_multi_bursts.addr_step\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_step1\(2),
      Q => \could_multi_bursts.addr_step\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_step1\(3),
      Q => \could_multi_bursts.addr_step\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.addr_step1\(4),
      Q => \could_multi_bursts.addr_step\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_valid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \^could_multi_bursts.burst_valid_reg_0\,
      I1 => m_axi_gmem_ARREADY,
      I2 => ost_ctrl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => \could_multi_bursts.burst_valid_i_1_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_15_in,
      Q => \could_multi_bursts.first_loop\,
      R => \^sr\(0)
    );
\could_multi_bursts.last_loop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[1]_i_2_n_0\,
      I1 => \could_multi_bursts.last_loop_i_2_n_0\,
      I2 => \could_multi_bursts.loop_cnt[2]_i_2_n_0\,
      I3 => \could_multi_bursts.loop_cnt[3]_i_2_n_0\,
      I4 => \could_multi_bursts.loop_cnt[4]_i_4_n_0\,
      I5 => \could_multi_bursts.last_loop_i_3_n_0\,
      O => \could_multi_bursts.last_loop_i_1_n_0\
    );
\could_multi_bursts.last_loop_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => p_15_in,
      I1 => \could_multi_bursts.last_loop_i_4_n_0\,
      I2 => rs_req_n_4,
      I3 => beat_len(4),
      O => \could_multi_bursts.last_loop_i_2_n_0\
    );
\could_multi_bursts.last_loop_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I5 => p_15_in,
      O => \could_multi_bursts.last_loop_i_3_n_0\
    );
\could_multi_bursts.last_loop_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0434"
    )
        port map (
      I0 => start_to_4k(4),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => end_from_4k(4),
      O => \could_multi_bursts.last_loop_i_4_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(0)
    );
\could_multi_bursts.len_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(1)
    );
\could_multi_bursts.len_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(2)
    );
\could_multi_bursts.len_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(3)
    );
\could_multi_bursts.len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.len_tmp\(0),
      Q => m_axi_gmem_ARLEN(0),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.len_tmp\(1),
      Q => m_axi_gmem_ARLEN(1),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.len_tmp\(2),
      Q => m_axi_gmem_ARLEN(2),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ost_ctrl_valid,
      D => \could_multi_bursts.len_tmp\(3),
      Q => m_axi_gmem_ARLEN(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFEEAFEEAFEEAF"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt[0]_i_2_n_0\,
      I1 => \could_multi_bursts.loop_cnt[0]_i_3_n_0\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => p_15_in,
      I4 => start_to_4k(4),
      I5 => \could_multi_bursts.loop_cnt[0]_i_4_n_0\,
      O => \could_multi_bursts.loop_cnt[0]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888800008808"
    )
        port map (
      I0 => end_from_4k(4),
      I1 => p_15_in,
      I2 => first_sect_reg_n_0,
      I3 => last_sect_reg_n_0,
      I4 => rs_req_n_4,
      I5 => start_to_4k(4),
      O => \could_multi_bursts.loop_cnt[0]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => last_sect_reg_n_0,
      I2 => rs_req_n_4,
      I3 => beat_len(4),
      O => \could_multi_bursts.loop_cnt[0]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => last_sect_reg_n_0,
      I1 => first_sect_reg_n_0,
      I2 => rs_req_n_4,
      O => \could_multi_bursts.loop_cnt[0]_i_4_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => p_15_in,
      I3 => \could_multi_bursts.loop_cnt[1]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[1]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB8BB8BBB88B"
    )
        port map (
      I0 => beat_len(5),
      I1 => rs_req_n_4,
      I2 => first_sect_reg_n_0,
      I3 => last_sect_reg_n_0,
      I4 => start_to_4k(5),
      I5 => end_from_4k(5),
      O => \could_multi_bursts.loop_cnt[1]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => p_15_in,
      I4 => \could_multi_bursts.loop_cnt[2]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[2]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB8BB8BBB88B"
    )
        port map (
      I0 => beat_len(6),
      I1 => rs_req_n_4,
      I2 => first_sect_reg_n_0,
      I3 => last_sect_reg_n_0,
      I4 => start_to_4k(6),
      I5 => end_from_4k(6),
      O => \could_multi_bursts.loop_cnt[2]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => p_15_in,
      I5 => \could_multi_bursts.loop_cnt[3]_i_2_n_0\,
      O => \could_multi_bursts.loop_cnt[3]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFAFCCCCF0AF"
    )
        port map (
      I0 => start_to_4k(7),
      I1 => beat_len(8),
      I2 => first_sect_reg_n_0,
      I3 => last_sect_reg_n_0,
      I4 => rs_req_n_4,
      I5 => end_from_4k(7),
      O => \could_multi_bursts.loop_cnt[3]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300AAAA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => m_axi_gmem_ARREADY,
      I3 => ost_ctrl_ready,
      I4 => \could_multi_bursts.sect_handling_reg_n_0\,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_3_n_0\,
      I2 => p_15_in,
      I3 => \could_multi_bursts.loop_cnt[4]_i_4_n_0\,
      O => \could_multi_bursts.loop_cnt[4]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[4]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFAFCCCCF0AF"
    )
        port map (
      I0 => start_to_4k(8),
      I1 => beat_len(8),
      I2 => first_sect_reg_n_0,
      I3 => last_sect_reg_n_0,
      I4 => rs_req_n_4,
      I5 => end_from_4k(8),
      O => \could_multi_bursts.loop_cnt[4]_i_4_n_0\
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_2_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75FF0000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => m_axi_gmem_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \could_multi_bursts.sect_handling_reg_n_0\,
      I5 => req_handling_reg_n_0,
      O => \could_multi_bursts.sect_handling_i_1_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1_n_0\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
end_from_4k1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_from_4k1_carry_n_0,
      CO(2) => end_from_4k1_carry_n_1,
      CO(1) => end_from_4k1_carry_n_2,
      CO(0) => end_from_4k1_carry_n_3,
      CYINIT => '0',
      DI(3) => rs_req_n_121,
      DI(2) => rs_req_n_122,
      DI(1) => rs_req_n_123,
      DI(0) => rs_req_n_124,
      O(3 downto 0) => end_from_4k1(6 downto 3),
      S(3) => rs_req_n_146,
      S(2) => rs_req_n_147,
      S(1) => rs_req_n_148,
      S(0) => rs_req_n_149
    );
\end_from_4k1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_from_4k1_carry_n_0,
      CO(3) => \end_from_4k1_carry__0_n_0\,
      CO(2) => \end_from_4k1_carry__0_n_1\,
      CO(1) => \end_from_4k1_carry__0_n_2\,
      CO(0) => \end_from_4k1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => rs_req_n_117,
      DI(2) => rs_req_n_118,
      DI(1) => rs_req_n_119,
      DI(0) => rs_req_n_120,
      O(3 downto 0) => end_from_4k1(10 downto 7),
      S(3) => rs_req_n_150,
      S(2) => rs_req_n_151,
      S(1) => rs_req_n_152,
      S(0) => rs_req_n_153
    );
\end_from_4k1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k1_carry__0_n_0\,
      CO(3 downto 0) => \NLW_end_from_4k1_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_end_from_4k1_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => end_from_4k1(11),
      S(3 downto 1) => B"000",
      S(0) => rs_req_n_154
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(3),
      Q => end_from_4k(0),
      R => \^sr\(0)
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(4),
      Q => end_from_4k(1),
      R => \^sr\(0)
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(5),
      Q => end_from_4k(2),
      R => \^sr\(0)
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(6),
      Q => end_from_4k(3),
      R => \^sr\(0)
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(7),
      Q => end_from_4k(4),
      R => \^sr\(0)
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(8),
      Q => end_from_4k(5),
      R => \^sr\(0)
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(9),
      Q => end_from_4k(6),
      R => \^sr\(0)
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(10),
      Q => end_from_4k(7),
      R => \^sr\(0)
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => end_from_4k1(11),
      Q => end_from_4k(8),
      R => \^sr\(0)
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => \^sr\(0)
    );
last_sect_buf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_sect_reg_n_0,
      I1 => rs_req_n_4,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => \^sr\(0)
    );
last_sect_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sect_total(3),
      I1 => sect_total(5),
      I2 => sect_total(8),
      I3 => sect_total(9),
      I4 => sect_total(19),
      I5 => sect_total(18),
      O => last_sect_i_10_n_0
    );
last_sect_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_total_buf_reg(2),
      I1 => sect_total_buf_reg(1),
      I2 => first_sect_reg_n_0,
      O => last_sect_i_11_n_0
    );
last_sect_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sect_total_buf_reg(3),
      I1 => sect_total_buf_reg(5),
      I2 => sect_total_buf_reg(8),
      I3 => sect_total_buf_reg(9),
      I4 => sect_total_buf_reg(19),
      I5 => sect_total_buf_reg(18),
      O => last_sect_i_12_n_0
    );
last_sect_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => last_sect_i_3_n_0,
      I1 => last_sect_i_4_n_0,
      I2 => last_sect_i_5_n_0,
      I3 => last_sect_i_6_n_0,
      I4 => p_15_in,
      I5 => last_sect_reg_n_0,
      O => last_sect_i_2_n_0
    );
last_sect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => sect_total_buf_reg(7),
      I2 => sect_total_buf_reg(4),
      I3 => sect_total_buf_reg(0),
      I4 => first_sect_reg_n_0,
      I5 => last_sect_i_7_n_0,
      O => last_sect_i_3_n_0
    );
last_sect_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(11),
      I3 => sect_total(10),
      I4 => sect_total_buf_reg(10),
      I5 => last_sect_i_8_n_0,
      O => last_sect_i_4_n_0
    );
last_sect_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      I3 => sect_total(16),
      I4 => sect_total_buf_reg(16),
      I5 => last_sect_i_9_n_0,
      O => last_sect_i_5_n_0
    );
last_sect_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => sect_total(2),
      I1 => sect_total(1),
      I2 => first_sect_reg_n_0,
      I3 => last_sect_i_10_n_0,
      I4 => last_sect_i_11_n_0,
      I5 => last_sect_i_12_n_0,
      O => last_sect_i_6_n_0
    );
last_sect_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total(0),
      I2 => sect_total(4),
      I3 => sect_total(7),
      I4 => sect_total(6),
      O => last_sect_i_7_n_0
    );
last_sect_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => sect_total(14),
      I2 => sect_total_buf_reg(15),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(15),
      O => last_sect_i_8_n_0
    );
last_sect_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(12),
      I1 => sect_total(12),
      I2 => sect_total_buf_reg(13),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(13),
      O => last_sect_i_9_n_0
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_5,
      Q => last_sect_reg_n_0,
      R => '0'
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AAAAAAAAAAAAAA"
    )
        port map (
      I0 => pop,
      I1 => \^could_multi_bursts.burst_valid_reg_0\,
      I2 => m_axi_gmem_ARREADY,
      I3 => ost_ctrl_ready,
      I4 => \could_multi_bursts.sect_handling_reg_n_0\,
      I5 => \mOutPtr_reg[0]\,
      O => E(0)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF7F7F"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => ost_ctrl_ready,
      I3 => m_axi_gmem_ARREADY,
      I4 => \^could_multi_bursts.burst_valid_reg_0\,
      I5 => pop,
      O => \^full_n_reg_0\
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_n_0\,
      I1 => ost_ctrl_ready,
      I2 => m_axi_gmem_ARREADY,
      I3 => \^could_multi_bursts.burst_valid_reg_0\,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => ost_ctrl_ready,
      I3 => m_axi_gmem_ARREADY,
      I4 => \^could_multi_bursts.burst_valid_reg_0\,
      O => push
    );
\mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => last_sect_buf,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => ost_ctrl_info
    );
\raddr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \raddr_reg[3]\,
      O => empty_n_reg
    );
\raddr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F00000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => ost_ctrl_ready,
      I3 => m_axi_gmem_ARREADY,
      I4 => \^could_multi_bursts.burst_valid_reg_0\,
      I5 => pop,
      O => full_n_reg
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_2,
      Q => req_handling_reg_n_0,
      R => \^sr\(0)
    );
rs_req: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice
     port map (
      ARVALID_Dummy => ARVALID_Dummy,
      D(51) => rs_req_n_7,
      D(50) => rs_req_n_8,
      D(49) => rs_req_n_9,
      D(48) => rs_req_n_10,
      D(47) => rs_req_n_11,
      D(46) => rs_req_n_12,
      D(45) => rs_req_n_13,
      D(44) => rs_req_n_14,
      D(43) => rs_req_n_15,
      D(42) => rs_req_n_16,
      D(41) => rs_req_n_17,
      D(40) => rs_req_n_18,
      D(39) => rs_req_n_19,
      D(38) => rs_req_n_20,
      D(37) => rs_req_n_21,
      D(36) => rs_req_n_22,
      D(35) => rs_req_n_23,
      D(34) => rs_req_n_24,
      D(33) => rs_req_n_25,
      D(32) => rs_req_n_26,
      D(31) => rs_req_n_27,
      D(30) => rs_req_n_28,
      D(29) => rs_req_n_29,
      D(28) => rs_req_n_30,
      D(27) => rs_req_n_31,
      D(26) => rs_req_n_32,
      D(25) => rs_req_n_33,
      D(24) => rs_req_n_34,
      D(23) => rs_req_n_35,
      D(22) => rs_req_n_36,
      D(21) => rs_req_n_37,
      D(20) => rs_req_n_38,
      D(19) => rs_req_n_39,
      D(18) => rs_req_n_40,
      D(17) => rs_req_n_41,
      D(16) => rs_req_n_42,
      D(15) => rs_req_n_43,
      D(14) => rs_req_n_44,
      D(13) => rs_req_n_45,
      D(12) => rs_req_n_46,
      D(11) => rs_req_n_47,
      D(10) => rs_req_n_48,
      D(9) => rs_req_n_49,
      D(8) => rs_req_n_50,
      D(7) => rs_req_n_51,
      D(6) => rs_req_n_52,
      D(5) => rs_req_n_53,
      D(4) => rs_req_n_54,
      D(3) => rs_req_n_55,
      D(2) => rs_req_n_56,
      D(1) => rs_req_n_57,
      D(0) => rs_req_n_58,
      E(0) => next_req,
      Q(0) => sect_cnt(0),
      S(3) => \sect_total[2]_i_9_n_0\,
      S(2) => \sect_total[2]_i_10_n_0\,
      S(1) => \sect_total[2]_i_11_n_0\,
      S(0) => \sect_total[2]_i_12_n_0\,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rs_req_n_5,
      \data_p1_reg[10]_0\(3) => rs_req_n_150,
      \data_p1_reg[10]_0\(2) => rs_req_n_151,
      \data_p1_reg[10]_0\(1) => rs_req_n_152,
      \data_p1_reg[10]_0\(0) => rs_req_n_153,
      \data_p1_reg[11]_0\(0) => rs_req_n_154,
      \data_p1_reg[6]_0\(3) => rs_req_n_146,
      \data_p1_reg[6]_0\(2) => rs_req_n_147,
      \data_p1_reg[6]_0\(1) => rs_req_n_148,
      \data_p1_reg[6]_0\(0) => rs_req_n_149,
      \data_p1_reg[75]_0\(65) => p_1_in(11),
      \data_p1_reg[75]_0\(64 downto 62) => p_1_in(9 downto 7),
      \data_p1_reg[75]_0\(61) => p_1_in(3),
      \data_p1_reg[75]_0\(60) => rs_req_n_64,
      \data_p1_reg[75]_0\(59) => rs_req_n_65,
      \data_p1_reg[75]_0\(58) => rs_req_n_66,
      \data_p1_reg[75]_0\(57) => rs_req_n_67,
      \data_p1_reg[75]_0\(56) => rs_req_n_68,
      \data_p1_reg[75]_0\(55) => rs_req_n_69,
      \data_p1_reg[75]_0\(54) => rs_req_n_70,
      \data_p1_reg[75]_0\(53) => rs_req_n_71,
      \data_p1_reg[75]_0\(52) => rs_req_n_72,
      \data_p1_reg[75]_0\(51) => rs_req_n_73,
      \data_p1_reg[75]_0\(50) => rs_req_n_74,
      \data_p1_reg[75]_0\(49) => rs_req_n_75,
      \data_p1_reg[75]_0\(48) => rs_req_n_76,
      \data_p1_reg[75]_0\(47) => rs_req_n_77,
      \data_p1_reg[75]_0\(46) => rs_req_n_78,
      \data_p1_reg[75]_0\(45) => rs_req_n_79,
      \data_p1_reg[75]_0\(44) => rs_req_n_80,
      \data_p1_reg[75]_0\(43) => rs_req_n_81,
      \data_p1_reg[75]_0\(42) => rs_req_n_82,
      \data_p1_reg[75]_0\(41) => rs_req_n_83,
      \data_p1_reg[75]_0\(40) => rs_req_n_84,
      \data_p1_reg[75]_0\(39) => rs_req_n_85,
      \data_p1_reg[75]_0\(38) => rs_req_n_86,
      \data_p1_reg[75]_0\(37) => rs_req_n_87,
      \data_p1_reg[75]_0\(36) => rs_req_n_88,
      \data_p1_reg[75]_0\(35) => rs_req_n_89,
      \data_p1_reg[75]_0\(34) => rs_req_n_90,
      \data_p1_reg[75]_0\(33) => rs_req_n_91,
      \data_p1_reg[75]_0\(32) => rs_req_n_92,
      \data_p1_reg[75]_0\(31) => rs_req_n_93,
      \data_p1_reg[75]_0\(30) => rs_req_n_94,
      \data_p1_reg[75]_0\(29) => rs_req_n_95,
      \data_p1_reg[75]_0\(28) => rs_req_n_96,
      \data_p1_reg[75]_0\(27) => rs_req_n_97,
      \data_p1_reg[75]_0\(26) => rs_req_n_98,
      \data_p1_reg[75]_0\(25) => rs_req_n_99,
      \data_p1_reg[75]_0\(24) => rs_req_n_100,
      \data_p1_reg[75]_0\(23) => rs_req_n_101,
      \data_p1_reg[75]_0\(22) => rs_req_n_102,
      \data_p1_reg[75]_0\(21) => rs_req_n_103,
      \data_p1_reg[75]_0\(20) => rs_req_n_104,
      \data_p1_reg[75]_0\(19) => rs_req_n_105,
      \data_p1_reg[75]_0\(18) => rs_req_n_106,
      \data_p1_reg[75]_0\(17) => rs_req_n_107,
      \data_p1_reg[75]_0\(16) => rs_req_n_108,
      \data_p1_reg[75]_0\(15) => rs_req_n_109,
      \data_p1_reg[75]_0\(14) => rs_req_n_110,
      \data_p1_reg[75]_0\(13) => rs_req_n_111,
      \data_p1_reg[75]_0\(12) => rs_req_n_112,
      \data_p1_reg[75]_0\(11) => rs_req_n_113,
      \data_p1_reg[75]_0\(10) => rs_req_n_114,
      \data_p1_reg[75]_0\(9) => rs_req_n_115,
      \data_p1_reg[75]_0\(8) => rs_req_n_116,
      \data_p1_reg[75]_0\(7) => rs_req_n_117,
      \data_p1_reg[75]_0\(6) => rs_req_n_118,
      \data_p1_reg[75]_0\(5) => rs_req_n_119,
      \data_p1_reg[75]_0\(4) => rs_req_n_120,
      \data_p1_reg[75]_0\(3) => rs_req_n_121,
      \data_p1_reg[75]_0\(2) => rs_req_n_122,
      \data_p1_reg[75]_0\(1) => rs_req_n_123,
      \data_p1_reg[75]_0\(0) => rs_req_n_124,
      \data_p1_reg[81]_0\(19 downto 0) => sect_total1(31 downto 12),
      \data_p2_reg[81]_0\(68 downto 0) => D(68 downto 0),
      last_sect_reg => last_sect_i_2_n_0,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      ost_ctrl_ready => ost_ctrl_ready,
      p_15_in => p_15_in,
      req_handling_reg => rs_req_n_2,
      req_handling_reg_0(0) => first_sect,
      req_handling_reg_1 => req_handling_reg_n_0,
      req_handling_reg_2 => last_sect_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1),
      \sect_len_buf[3]_i_2_0\(19 downto 0) => sect_total(19 downto 0),
      \sect_total_buf_reg[19]\ => \^could_multi_bursts.burst_valid_reg_0\,
      \sect_total_buf_reg[19]_0\ => \could_multi_bursts.last_loop_reg_n_0\,
      \sect_total_buf_reg[19]_1\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \sect_total_reg[2]\(3) => \sect_total[2]_i_5_n_0\,
      \sect_total_reg[2]\(2) => \sect_total[2]_i_6_n_0\,
      \sect_total_reg[2]\(1) => \sect_total[2]_i_7_n_0\,
      \sect_total_reg[2]\(0) => \sect_total[2]_i_8_n_0\,
      \sect_total_reg[2]_0\(0) => \sect_total[2]_i_3_n_0\,
      \sect_total_reg[6]\ => rs_req_n_4
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => p_15_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_0\,
      CO(3) => \sect_cnt0_carry__10_n_0\,
      CO(2) => \sect_cnt0_carry__10_n_1\,
      CO(1) => \sect_cnt0_carry__10_n_2\,
      CO(0) => \sect_cnt0_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_2\,
      CO(0) => \sect_cnt0_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3) => \sect_cnt0_carry__3_n_0\,
      CO(2) => \sect_cnt0_carry__3_n_1\,
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_0\,
      CO(3) => \sect_cnt0_carry__4_n_0\,
      CO(2) => \sect_cnt0_carry__4_n_1\,
      CO(1) => \sect_cnt0_carry__4_n_2\,
      CO(0) => \sect_cnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_0\,
      CO(3) => \sect_cnt0_carry__5_n_0\,
      CO(2) => \sect_cnt0_carry__5_n_1\,
      CO(1) => \sect_cnt0_carry__5_n_2\,
      CO(0) => \sect_cnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_0\,
      CO(3) => \sect_cnt0_carry__6_n_0\,
      CO(2) => \sect_cnt0_carry__6_n_1\,
      CO(1) => \sect_cnt0_carry__6_n_2\,
      CO(0) => \sect_cnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_0\,
      CO(3) => \sect_cnt0_carry__7_n_0\,
      CO(2) => \sect_cnt0_carry__7_n_1\,
      CO(1) => \sect_cnt0_carry__7_n_2\,
      CO(0) => \sect_cnt0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_0\,
      CO(3) => \sect_cnt0_carry__8_n_0\,
      CO(2) => \sect_cnt0_carry__8_n_1\,
      CO(1) => \sect_cnt0_carry__8_n_2\,
      CO(0) => \sect_cnt0_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_0\,
      CO(3) => \sect_cnt0_carry__9_n_0\,
      CO(2) => \sect_cnt0_carry__9_n_1\,
      CO(1) => \sect_cnt0_carry__9_n_2\,
      CO(0) => \sect_cnt0_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_58,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_57,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(20),
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(21),
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(22),
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(23),
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(24),
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(25),
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(26),
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(27),
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(28),
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(29),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_56,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(30),
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(31),
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(32),
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(33),
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(34),
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(35),
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(36),
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(37),
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(38),
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(39),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(40),
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(41),
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(42),
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(43),
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(44),
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(45),
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(46),
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(47),
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(48),
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(49),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(50),
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(51),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB8BB8BBB88B"
    )
        port map (
      I0 => beat_len(0),
      I1 => rs_req_n_4,
      I2 => first_sect_reg_n_0,
      I3 => last_sect_reg_n_0,
      I4 => start_to_4k(0),
      I5 => end_from_4k(0),
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB00FBFFCB00CB"
    )
        port map (
      I0 => start_to_4k(1),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => rs_req_n_4,
      I4 => beat_len(4),
      I5 => end_from_4k(1),
      O => \sect_len_buf[1]_i_1_n_0\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB00FBFFCB00CB"
    )
        port map (
      I0 => start_to_4k(2),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => rs_req_n_4,
      I4 => beat_len(4),
      I5 => end_from_4k(2),
      O => \sect_len_buf[2]_i_1_n_0\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB00FBFFCB00CB"
    )
        port map (
      I0 => start_to_4k(3),
      I1 => first_sect_reg_n_0,
      I2 => last_sect_reg_n_0,
      I3 => rs_req_n_4,
      I4 => beat_len(4),
      I5 => end_from_4k(3),
      O => \sect_len_buf[3]_i_1_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[1]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[2]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_len_buf[3]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_total[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => rs_req_n_122,
      O => \sect_total[2]_i_10_n_0\
    );
\sect_total[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => rs_req_n_123,
      O => \sect_total[2]_i_11_n_0\
    );
\sect_total[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => rs_req_n_124,
      O => \sect_total[2]_i_12_n_0\
    );
\sect_total[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => rs_req_n_116,
      O => \sect_total[2]_i_3_n_0\
    );
\sect_total[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(11),
      I1 => rs_req_n_117,
      O => \sect_total[2]_i_5_n_0\
    );
\sect_total[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(9),
      I1 => rs_req_n_118,
      O => \sect_total[2]_i_6_n_0\
    );
\sect_total[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => rs_req_n_119,
      O => \sect_total[2]_i_7_n_0\
    );
\sect_total[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => rs_req_n_120,
      O => \sect_total[2]_i_8_n_0\
    );
\sect_total[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => rs_req_n_121,
      O => \sect_total[2]_i_9_n_0\
    );
\sect_total_buf[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(3),
      O => \sect_total_buf[0]_i_2_n_0\
    );
\sect_total_buf[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(2),
      O => \sect_total_buf[0]_i_3_n_0\
    );
\sect_total_buf[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(1),
      O => \sect_total_buf[0]_i_4_n_0\
    );
\sect_total_buf[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      O => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(15),
      O => \sect_total_buf[12]_i_2_n_0\
    );
\sect_total_buf[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(14),
      O => \sect_total_buf[12]_i_3_n_0\
    );
\sect_total_buf[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(13),
      O => \sect_total_buf[12]_i_4_n_0\
    );
\sect_total_buf[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(12),
      O => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      O => \sect_total_buf[16]_i_2_n_0\
    );
\sect_total_buf[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(18),
      O => \sect_total_buf[16]_i_3_n_0\
    );
\sect_total_buf[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(17),
      O => \sect_total_buf[16]_i_4_n_0\
    );
\sect_total_buf[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(16),
      O => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(7),
      O => \sect_total_buf[4]_i_2_n_0\
    );
\sect_total_buf[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(6),
      O => \sect_total_buf[4]_i_3_n_0\
    );
\sect_total_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(5),
      O => \sect_total_buf[4]_i_4_n_0\
    );
\sect_total_buf[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(4),
      O => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(11),
      O => \sect_total_buf[8]_i_2_n_0\
    );
\sect_total_buf[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => sect_total_buf_reg(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total(10),
      O => \sect_total_buf[8]_i_3_n_0\
    );
\sect_total_buf[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      O => \sect_total_buf[8]_i_4_n_0\
    );
\sect_total_buf[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(8),
      O => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_7\,
      Q => sect_total_buf_reg(0),
      R => \^sr\(0)
    );
\sect_total_buf_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1_n_7\,
      S(3) => \sect_total_buf[0]_i_2_n_0\,
      S(2) => \sect_total_buf[0]_i_3_n_0\,
      S(1) => \sect_total_buf[0]_i_4_n_0\,
      S(0) => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_5\,
      Q => sect_total_buf_reg(10),
      R => \^sr\(0)
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_4\,
      Q => sect_total_buf_reg(11),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_7\,
      Q => sect_total_buf_reg(12),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1_n_7\,
      S(3) => \sect_total_buf[12]_i_2_n_0\,
      S(2) => \sect_total_buf[12]_i_3_n_0\,
      S(1) => \sect_total_buf[12]_i_4_n_0\,
      S(0) => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_6\,
      Q => sect_total_buf_reg(13),
      R => \^sr\(0)
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_5\,
      Q => sect_total_buf_reg(14),
      R => \^sr\(0)
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[12]_i_1_n_4\,
      Q => sect_total_buf_reg(15),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_7\,
      Q => sect_total_buf_reg(16),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1_n_7\,
      S(3) => \sect_total_buf[16]_i_2_n_0\,
      S(2) => \sect_total_buf[16]_i_3_n_0\,
      S(1) => \sect_total_buf[16]_i_4_n_0\,
      S(0) => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_6\,
      Q => sect_total_buf_reg(17),
      R => \^sr\(0)
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_5\,
      Q => sect_total_buf_reg(18),
      R => \^sr\(0)
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[16]_i_1_n_4\,
      Q => sect_total_buf_reg(19),
      R => \^sr\(0)
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_6\,
      Q => sect_total_buf_reg(1),
      R => \^sr\(0)
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_5\,
      Q => sect_total_buf_reg(2),
      R => \^sr\(0)
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[0]_i_1_n_4\,
      Q => sect_total_buf_reg(3),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_7\,
      Q => sect_total_buf_reg(4),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1_n_7\,
      S(3) => \sect_total_buf[4]_i_2_n_0\,
      S(2) => \sect_total_buf[4]_i_3_n_0\,
      S(1) => \sect_total_buf[4]_i_4_n_0\,
      S(0) => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_6\,
      Q => sect_total_buf_reg(5),
      R => \^sr\(0)
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_5\,
      Q => sect_total_buf_reg(6),
      R => \^sr\(0)
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[4]_i_1_n_4\,
      Q => sect_total_buf_reg(7),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_7\,
      Q => sect_total_buf_reg(8),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1_n_7\,
      S(3) => \sect_total_buf[8]_i_2_n_0\,
      S(2) => \sect_total_buf[8]_i_3_n_0\,
      S(1) => \sect_total_buf[8]_i_4_n_0\,
      S(0) => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sect_total_buf_reg[8]_i_1_n_6\,
      Q => sect_total_buf_reg(9),
      R => \^sr\(0)
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(12),
      Q => sect_total(0),
      R => \^sr\(0)
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(22),
      Q => sect_total(10),
      R => \^sr\(0)
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(23),
      Q => sect_total(11),
      R => \^sr\(0)
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(24),
      Q => sect_total(12),
      R => \^sr\(0)
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(25),
      Q => sect_total(13),
      R => \^sr\(0)
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(26),
      Q => sect_total(14),
      R => \^sr\(0)
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(27),
      Q => sect_total(15),
      R => \^sr\(0)
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(28),
      Q => sect_total(16),
      R => \^sr\(0)
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(29),
      Q => sect_total(17),
      R => \^sr\(0)
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(30),
      Q => sect_total(18),
      R => \^sr\(0)
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(31),
      Q => sect_total(19),
      R => \^sr\(0)
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(13),
      Q => sect_total(1),
      R => \^sr\(0)
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(14),
      Q => sect_total(2),
      R => \^sr\(0)
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(15),
      Q => sect_total(3),
      R => \^sr\(0)
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(16),
      Q => sect_total(4),
      R => \^sr\(0)
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(17),
      Q => sect_total(5),
      R => \^sr\(0)
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(18),
      Q => sect_total(6),
      R => \^sr\(0)
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(19),
      Q => sect_total(7),
      R => \^sr\(0)
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(20),
      Q => sect_total(8),
      R => \^sr\(0)
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => sect_total1(21),
      Q => sect_total(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_124,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_123,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_122,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_121,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_120,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_124,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_123,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_122,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_121,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_120,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_119,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_118,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_117,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_116,
      O => start_to_4k0(8)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => \^sr\(0)
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => \^sr\(0)
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => \^sr\(0)
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => \^sr\(0)
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => \^sr\(0)
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => \^sr\(0)
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => \^sr\(0)
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => \^sr\(0)
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo is
  port (
    gmem_0_ARREADY : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[74]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[74]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[60]\ : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo is
  signal dout_vld_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal full_n_i_2_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^gmem_0_arready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dout_vld_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1\ : label is "soft_lutpair204";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
  gmem_0_ARREADY <= \^gmem_0_arready\;
U_fifo_srl: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(0) => D(0),
      Q(0) => Q(0),
      S(2 downto 0) => S(2 downto 0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => empty_n_reg_n_0,
      \dout_reg[60]_0\(60 downto 0) => \dout_reg[60]\(60 downto 0),
      \dout_reg[74]_0\(65 downto 0) => \dout_reg[74]\(65 downto 0),
      \dout_reg[74]_1\(0) => \dout_reg[74]_0\(0),
      \dout_reg[74]_2\ => \raddr_reg_n_0_[0]\,
      \dout_reg[74]_3\ => \raddr_reg_n_0_[1]\,
      \dout_reg[74]_4\ => \raddr_reg_n_0_[2]\,
      dout_vld_reg => dout_vld_reg_0,
      gmem_0_ARREADY => \^gmem_0_arready\,
      \in\(1 downto 0) => \in\(1 downto 0),
      pop => pop,
      rreq_valid => rreq_valid,
      sel => \^full_n_reg_0\,
      tmp_valid_reg => tmp_valid_reg
    );
dout_vld_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
        port map (
      I0 => tmp_valid_reg,
      I1 => ARREADY_Dummy,
      I2 => empty_n_reg_n_0,
      I3 => rreq_valid,
      O => dout_vld_i_1_n_0
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_i_1_n_0,
      Q => rreq_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00FFEF00"
    )
        port map (
      I0 => \empty_n_i_2__0_n_0\,
      I1 => \mOutPtr_reg_n_0_[3]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => pop,
      I4 => \^full_n_reg_0\,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \empty_n_i_2__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFDDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_i_2_n_0,
      I2 => \^gmem_0_arready\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => full_n_i_1_n_0
    );
full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      O => full_n_i_2_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^gmem_0_arready\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => pop,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20F20D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => pop,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A9A5A5A"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => rreq_valid,
      I2 => empty_n_reg_n_0,
      I3 => ARREADY_Dummy,
      I4 => tmp_valid_reg,
      O => \mOutPtr[3]_i_1_n_0\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00F20D"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => pop,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[3]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[3]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9D9D9D62626240"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => empty_n_reg_n_0,
      I3 => \raddr_reg_n_0_[2]\,
      I4 => \raddr_reg_n_0_[1]\,
      I5 => \raddr_reg_n_0_[0]\,
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC989866CCCCCC"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => \raddr_reg_n_0_[2]\,
      I3 => empty_n_reg_n_0,
      I4 => \^full_n_reg_0\,
      I5 => pop,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0E078F0F0F0"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => \raddr_reg_n_0_[2]\,
      I3 => empty_n_reg_n_0,
      I4 => \^full_n_reg_0\,
      I5 => pop,
      O => \raddr[2]_i_1_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_0\,
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_0\,
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_0\,
      Q => \raddr_reg_n_0_[2]\,
      R => SR(0)
    );
\rep_fu_72[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \ap_CS_fsm_reg[3]\,
      O => DI(0)
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => tmp_valid_reg,
      I1 => ARREADY_Dummy,
      I2 => rreq_valid,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized0\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ready_for_outstanding : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized0\ : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo";
end \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized0\ is
  signal \dout_vld_i_1__0_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__3_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[6]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[7]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_3_n_0\ : STD_LOGIC;
  signal \mOutPtr[8]_i_5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mOutPtr[6]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mOutPtr[7]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \waddr[7]_i_2\ : label is "soft_lutpair198";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_mem: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_mem
     port map (
      Q(7) => \waddr_reg_n_0_[7]\,
      Q(6) => \waddr_reg_n_0_[6]\,
      Q(5) => \waddr_reg_n_0_[5]\,
      Q(4) => \waddr_reg_n_0_[4]\,
      Q(3) => \waddr_reg_n_0_[3]\,
      Q(2) => \waddr_reg_n_0_[2]\,
      Q(1) => \waddr_reg_n_0_[1]\,
      Q(0) => \waddr_reg_n_0_[0]\,
      SR(0) => SR(0),
      WEBWE(0) => push,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(65 downto 0) => din(65 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      mem_reg_0 => \^dout_vld_reg_0\,
      mem_reg_1 => empty_n_reg_n_0,
      mem_reg_2 => \^full_n_reg_0\,
      mem_reg_3(0) => mem_reg(0),
      pop => pop,
      \raddr_reg_reg[0]_0\ => \raddr_reg_n_0_[0]\,
      \raddr_reg_reg[1]_0\ => \raddr_reg_n_0_[1]\,
      \raddr_reg_reg[2]_0\ => \raddr_reg_n_0_[2]\,
      \raddr_reg_reg[3]_0\ => \raddr_reg_n_0_[3]\,
      \raddr_reg_reg[4]_0\ => \raddr_reg_n_0_[4]\,
      \raddr_reg_reg[5]_0\ => \raddr_reg_n_0_[5]\,
      \raddr_reg_reg[6]_0\ => \raddr_reg_n_0_[6]\,
      \raddr_reg_reg[7]_0\ => \raddr_reg_n_0_[7]\,
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg => ready_for_outstanding_reg,
      rnext(7 downto 0) => rnext(7 downto 0)
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => ready_for_outstanding_reg,
      I2 => \^dout_vld_reg_0\,
      O => \dout_vld_i_1__0_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__0_n_0\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__3_n_0\,
      I1 => pop,
      I2 => mem_reg(0),
      I3 => \^full_n_reg_0\,
      I4 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[6]\,
      I1 => \mOutPtr_reg_n_0_[7]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr[7]_i_2_n_0\,
      I4 => \mOutPtr_reg_n_0_[8]\,
      O => \empty_n_i_2__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFF5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__2_n_0\,
      I2 => pop,
      I3 => mem_reg(0),
      I4 => \^full_n_reg_0\,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr[6]_i_2_n_0\,
      I2 => \mOutPtr_reg_n_0_[5]\,
      I3 => \mOutPtr_reg_n_0_[6]\,
      I4 => \mOutPtr_reg_n_0_[7]\,
      I5 => \mOutPtr_reg_n_0_[8]\,
      O => \full_n_i_2__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      O => \mOutPtr[2]_i_1__2_n_0\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0E1"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[3]\,
      I3 => \mOutPtr_reg_n_0_[2]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[3]_i_1__0_n_0\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0E1"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[4]_i_1_n_0\
    );
\mOutPtr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE013EC1"
    )
        port map (
      I0 => \mOutPtr[5]_i_2_n_0\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[5]\,
      I4 => \mOutPtr[6]_i_2_n_0\,
      O => \mOutPtr[5]_i_1_n_0\
    );
\mOutPtr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[5]_i_2_n_0\
    );
\mOutPtr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE3EFE0101C101"
    )
        port map (
      I0 => \mOutPtr[7]_i_2_n_0\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_0_[5]\,
      I4 => \mOutPtr[6]_i_2_n_0\,
      I5 => \mOutPtr_reg_n_0_[6]\,
      O => \mOutPtr[6]_i_1_n_0\
    );
\mOutPtr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[6]_i_2_n_0\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7C80808083"
    )
        port map (
      I0 => \mOutPtr[8]_i_5_n_0\,
      I1 => \mOutPtr_reg_n_0_[6]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr[7]_i_2_n_0\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      I5 => \mOutPtr_reg_n_0_[7]\,
      O => \mOutPtr[7]_i_1_n_0\
    );
\mOutPtr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[4]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[3]\,
      I4 => \mOutPtr_reg_n_0_[5]\,
      O => \mOutPtr[7]_i_2_n_0\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => mem_reg(0),
      I2 => pop,
      O => \mOutPtr[8]_i_1_n_0\
    );
\mOutPtr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3EC1FE01FE01FE01"
    )
        port map (
      I0 => \mOutPtr[8]_i_3_n_0\,
      I1 => mOutPtr18_out,
      I2 => \mOutPtr_reg_n_0_[6]\,
      I3 => \mOutPtr_reg_n_0_[8]\,
      I4 => \mOutPtr[8]_i_5_n_0\,
      I5 => \mOutPtr_reg_n_0_[7]\,
      O => \mOutPtr[8]_i_2_n_0\
    );
\mOutPtr[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[7]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr[7]_i_2_n_0\,
      O => \mOutPtr[8]_i_3_n_0\
    );
\mOutPtr[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880808"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => mem_reg(0),
      I2 => empty_n_reg_n_0,
      I3 => ready_for_outstanding_reg,
      I4 => \^dout_vld_reg_0\,
      O => mOutPtr18_out
    );
\mOutPtr[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[5]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr_reg_n_0_[2]\,
      I5 => \mOutPtr_reg_n_0_[3]\,
      O => \mOutPtr[8]_i_5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[2]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[3]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[4]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[5]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[6]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[7]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_0\,
      D => \mOutPtr[8]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_0_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_0_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_0_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_0_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_0_[7]\,
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \waddr[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      O => \waddr[1]_i_1_n_0\
    );
\waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[6]\,
      O => \waddr[1]_i_2_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr[3]_i_2_n_0\,
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr[3]_i_2_n_0\,
      O => \waddr[3]_i_1_n_0\
    );
\waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[1]\,
      O => \waddr[3]_i_2_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr[7]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \waddr[5]_i_1__0_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr[7]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \waddr[6]_i_1_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr[7]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[7]\,
      O => \waddr[7]_i_1_n_0\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[1]\,
      O => \waddr[7]_i_2_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_0\,
      Q => \waddr_reg_n_0_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_0\,
      Q => \waddr_reg_n_0_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_0\,
      Q => \waddr_reg_n_0_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_0\,
      Q => \waddr_reg_n_0_[3]\,
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_0\,
      Q => \waddr_reg_n_0_[4]\,
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_0\,
      Q => \waddr_reg_n_0_[5]\,
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_0\,
      Q => \waddr_reg_n_0_[6]\,
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1_n_0\,
      Q => \waddr_reg_n_0_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized1\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \raddr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RREADY_Dummy : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    \raddr_reg[3]_1\ : in STD_LOGIC;
    \raddr_reg[3]_2\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized1\ : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo";
end \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized1\ is
  signal \dout_vld_i_1__2_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \^raddr_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair112";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  \raddr_reg[3]_0\(3 downto 0) <= \^raddr_reg[3]_0\(3 downto 0);
U_fifo_srl: entity work.\top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_srl__parameterized0\
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      din(0) => din(0),
      \dout_reg[0]_0\ => \dout_reg[0]\,
      mem_reg => \^dout_vld_reg_0\,
      pop => pop
    );
\dout_vld_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => RREADY_Dummy,
      I4 => dout_vld_reg_1(0),
      O => \dout_vld_i_1__2_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__2_n_0\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \empty_n_i_2__2_n_0\,
      I1 => empty_n_reg_1,
      I2 => E(0),
      I3 => \^empty_n_reg_0\,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[2]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[4]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      O => \empty_n_i_2__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDF5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_0\,
      I2 => pop,
      I3 => full_n_reg_1,
      I4 => \^full_n_reg_0\,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[2]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[4]\,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \full_n_i_2__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4D2"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[2]_i_1__3_n_0\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA96AAA"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[3]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => empty_n_reg_1,
      O => \mOutPtr[3]_i_1__1_n_0\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFD40000002"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[2]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg_n_0_[3]\,
      I5 => \mOutPtr_reg_n_0_[4]\,
      O => \mOutPtr[4]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(0),
      O => \raddr[0]_i_1_n_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(0),
      I1 => \^raddr_reg[3]_0\(1),
      I2 => \^empty_n_reg_0\,
      I3 => empty_n_reg_1,
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A96AA9A9"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(2),
      I1 => \^raddr_reg[3]_0\(1),
      I2 => \^raddr_reg[3]_0\(0),
      I3 => empty_n_reg_1,
      I4 => \^empty_n_reg_0\,
      O => \raddr[2]_i_1_n_0\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFFEFF00FF"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(2),
      I1 => \^raddr_reg[3]_0\(0),
      I2 => \^raddr_reg[3]_0\(1),
      I3 => \raddr_reg[3]_1\,
      I4 => \raddr_reg[3]_2\,
      I5 => \^raddr_reg[3]_0\(3),
      O => \raddr[3]_i_1_n_0\
    );
\raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAA9AAA9A9"
    )
        port map (
      I0 => \^raddr_reg[3]_0\(3),
      I1 => \^raddr_reg[3]_0\(1),
      I2 => \^raddr_reg[3]_0\(0),
      I3 => empty_n_reg_1,
      I4 => \^empty_n_reg_0\,
      I5 => \^raddr_reg[3]_0\(2),
      O => \raddr[3]_i_2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[0]_i_1_n_0\,
      Q => \^raddr_reg[3]_0\(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[1]_i_1_n_0\,
      Q => \^raddr_reg[3]_0\(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[2]_i_1_n_0\,
      Q => \^raddr_reg[3]_0\(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1_n_0\,
      D => \raddr[3]_i_2_n_0\,
      Q => \^raddr_reg[3]_0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_s is
  port (
    \icmp_ln168_reg_264_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_reg_253 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mem2Stream_Batch_64u_784u_U0_numReps_c_write : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    start_once_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    \trunc_ln1_reg_268_reg[60]_0\ : out STD_LOGIC_VECTOR ( 60 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \gmem_addr_read_reg_123_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \numReps_read_reg_243_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start : in STD_LOGIC;
    auto_restart_status_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    auto_restart_status_reg_0 : in STD_LOGIC;
    dma2dwc_full_n : in STD_LOGIC;
    Mem2Stream_Batch_64u_784u_U0_ap_start : in STD_LOGIC;
    start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n : in STD_LOGIC;
    gmem_0_RVALID : in STD_LOGIC;
    push_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    numReps_c_full_n : in STD_LOGIC;
    gmem_0_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in_read_reg_248_reg[63]_0\ : in STD_LOGIC_VECTOR ( 60 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_s : entity is "StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_s";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_s;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^mem2stream_batch_64u_784u_u0_numreps_c_write\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln170_fu_172_p2 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \add_ln170_fu_172_p2__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_n_1\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_n_2\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_n_1\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_n_2\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__3_n_3\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_n_1\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_n_2\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__4_n_3\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__5_n_2\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry__5_n_3\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_n_0\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_n_1\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_n_2\ : STD_LOGIC;
  signal \add_ln170_fu_172_p2__0_carry_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dout_vld_i_5_n_0 : STD_LOGIC;
  signal \^empty_reg_253\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_n_0 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_n_68 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_0 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_10 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_11 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_12 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_13 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_14 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_15 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_16 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_17 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_18 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_19 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_2 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_20 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_21 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_22 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_23 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_24 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_25 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_26 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_27 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_28 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_29 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_3 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_30 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_31 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_32 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_33 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_34 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_35 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_36 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_37 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_38 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_39 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_4 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_40 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_41 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_42 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_43 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_44 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_45 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_46 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_47 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_48 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_49 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_5 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_50 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_51 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_52 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_53 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_54 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_55 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_56 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_57 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_58 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_59 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_6 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_60 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_61 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_62 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_63 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_64 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_65 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_66 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_67 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_7 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_8 : STD_LOGIC;
  signal grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_9 : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln166_fu_134_p2_carry__1_n_3\ : STD_LOGIC;
  signal icmp_ln166_fu_134_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln166_fu_134_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln166_fu_134_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln166_fu_134_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln166_fu_134_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln166_fu_134_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln166_fu_134_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln166_fu_134_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln168_fu_143_p2 : STD_LOGIC;
  signal \icmp_ln168_reg_264[0]_i_2_n_0\ : STD_LOGIC;
  signal \^icmp_ln168_reg_264_reg[0]_0\ : STD_LOGIC;
  signal in_read_reg_248 : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal numReps_read_reg_243 : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal p_0_in : STD_LOGIC_VECTOR ( 60 downto 1 );
  signal \rep_fu_72[0]_i_2_n_0\ : STD_LOGIC;
  signal \rep_fu_72[4]_i_3_n_0\ : STD_LOGIC;
  signal rep_fu_72_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rep_fu_72_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rep_fu_72_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \rep_fu_72_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \rep_fu_72_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \rep_fu_72_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \rep_fu_72_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \rep_fu_72_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \rep_fu_72_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \rep_fu_72_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rep_fu_72_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \rep_fu_72_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rep_fu_72_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rep_fu_72_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \rep_fu_72_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rep_fu_72_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rep_fu_72_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rep_fu_72_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rep_fu_72_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \rep_fu_72_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \rep_fu_72_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \rep_fu_72_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \rep_fu_72_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \rep_fu_72_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \rep_fu_72_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \rep_fu_72_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \rep_fu_72_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \rep_fu_72_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \rep_fu_72_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \rep_fu_72_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \rep_fu_72_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \rep_fu_72_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \rep_fu_72_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \rep_fu_72_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \rep_fu_72_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \rep_fu_72_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \rep_fu_72_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \rep_fu_72_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \rep_fu_72_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \rep_fu_72_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \rep_fu_72_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \rep_fu_72_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \rep_fu_72_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \rep_fu_72_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \rep_fu_72_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \rep_fu_72_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \rep_fu_72_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \rep_fu_72_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \rep_fu_72_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rep_fu_72_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rep_fu_72_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rep_fu_72_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rep_fu_72_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rep_fu_72_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rep_fu_72_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rep_fu_72_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rep_fu_72_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rep_fu_72_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rep_fu_72_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rep_fu_72_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rep_fu_72_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rep_fu_72_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rep_fu_72_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rep_fu_72_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_0 : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal trunc_ln1_reg_268 : STD_LOGIC_VECTOR ( 60 downto 0 );
  signal \trunc_ln1_reg_268[12]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[12]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[12]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[12]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[16]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[16]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[16]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[16]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[20]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[20]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[20]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[20]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[24]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[24]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[24]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[24]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[28]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[28]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[28]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[28]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[32]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[32]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[32]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[4]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[4]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[4]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[4]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[8]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[8]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[8]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268[8]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1_reg_268_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_add_ln170_fu_172_p2__0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln170_fu_172_p2__0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln166_fu_134_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln166_fu_134_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln166_fu_134_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln166_fu_134_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rep_fu_72_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trunc_ln1_reg_268_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln170_fu_172_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln170_fu_172_p2__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln170_fu_172_p2__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln170_fu_172_p2__0_carry__2\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__2_i_1\ : label is "lutpair0";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__2_i_5\ : label is "lutpair1";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__2_i_6\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \add_ln170_fu_172_p2__0_carry__3\ : label is 35;
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__3_i_1\ : label is "lutpair4";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__3_i_2\ : label is "lutpair3";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__3_i_3\ : label is "lutpair2";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__3_i_4\ : label is "lutpair1";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__3_i_5\ : label is "lutpair5";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__3_i_6\ : label is "lutpair4";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__3_i_7\ : label is "lutpair3";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__3_i_8\ : label is "lutpair2";
  attribute ADDER_THRESHOLD of \add_ln170_fu_172_p2__0_carry__4\ : label is 35;
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__4_i_1\ : label is "lutpair8";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__4_i_2\ : label is "lutpair7";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__4_i_3\ : label is "lutpair6";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__4_i_4\ : label is "lutpair5";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__4_i_5\ : label is "lutpair9";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__4_i_6\ : label is "lutpair8";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__4_i_7\ : label is "lutpair7";
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__4_i_8\ : label is "lutpair6";
  attribute ADDER_THRESHOLD of \add_ln170_fu_172_p2__0_carry__5\ : label is 35;
  attribute HLUTNM of \add_ln170_fu_172_p2__0_carry__5_i_2\ : label is "lutpair9";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_5\ : label is "soft_lutpair14";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of dout_vld_i_5 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mem_reg[5][10]_srl6_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mem_reg[5][11]_srl6_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mem_reg[5][12]_srl6_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mem_reg[5][13]_srl6_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mem_reg[5][14]_srl6_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mem_reg[5][15]_srl6_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mem_reg[5][16]_srl6_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mem_reg[5][17]_srl6_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mem_reg[5][18]_srl6_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mem_reg[5][19]_srl6_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mem_reg[5][1]_srl6_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mem_reg[5][20]_srl6_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mem_reg[5][21]_srl6_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mem_reg[5][22]_srl6_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mem_reg[5][23]_srl6_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mem_reg[5][24]_srl6_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mem_reg[5][25]_srl6_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mem_reg[5][26]_srl6_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mem_reg[5][27]_srl6_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mem_reg[5][28]_srl6_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mem_reg[5][29]_srl6_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mem_reg[5][2]_srl6_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mem_reg[5][30]_srl6_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mem_reg[5][31]_srl6_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mem_reg[5][32]_srl6_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mem_reg[5][33]_srl6_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mem_reg[5][34]_srl6_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mem_reg[5][35]_srl6_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mem_reg[5][36]_srl6_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mem_reg[5][37]_srl6_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mem_reg[5][38]_srl6_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mem_reg[5][39]_srl6_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mem_reg[5][3]_srl6_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mem_reg[5][40]_srl6_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mem_reg[5][41]_srl6_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mem_reg[5][42]_srl6_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mem_reg[5][43]_srl6_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mem_reg[5][44]_srl6_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mem_reg[5][45]_srl6_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mem_reg[5][46]_srl6_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mem_reg[5][47]_srl6_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mem_reg[5][48]_srl6_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mem_reg[5][49]_srl6_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mem_reg[5][4]_srl6_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mem_reg[5][50]_srl6_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mem_reg[5][51]_srl6_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mem_reg[5][52]_srl6_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mem_reg[5][53]_srl6_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mem_reg[5][54]_srl6_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mem_reg[5][55]_srl6_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mem_reg[5][56]_srl6_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mem_reg[5][57]_srl6_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mem_reg[5][58]_srl6_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mem_reg[5][59]_srl6_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mem_reg[5][5]_srl6_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mem_reg[5][60]_srl6_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mem_reg[5][6]_srl6_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mem_reg[5][7]_srl6_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mem_reg[5][8]_srl6_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mem_reg[5][9]_srl6_i_1\ : label is "soft_lutpair40";
  attribute ADDER_THRESHOLD of \rep_fu_72_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rep_fu_72_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rep_fu_72_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rep_fu_72_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rep_fu_72_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rep_fu_72_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rep_fu_72_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rep_fu_72_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair13";
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[32]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[36]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[40]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[44]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[48]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[52]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[56]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[60]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_268_reg[8]_i_1\ : label is 35;
begin
  CO(0) <= \^co\(0);
  D(23 downto 0) <= \^d\(23 downto 0);
  Mem2Stream_Batch_64u_784u_U0_numReps_c_write <= \^mem2stream_batch_64u_784u_u0_numreps_c_write\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  empty_reg_253(3 downto 0) <= \^empty_reg_253\(3 downto 0);
  \icmp_ln168_reg_264_reg[0]_0\ <= \^icmp_ln168_reg_264_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
\add_ln170_fu_172_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln170_fu_172_p2__0_carry_n_0\,
      CO(2) => \add_ln170_fu_172_p2__0_carry_n_1\,
      CO(1) => \add_ln170_fu_172_p2__0_carry_n_2\,
      CO(0) => \add_ln170_fu_172_p2__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln170_fu_172_p2__0_carry_i_1_n_0\,
      DI(2) => \add_ln170_fu_172_p2__0_carry_i_2_n_0\,
      DI(1) => \add_ln170_fu_172_p2__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => add_ln170_fu_172_p2(8 downto 5),
      S(3) => \add_ln170_fu_172_p2__0_carry_i_4_n_0\,
      S(2) => \add_ln170_fu_172_p2__0_carry_i_5_n_0\,
      S(1) => \add_ln170_fu_172_p2__0_carry_i_6_n_0\,
      S(0) => \add_ln170_fu_172_p2__0_carry_i_7_n_0\
    );
\add_ln170_fu_172_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln170_fu_172_p2__0_carry_n_0\,
      CO(3) => \add_ln170_fu_172_p2__0_carry__0_n_0\,
      CO(2) => \add_ln170_fu_172_p2__0_carry__0_n_1\,
      CO(1) => \add_ln170_fu_172_p2__0_carry__0_n_2\,
      CO(0) => \add_ln170_fu_172_p2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln170_fu_172_p2__0_carry__0_i_1_n_0\,
      DI(2) => \add_ln170_fu_172_p2__0_carry__0_i_2_n_0\,
      DI(1) => \add_ln170_fu_172_p2__0_carry__0_i_3_n_0\,
      DI(0) => \add_ln170_fu_172_p2__0_carry__0_i_4_n_0\,
      O(3 downto 0) => add_ln170_fu_172_p2(12 downto 9),
      S(3) => \add_ln170_fu_172_p2__0_carry__0_i_5_n_0\,
      S(2) => \add_ln170_fu_172_p2__0_carry__0_i_6_n_0\,
      S(1) => \add_ln170_fu_172_p2__0_carry__0_i_7_n_0\,
      S(0) => \add_ln170_fu_172_p2__0_carry__0_i_8_n_0\
    );
\add_ln170_fu_172_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(6),
      I1 => rep_fu_72_reg(10),
      I2 => rep_fu_72_reg(4),
      O => \add_ln170_fu_172_p2__0_carry__0_i_1_n_0\
    );
\add_ln170_fu_172_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(5),
      I1 => rep_fu_72_reg(9),
      I2 => rep_fu_72_reg(3),
      O => \add_ln170_fu_172_p2__0_carry__0_i_2_n_0\
    );
\add_ln170_fu_172_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(4),
      I1 => rep_fu_72_reg(8),
      I2 => rep_fu_72_reg(2),
      O => \add_ln170_fu_172_p2__0_carry__0_i_3_n_0\
    );
\add_ln170_fu_172_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(3),
      I1 => rep_fu_72_reg(7),
      I2 => rep_fu_72_reg(1),
      O => \add_ln170_fu_172_p2__0_carry__0_i_4_n_0\
    );
\add_ln170_fu_172_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(7),
      I1 => rep_fu_72_reg(11),
      I2 => rep_fu_72_reg(5),
      I3 => \add_ln170_fu_172_p2__0_carry__0_i_1_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__0_i_5_n_0\
    );
\add_ln170_fu_172_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(6),
      I1 => rep_fu_72_reg(10),
      I2 => rep_fu_72_reg(4),
      I3 => \add_ln170_fu_172_p2__0_carry__0_i_2_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__0_i_6_n_0\
    );
\add_ln170_fu_172_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(5),
      I1 => rep_fu_72_reg(9),
      I2 => rep_fu_72_reg(3),
      I3 => \add_ln170_fu_172_p2__0_carry__0_i_3_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__0_i_7_n_0\
    );
\add_ln170_fu_172_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(4),
      I1 => rep_fu_72_reg(8),
      I2 => rep_fu_72_reg(2),
      I3 => \add_ln170_fu_172_p2__0_carry__0_i_4_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__0_i_8_n_0\
    );
\add_ln170_fu_172_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln170_fu_172_p2__0_carry__0_n_0\,
      CO(3) => \add_ln170_fu_172_p2__0_carry__1_n_0\,
      CO(2) => \add_ln170_fu_172_p2__0_carry__1_n_1\,
      CO(1) => \add_ln170_fu_172_p2__0_carry__1_n_2\,
      CO(0) => \add_ln170_fu_172_p2__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln170_fu_172_p2__0_carry__1_i_1_n_0\,
      DI(2) => \add_ln170_fu_172_p2__0_carry__1_i_2_n_0\,
      DI(1) => \add_ln170_fu_172_p2__0_carry__1_i_3_n_0\,
      DI(0) => \add_ln170_fu_172_p2__0_carry__1_i_4_n_0\,
      O(3 downto 0) => add_ln170_fu_172_p2(16 downto 13),
      S(3) => \add_ln170_fu_172_p2__0_carry__1_i_5_n_0\,
      S(2) => \add_ln170_fu_172_p2__0_carry__1_i_6_n_0\,
      S(1) => \add_ln170_fu_172_p2__0_carry__1_i_7_n_0\,
      S(0) => \add_ln170_fu_172_p2__0_carry__1_i_8_n_0\
    );
\add_ln170_fu_172_p2__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(10),
      I1 => rep_fu_72_reg(14),
      I2 => rep_fu_72_reg(8),
      O => \add_ln170_fu_172_p2__0_carry__1_i_1_n_0\
    );
\add_ln170_fu_172_p2__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(9),
      I1 => rep_fu_72_reg(13),
      I2 => rep_fu_72_reg(7),
      O => \add_ln170_fu_172_p2__0_carry__1_i_2_n_0\
    );
\add_ln170_fu_172_p2__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(8),
      I1 => rep_fu_72_reg(12),
      I2 => rep_fu_72_reg(6),
      O => \add_ln170_fu_172_p2__0_carry__1_i_3_n_0\
    );
\add_ln170_fu_172_p2__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(7),
      I1 => rep_fu_72_reg(11),
      I2 => rep_fu_72_reg(5),
      O => \add_ln170_fu_172_p2__0_carry__1_i_4_n_0\
    );
\add_ln170_fu_172_p2__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(11),
      I1 => rep_fu_72_reg(15),
      I2 => rep_fu_72_reg(9),
      I3 => \add_ln170_fu_172_p2__0_carry__1_i_1_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__1_i_5_n_0\
    );
\add_ln170_fu_172_p2__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(10),
      I1 => rep_fu_72_reg(14),
      I2 => rep_fu_72_reg(8),
      I3 => \add_ln170_fu_172_p2__0_carry__1_i_2_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__1_i_6_n_0\
    );
\add_ln170_fu_172_p2__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(9),
      I1 => rep_fu_72_reg(13),
      I2 => rep_fu_72_reg(7),
      I3 => \add_ln170_fu_172_p2__0_carry__1_i_3_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__1_i_7_n_0\
    );
\add_ln170_fu_172_p2__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(8),
      I1 => rep_fu_72_reg(12),
      I2 => rep_fu_72_reg(6),
      I3 => \add_ln170_fu_172_p2__0_carry__1_i_4_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__1_i_8_n_0\
    );
\add_ln170_fu_172_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln170_fu_172_p2__0_carry__1_n_0\,
      CO(3) => \add_ln170_fu_172_p2__0_carry__2_n_0\,
      CO(2) => \add_ln170_fu_172_p2__0_carry__2_n_1\,
      CO(1) => \add_ln170_fu_172_p2__0_carry__2_n_2\,
      CO(0) => \add_ln170_fu_172_p2__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln170_fu_172_p2__0_carry__2_i_1_n_0\,
      DI(2) => \add_ln170_fu_172_p2__0_carry__2_i_2_n_0\,
      DI(1) => \add_ln170_fu_172_p2__0_carry__2_i_3_n_0\,
      DI(0) => \add_ln170_fu_172_p2__0_carry__2_i_4_n_0\,
      O(3 downto 0) => add_ln170_fu_172_p2(20 downto 17),
      S(3) => \add_ln170_fu_172_p2__0_carry__2_i_5_n_0\,
      S(2) => \add_ln170_fu_172_p2__0_carry__2_i_6_n_0\,
      S(1) => \add_ln170_fu_172_p2__0_carry__2_i_7_n_0\,
      S(0) => \add_ln170_fu_172_p2__0_carry__2_i_8_n_0\
    );
\add_ln170_fu_172_p2__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(14),
      I1 => rep_fu_72_reg(18),
      I2 => rep_fu_72_reg(12),
      O => \add_ln170_fu_172_p2__0_carry__2_i_1_n_0\
    );
\add_ln170_fu_172_p2__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(13),
      I1 => rep_fu_72_reg(17),
      I2 => rep_fu_72_reg(11),
      O => \add_ln170_fu_172_p2__0_carry__2_i_2_n_0\
    );
\add_ln170_fu_172_p2__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(12),
      I1 => rep_fu_72_reg(16),
      I2 => rep_fu_72_reg(10),
      O => \add_ln170_fu_172_p2__0_carry__2_i_3_n_0\
    );
\add_ln170_fu_172_p2__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(11),
      I1 => rep_fu_72_reg(15),
      I2 => rep_fu_72_reg(9),
      O => \add_ln170_fu_172_p2__0_carry__2_i_4_n_0\
    );
\add_ln170_fu_172_p2__0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(15),
      I1 => rep_fu_72_reg(19),
      I2 => rep_fu_72_reg(13),
      I3 => \add_ln170_fu_172_p2__0_carry__2_i_1_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__2_i_5_n_0\
    );
\add_ln170_fu_172_p2__0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(14),
      I1 => rep_fu_72_reg(18),
      I2 => rep_fu_72_reg(12),
      I3 => \add_ln170_fu_172_p2__0_carry__2_i_2_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__2_i_6_n_0\
    );
\add_ln170_fu_172_p2__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(13),
      I1 => rep_fu_72_reg(17),
      I2 => rep_fu_72_reg(11),
      I3 => \add_ln170_fu_172_p2__0_carry__2_i_3_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__2_i_7_n_0\
    );
\add_ln170_fu_172_p2__0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(12),
      I1 => rep_fu_72_reg(16),
      I2 => rep_fu_72_reg(10),
      I3 => \add_ln170_fu_172_p2__0_carry__2_i_4_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__2_i_8_n_0\
    );
\add_ln170_fu_172_p2__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln170_fu_172_p2__0_carry__2_n_0\,
      CO(3) => \add_ln170_fu_172_p2__0_carry__3_n_0\,
      CO(2) => \add_ln170_fu_172_p2__0_carry__3_n_1\,
      CO(1) => \add_ln170_fu_172_p2__0_carry__3_n_2\,
      CO(0) => \add_ln170_fu_172_p2__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln170_fu_172_p2__0_carry__3_i_1_n_0\,
      DI(2) => \add_ln170_fu_172_p2__0_carry__3_i_2_n_0\,
      DI(1) => \add_ln170_fu_172_p2__0_carry__3_i_3_n_0\,
      DI(0) => \add_ln170_fu_172_p2__0_carry__3_i_4_n_0\,
      O(3 downto 0) => add_ln170_fu_172_p2(24 downto 21),
      S(3) => \add_ln170_fu_172_p2__0_carry__3_i_5_n_0\,
      S(2) => \add_ln170_fu_172_p2__0_carry__3_i_6_n_0\,
      S(1) => \add_ln170_fu_172_p2__0_carry__3_i_7_n_0\,
      S(0) => \add_ln170_fu_172_p2__0_carry__3_i_8_n_0\
    );
\add_ln170_fu_172_p2__0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(18),
      I1 => rep_fu_72_reg(22),
      I2 => rep_fu_72_reg(16),
      O => \add_ln170_fu_172_p2__0_carry__3_i_1_n_0\
    );
\add_ln170_fu_172_p2__0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(17),
      I1 => rep_fu_72_reg(21),
      I2 => rep_fu_72_reg(15),
      O => \add_ln170_fu_172_p2__0_carry__3_i_2_n_0\
    );
\add_ln170_fu_172_p2__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(16),
      I1 => rep_fu_72_reg(20),
      I2 => rep_fu_72_reg(14),
      O => \add_ln170_fu_172_p2__0_carry__3_i_3_n_0\
    );
\add_ln170_fu_172_p2__0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(15),
      I1 => rep_fu_72_reg(19),
      I2 => rep_fu_72_reg(13),
      O => \add_ln170_fu_172_p2__0_carry__3_i_4_n_0\
    );
\add_ln170_fu_172_p2__0_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(19),
      I1 => rep_fu_72_reg(23),
      I2 => rep_fu_72_reg(17),
      I3 => \add_ln170_fu_172_p2__0_carry__3_i_1_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__3_i_5_n_0\
    );
\add_ln170_fu_172_p2__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(18),
      I1 => rep_fu_72_reg(22),
      I2 => rep_fu_72_reg(16),
      I3 => \add_ln170_fu_172_p2__0_carry__3_i_2_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__3_i_6_n_0\
    );
\add_ln170_fu_172_p2__0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(17),
      I1 => rep_fu_72_reg(21),
      I2 => rep_fu_72_reg(15),
      I3 => \add_ln170_fu_172_p2__0_carry__3_i_3_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__3_i_7_n_0\
    );
\add_ln170_fu_172_p2__0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(16),
      I1 => rep_fu_72_reg(20),
      I2 => rep_fu_72_reg(14),
      I3 => \add_ln170_fu_172_p2__0_carry__3_i_4_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__3_i_8_n_0\
    );
\add_ln170_fu_172_p2__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln170_fu_172_p2__0_carry__3_n_0\,
      CO(3) => \add_ln170_fu_172_p2__0_carry__4_n_0\,
      CO(2) => \add_ln170_fu_172_p2__0_carry__4_n_1\,
      CO(1) => \add_ln170_fu_172_p2__0_carry__4_n_2\,
      CO(0) => \add_ln170_fu_172_p2__0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln170_fu_172_p2__0_carry__4_i_1_n_0\,
      DI(2) => \add_ln170_fu_172_p2__0_carry__4_i_2_n_0\,
      DI(1) => \add_ln170_fu_172_p2__0_carry__4_i_3_n_0\,
      DI(0) => \add_ln170_fu_172_p2__0_carry__4_i_4_n_0\,
      O(3 downto 0) => add_ln170_fu_172_p2(28 downto 25),
      S(3) => \add_ln170_fu_172_p2__0_carry__4_i_5_n_0\,
      S(2) => \add_ln170_fu_172_p2__0_carry__4_i_6_n_0\,
      S(1) => \add_ln170_fu_172_p2__0_carry__4_i_7_n_0\,
      S(0) => \add_ln170_fu_172_p2__0_carry__4_i_8_n_0\
    );
\add_ln170_fu_172_p2__0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(22),
      I1 => rep_fu_72_reg(26),
      I2 => rep_fu_72_reg(20),
      O => \add_ln170_fu_172_p2__0_carry__4_i_1_n_0\
    );
\add_ln170_fu_172_p2__0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(21),
      I1 => rep_fu_72_reg(25),
      I2 => rep_fu_72_reg(19),
      O => \add_ln170_fu_172_p2__0_carry__4_i_2_n_0\
    );
\add_ln170_fu_172_p2__0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(20),
      I1 => rep_fu_72_reg(24),
      I2 => rep_fu_72_reg(18),
      O => \add_ln170_fu_172_p2__0_carry__4_i_3_n_0\
    );
\add_ln170_fu_172_p2__0_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(19),
      I1 => rep_fu_72_reg(23),
      I2 => rep_fu_72_reg(17),
      O => \add_ln170_fu_172_p2__0_carry__4_i_4_n_0\
    );
\add_ln170_fu_172_p2__0_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(23),
      I1 => rep_fu_72_reg(27),
      I2 => rep_fu_72_reg(21),
      I3 => \add_ln170_fu_172_p2__0_carry__4_i_1_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__4_i_5_n_0\
    );
\add_ln170_fu_172_p2__0_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(22),
      I1 => rep_fu_72_reg(26),
      I2 => rep_fu_72_reg(20),
      I3 => \add_ln170_fu_172_p2__0_carry__4_i_2_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__4_i_6_n_0\
    );
\add_ln170_fu_172_p2__0_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(21),
      I1 => rep_fu_72_reg(25),
      I2 => rep_fu_72_reg(19),
      I3 => \add_ln170_fu_172_p2__0_carry__4_i_3_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__4_i_7_n_0\
    );
\add_ln170_fu_172_p2__0_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(20),
      I1 => rep_fu_72_reg(24),
      I2 => rep_fu_72_reg(18),
      I3 => \add_ln170_fu_172_p2__0_carry__4_i_4_n_0\,
      O => \add_ln170_fu_172_p2__0_carry__4_i_8_n_0\
    );
\add_ln170_fu_172_p2__0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln170_fu_172_p2__0_carry__4_n_0\,
      CO(3 downto 2) => \NLW_add_ln170_fu_172_p2__0_carry__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln170_fu_172_p2__0_carry__5_n_2\,
      CO(0) => \add_ln170_fu_172_p2__0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln170_fu_172_p2__0_carry__5_i_1_n_0\,
      DI(0) => \add_ln170_fu_172_p2__0_carry__5_i_2_n_0\,
      O(3) => \NLW_add_ln170_fu_172_p2__0_carry__5_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln170_fu_172_p2(31 downto 29),
      S(3) => '0',
      S(2) => \add_ln170_fu_172_p2__0_carry__5_i_3_n_0\,
      S(1) => \add_ln170_fu_172_p2__0_carry__5_i_4_n_0\,
      S(0) => \add_ln170_fu_172_p2__0_carry__5_i_5_n_0\
    );
\add_ln170_fu_172_p2__0_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(24),
      I1 => rep_fu_72_reg(28),
      I2 => rep_fu_72_reg(22),
      O => \add_ln170_fu_172_p2__0_carry__5_i_1_n_0\
    );
\add_ln170_fu_172_p2__0_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(23),
      I1 => rep_fu_72_reg(27),
      I2 => rep_fu_72_reg(21),
      O => \add_ln170_fu_172_p2__0_carry__5_i_2_n_0\
    );
\add_ln170_fu_172_p2__0_carry__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rep_fu_72_reg(23),
      I1 => rep_fu_72_reg(29),
      I2 => rep_fu_72_reg(25),
      I3 => rep_fu_72_reg(26),
      I4 => rep_fu_72_reg(24),
      I5 => rep_fu_72_reg(30),
      O => \add_ln170_fu_172_p2__0_carry__5_i_3_n_0\
    );
\add_ln170_fu_172_p2__0_carry__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => rep_fu_72_reg(22),
      I1 => rep_fu_72_reg(28),
      I2 => rep_fu_72_reg(24),
      I3 => rep_fu_72_reg(25),
      I4 => rep_fu_72_reg(29),
      I5 => rep_fu_72_reg(23),
      O => \add_ln170_fu_172_p2__0_carry__5_i_4_n_0\
    );
\add_ln170_fu_172_p2__0_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \add_ln170_fu_172_p2__0_carry__5_i_2_n_0\,
      I1 => rep_fu_72_reg(24),
      I2 => rep_fu_72_reg(28),
      I3 => rep_fu_72_reg(22),
      O => \add_ln170_fu_172_p2__0_carry__5_i_5_n_0\
    );
\add_ln170_fu_172_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => rep_fu_72_reg(2),
      I1 => rep_fu_72_reg(6),
      I2 => rep_fu_72_reg(0),
      O => \add_ln170_fu_172_p2__0_carry_i_1_n_0\
    );
\add_ln170_fu_172_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => rep_fu_72_reg(0),
      I1 => rep_fu_72_reg(2),
      I2 => rep_fu_72_reg(6),
      O => \add_ln170_fu_172_p2__0_carry_i_2_n_0\
    );
\add_ln170_fu_172_p2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rep_fu_72_reg(4),
      I1 => rep_fu_72_reg(0),
      O => \add_ln170_fu_172_p2__0_carry_i_3_n_0\
    );
\add_ln170_fu_172_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => rep_fu_72_reg(3),
      I1 => rep_fu_72_reg(7),
      I2 => rep_fu_72_reg(1),
      I3 => \add_ln170_fu_172_p2__0_carry_i_1_n_0\,
      O => \add_ln170_fu_172_p2__0_carry_i_4_n_0\
    );
\add_ln170_fu_172_p2__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => rep_fu_72_reg(2),
      I1 => rep_fu_72_reg(6),
      I2 => rep_fu_72_reg(0),
      I3 => rep_fu_72_reg(1),
      I4 => rep_fu_72_reg(5),
      O => \add_ln170_fu_172_p2__0_carry_i_5_n_0\
    );
\add_ln170_fu_172_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => rep_fu_72_reg(0),
      I1 => rep_fu_72_reg(4),
      I2 => rep_fu_72_reg(1),
      I3 => rep_fu_72_reg(5),
      O => \add_ln170_fu_172_p2__0_carry_i_6_n_0\
    );
\add_ln170_fu_172_p2__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rep_fu_72_reg(0),
      I1 => rep_fu_72_reg(4),
      O => \add_ln170_fu_172_p2__0_carry_i_7_n_0\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      I2 => \ap_CS_fsm[0]_i_2_n_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_3_n_0\,
      I1 => \ap_CS_fsm[0]_i_4_n_0\,
      I2 => \^co\(0),
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state20,
      I5 => \ap_CS_fsm_reg_n_0_[18]\,
      O => \ap_CS_fsm[0]_i_2_n_0\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_5_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[9]\,
      I2 => \ap_CS_fsm_reg_n_0_[8]\,
      I3 => \ap_CS_fsm_reg_n_0_[7]\,
      I4 => \ap_CS_fsm_reg_n_0_[6]\,
      I5 => \ap_CS_fsm[0]_i_6_n_0\,
      O => \ap_CS_fsm[0]_i_3_n_0\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[17]\,
      I1 => \ap_CS_fsm_reg_n_0_[16]\,
      I2 => \ap_CS_fsm_reg_n_0_[15]\,
      I3 => \ap_CS_fsm_reg_n_0_[14]\,
      O => \ap_CS_fsm[0]_i_4_n_0\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[13]\,
      I1 => \ap_CS_fsm_reg_n_0_[12]\,
      I2 => ap_CS_fsm_state12,
      I3 => ap_CS_fsm_state11,
      O => \ap_CS_fsm[0]_i_5_n_0\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[3]\,
      I1 => \^q\(1),
      I2 => \ap_CS_fsm_reg_n_0_[5]\,
      I3 => \ap_CS_fsm_reg_n_0_[4]\,
      O => \ap_CS_fsm[0]_i_6_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02F2"
    )
        port map (
      I0 => \^q\(1),
      I1 => gmem_0_ARREADY,
      I2 => \^q\(0),
      I3 => \^co\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[9]\,
      Q => ap_CS_fsm_state11,
      R => SR(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => SR(0)
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \in\(1),
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => \ap_CS_fsm_reg_n_0_[16]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[16]\,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => ap_CS_fsm_state20,
      R => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \in\(0),
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => SR(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => \ap_CS_fsm_reg_n_0_[9]\,
      R => SR(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFF0000"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => auto_restart_status_reg(0),
      I4 => p_3_in(1),
      I5 => auto_restart_status_reg_0,
      O => empty_n_reg
    );
dout_vld_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^icmp_ln168_reg_264_reg[0]_0\,
      I1 => ap_CS_fsm_state12,
      O => dout_vld_i_5_n_0
    );
\empty_reg_253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(0),
      Q => \^empty_reg_253\(0),
      R => '0'
    );
\empty_reg_253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(1),
      Q => \^empty_reg_253\(1),
      R => '0'
    );
\empty_reg_253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(2),
      Q => \^empty_reg_253\(2),
      R => '0'
    );
\empty_reg_253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(3),
      Q => \^empty_reg_253\(3),
      R => '0'
    );
grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11
     port map (
      D(1) => ap_NS_fsm(11),
      D(0) => ap_NS_fsm(1),
      Q(3) => ap_CS_fsm_state20,
      Q(2) => ap_CS_fsm_state12,
      Q(1) => ap_CS_fsm_state11,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => SR(0),
      \SRL_SIG_reg[0][63]\ => \^icmp_ln168_reg_264_reg[0]_0\,
      \SRL_SIG_reg[0][63]_0\(63) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_4,
      \SRL_SIG_reg[0][63]_0\(62) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_5,
      \SRL_SIG_reg[0][63]_0\(61) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_6,
      \SRL_SIG_reg[0][63]_0\(60) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_7,
      \SRL_SIG_reg[0][63]_0\(59) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_8,
      \SRL_SIG_reg[0][63]_0\(58) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_9,
      \SRL_SIG_reg[0][63]_0\(57) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_10,
      \SRL_SIG_reg[0][63]_0\(56) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_11,
      \SRL_SIG_reg[0][63]_0\(55) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_12,
      \SRL_SIG_reg[0][63]_0\(54) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_13,
      \SRL_SIG_reg[0][63]_0\(53) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_14,
      \SRL_SIG_reg[0][63]_0\(52) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_15,
      \SRL_SIG_reg[0][63]_0\(51) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_16,
      \SRL_SIG_reg[0][63]_0\(50) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_17,
      \SRL_SIG_reg[0][63]_0\(49) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_18,
      \SRL_SIG_reg[0][63]_0\(48) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_19,
      \SRL_SIG_reg[0][63]_0\(47) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_20,
      \SRL_SIG_reg[0][63]_0\(46) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_21,
      \SRL_SIG_reg[0][63]_0\(45) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_22,
      \SRL_SIG_reg[0][63]_0\(44) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_23,
      \SRL_SIG_reg[0][63]_0\(43) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_24,
      \SRL_SIG_reg[0][63]_0\(42) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_25,
      \SRL_SIG_reg[0][63]_0\(41) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_26,
      \SRL_SIG_reg[0][63]_0\(40) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_27,
      \SRL_SIG_reg[0][63]_0\(39) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_28,
      \SRL_SIG_reg[0][63]_0\(38) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_29,
      \SRL_SIG_reg[0][63]_0\(37) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_30,
      \SRL_SIG_reg[0][63]_0\(36) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_31,
      \SRL_SIG_reg[0][63]_0\(35) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_32,
      \SRL_SIG_reg[0][63]_0\(34) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_33,
      \SRL_SIG_reg[0][63]_0\(33) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_34,
      \SRL_SIG_reg[0][63]_0\(32) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_35,
      \SRL_SIG_reg[0][63]_0\(31) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_36,
      \SRL_SIG_reg[0][63]_0\(30) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_37,
      \SRL_SIG_reg[0][63]_0\(29) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_38,
      \SRL_SIG_reg[0][63]_0\(28) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_39,
      \SRL_SIG_reg[0][63]_0\(27) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_40,
      \SRL_SIG_reg[0][63]_0\(26) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_41,
      \SRL_SIG_reg[0][63]_0\(25) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_42,
      \SRL_SIG_reg[0][63]_0\(24) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_43,
      \SRL_SIG_reg[0][63]_0\(23) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_44,
      \SRL_SIG_reg[0][63]_0\(22) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_45,
      \SRL_SIG_reg[0][63]_0\(21) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_46,
      \SRL_SIG_reg[0][63]_0\(20) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_47,
      \SRL_SIG_reg[0][63]_0\(19) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_48,
      \SRL_SIG_reg[0][63]_0\(18) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_49,
      \SRL_SIG_reg[0][63]_0\(17) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_50,
      \SRL_SIG_reg[0][63]_0\(16) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_51,
      \SRL_SIG_reg[0][63]_0\(15) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_52,
      \SRL_SIG_reg[0][63]_0\(14) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_53,
      \SRL_SIG_reg[0][63]_0\(13) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_54,
      \SRL_SIG_reg[0][63]_0\(12) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_55,
      \SRL_SIG_reg[0][63]_0\(11) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_56,
      \SRL_SIG_reg[0][63]_0\(10) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_57,
      \SRL_SIG_reg[0][63]_0\(9) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_58,
      \SRL_SIG_reg[0][63]_0\(8) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_59,
      \SRL_SIG_reg[0][63]_0\(7) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_60,
      \SRL_SIG_reg[0][63]_0\(6) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_61,
      \SRL_SIG_reg[0][63]_0\(5) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_62,
      \SRL_SIG_reg[0][63]_0\(4) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_63,
      \SRL_SIG_reg[0][63]_0\(3) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_64,
      \SRL_SIG_reg[0][63]_0\(2) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_65,
      \SRL_SIG_reg[0][63]_0\(1) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_66,
      \SRL_SIG_reg[0][63]_0\(0) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_67,
      \ap_CS_fsm_reg[10]\ => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_n_0,
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[11]\ => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_3,
      \ap_CS_fsm_reg[1]\ => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dma2dwc_full_n => dma2dwc_full_n,
      dout(63 downto 0) => dout(63 downto 0),
      full_n_reg => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_n_68,
      gmem_0_RVALID => gmem_0_RVALID,
      \gmem_addr_read_reg_123_reg[63]_0\(63 downto 0) => \gmem_addr_read_reg_123_reg[63]\(63 downto 0),
      grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      ready_for_outstanding_reg => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_2
    );
grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_n_0,
      Q => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg,
      R => SR(0)
    );
grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1
     port map (
      Q(1) => ap_CS_fsm_state20,
      Q(0) => ap_CS_fsm_state12,
      SR(0) => SR(0),
      \SRL_SIG_reg[1][0]\ => \^icmp_ln168_reg_264_reg[0]_0\,
      \SRL_SIG_reg[1][0]_0\ => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_n_68,
      \ap_CS_fsm_reg[19]\ => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dma2dwc_full_n => dma2dwc_full_n,
      dout(63 downto 0) => dout(63 downto 0),
      dout_vld_i_2 => dout_vld_i_5_n_0,
      gmem_0_RVALID => gmem_0_RVALID,
      \gmem_addr_read_reg_123_reg[63]_0\(63) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_4,
      \gmem_addr_read_reg_123_reg[63]_0\(62) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_5,
      \gmem_addr_read_reg_123_reg[63]_0\(61) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_6,
      \gmem_addr_read_reg_123_reg[63]_0\(60) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_7,
      \gmem_addr_read_reg_123_reg[63]_0\(59) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_8,
      \gmem_addr_read_reg_123_reg[63]_0\(58) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_9,
      \gmem_addr_read_reg_123_reg[63]_0\(57) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_10,
      \gmem_addr_read_reg_123_reg[63]_0\(56) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_11,
      \gmem_addr_read_reg_123_reg[63]_0\(55) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_12,
      \gmem_addr_read_reg_123_reg[63]_0\(54) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_13,
      \gmem_addr_read_reg_123_reg[63]_0\(53) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_14,
      \gmem_addr_read_reg_123_reg[63]_0\(52) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_15,
      \gmem_addr_read_reg_123_reg[63]_0\(51) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_16,
      \gmem_addr_read_reg_123_reg[63]_0\(50) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_17,
      \gmem_addr_read_reg_123_reg[63]_0\(49) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_18,
      \gmem_addr_read_reg_123_reg[63]_0\(48) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_19,
      \gmem_addr_read_reg_123_reg[63]_0\(47) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_20,
      \gmem_addr_read_reg_123_reg[63]_0\(46) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_21,
      \gmem_addr_read_reg_123_reg[63]_0\(45) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_22,
      \gmem_addr_read_reg_123_reg[63]_0\(44) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_23,
      \gmem_addr_read_reg_123_reg[63]_0\(43) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_24,
      \gmem_addr_read_reg_123_reg[63]_0\(42) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_25,
      \gmem_addr_read_reg_123_reg[63]_0\(41) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_26,
      \gmem_addr_read_reg_123_reg[63]_0\(40) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_27,
      \gmem_addr_read_reg_123_reg[63]_0\(39) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_28,
      \gmem_addr_read_reg_123_reg[63]_0\(38) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_29,
      \gmem_addr_read_reg_123_reg[63]_0\(37) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_30,
      \gmem_addr_read_reg_123_reg[63]_0\(36) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_31,
      \gmem_addr_read_reg_123_reg[63]_0\(35) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_32,
      \gmem_addr_read_reg_123_reg[63]_0\(34) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_33,
      \gmem_addr_read_reg_123_reg[63]_0\(33) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_34,
      \gmem_addr_read_reg_123_reg[63]_0\(32) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_35,
      \gmem_addr_read_reg_123_reg[63]_0\(31) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_36,
      \gmem_addr_read_reg_123_reg[63]_0\(30) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_37,
      \gmem_addr_read_reg_123_reg[63]_0\(29) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_38,
      \gmem_addr_read_reg_123_reg[63]_0\(28) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_39,
      \gmem_addr_read_reg_123_reg[63]_0\(27) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_40,
      \gmem_addr_read_reg_123_reg[63]_0\(26) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_41,
      \gmem_addr_read_reg_123_reg[63]_0\(25) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_42,
      \gmem_addr_read_reg_123_reg[63]_0\(24) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_43,
      \gmem_addr_read_reg_123_reg[63]_0\(23) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_44,
      \gmem_addr_read_reg_123_reg[63]_0\(22) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_45,
      \gmem_addr_read_reg_123_reg[63]_0\(21) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_46,
      \gmem_addr_read_reg_123_reg[63]_0\(20) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_47,
      \gmem_addr_read_reg_123_reg[63]_0\(19) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_48,
      \gmem_addr_read_reg_123_reg[63]_0\(18) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_49,
      \gmem_addr_read_reg_123_reg[63]_0\(17) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_50,
      \gmem_addr_read_reg_123_reg[63]_0\(16) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_51,
      \gmem_addr_read_reg_123_reg[63]_0\(15) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_52,
      \gmem_addr_read_reg_123_reg[63]_0\(14) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_53,
      \gmem_addr_read_reg_123_reg[63]_0\(13) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_54,
      \gmem_addr_read_reg_123_reg[63]_0\(12) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_55,
      \gmem_addr_read_reg_123_reg[63]_0\(11) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_56,
      \gmem_addr_read_reg_123_reg[63]_0\(10) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_57,
      \gmem_addr_read_reg_123_reg[63]_0\(9) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_58,
      \gmem_addr_read_reg_123_reg[63]_0\(8) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_59,
      \gmem_addr_read_reg_123_reg[63]_0\(7) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_60,
      \gmem_addr_read_reg_123_reg[63]_0\(6) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_61,
      \gmem_addr_read_reg_123_reg[63]_0\(5) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_62,
      \gmem_addr_read_reg_123_reg[63]_0\(4) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_63,
      \gmem_addr_read_reg_123_reg[63]_0\(3) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_64,
      \gmem_addr_read_reg_123_reg[63]_0\(2) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_65,
      \gmem_addr_read_reg_123_reg[63]_0\(1) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_66,
      \gmem_addr_read_reg_123_reg[63]_0\(0) => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_67,
      grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_reg => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_3,
      \icmp_ln140_reg_119_reg[0]_0\ => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_2,
      push => push
    );
grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_n_0,
      Q => grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg,
      R => SR(0)
    );
icmp_ln166_fu_134_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln166_fu_134_p2_carry_n_0,
      CO(2) => icmp_ln166_fu_134_p2_carry_n_1,
      CO(1) => icmp_ln166_fu_134_p2_carry_n_2,
      CO(0) => icmp_ln166_fu_134_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln166_fu_134_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln166_fu_134_p2_carry_i_1_n_0,
      S(2) => icmp_ln166_fu_134_p2_carry_i_2_n_0,
      S(1) => icmp_ln166_fu_134_p2_carry_i_3_n_0,
      S(0) => icmp_ln166_fu_134_p2_carry_i_4_n_0
    );
\icmp_ln166_fu_134_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln166_fu_134_p2_carry_n_0,
      CO(3) => \icmp_ln166_fu_134_p2_carry__0_n_0\,
      CO(2) => \icmp_ln166_fu_134_p2_carry__0_n_1\,
      CO(1) => \icmp_ln166_fu_134_p2_carry__0_n_2\,
      CO(0) => \icmp_ln166_fu_134_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln166_fu_134_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln166_fu_134_p2_carry__0_i_1_n_0\,
      S(2) => \icmp_ln166_fu_134_p2_carry__0_i_2_n_0\,
      S(1) => \icmp_ln166_fu_134_p2_carry__0_i_3_n_0\,
      S(0) => \icmp_ln166_fu_134_p2_carry__0_i_4_n_0\
    );
\icmp_ln166_fu_134_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rep_fu_72_reg(21),
      I1 => \^d\(17),
      I2 => rep_fu_72_reg(23),
      I3 => \^d\(19),
      I4 => rep_fu_72_reg(22),
      I5 => \^d\(18),
      O => \icmp_ln166_fu_134_p2_carry__0_i_1_n_0\
    );
\icmp_ln166_fu_134_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rep_fu_72_reg(19),
      I1 => \^d\(15),
      I2 => rep_fu_72_reg(18),
      I3 => \^d\(14),
      I4 => rep_fu_72_reg(20),
      I5 => \^d\(16),
      O => \icmp_ln166_fu_134_p2_carry__0_i_2_n_0\
    );
\icmp_ln166_fu_134_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rep_fu_72_reg(16),
      I1 => \^d\(12),
      I2 => rep_fu_72_reg(15),
      I3 => \^d\(11),
      I4 => rep_fu_72_reg(17),
      I5 => \^d\(13),
      O => \icmp_ln166_fu_134_p2_carry__0_i_3_n_0\
    );
\icmp_ln166_fu_134_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rep_fu_72_reg(13),
      I1 => \^d\(9),
      I2 => rep_fu_72_reg(12),
      I3 => \^d\(8),
      I4 => rep_fu_72_reg(14),
      I5 => \^d\(10),
      O => \icmp_ln166_fu_134_p2_carry__0_i_4_n_0\
    );
\icmp_ln166_fu_134_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln166_fu_134_p2_carry__0_n_0\,
      CO(3) => \NLW_icmp_ln166_fu_134_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \icmp_ln166_fu_134_p2_carry__1_n_2\,
      CO(0) => \icmp_ln166_fu_134_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln166_fu_134_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln166_fu_134_p2_carry__1_i_1_n_0\,
      S(1) => \icmp_ln166_fu_134_p2_carry__1_i_2_n_0\,
      S(0) => \icmp_ln166_fu_134_p2_carry__1_i_3_n_0\
    );
\icmp_ln166_fu_134_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rep_fu_72_reg(31),
      I1 => numReps_read_reg_243(31),
      I2 => rep_fu_72_reg(30),
      I3 => numReps_read_reg_243(30),
      O => \icmp_ln166_fu_134_p2_carry__1_i_1_n_0\
    );
\icmp_ln166_fu_134_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rep_fu_72_reg(27),
      I1 => \^d\(23),
      I2 => rep_fu_72_reg(28),
      I3 => numReps_read_reg_243(28),
      I4 => numReps_read_reg_243(29),
      I5 => rep_fu_72_reg(29),
      O => \icmp_ln166_fu_134_p2_carry__1_i_2_n_0\
    );
\icmp_ln166_fu_134_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rep_fu_72_reg(25),
      I1 => \^d\(21),
      I2 => rep_fu_72_reg(24),
      I3 => \^d\(20),
      I4 => \^d\(22),
      I5 => rep_fu_72_reg(26),
      O => \icmp_ln166_fu_134_p2_carry__1_i_3_n_0\
    );
icmp_ln166_fu_134_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rep_fu_72_reg(10),
      I1 => \^d\(6),
      I2 => rep_fu_72_reg(9),
      I3 => \^d\(5),
      I4 => rep_fu_72_reg(11),
      I5 => \^d\(7),
      O => icmp_ln166_fu_134_p2_carry_i_1_n_0
    );
icmp_ln166_fu_134_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rep_fu_72_reg(7),
      I1 => \^d\(3),
      I2 => rep_fu_72_reg(6),
      I3 => \^d\(2),
      I4 => rep_fu_72_reg(8),
      I5 => \^d\(4),
      O => icmp_ln166_fu_134_p2_carry_i_2_n_0
    );
icmp_ln166_fu_134_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^empty_reg_253\(3),
      I1 => rep_fu_72_reg(3),
      I2 => rep_fu_72_reg(5),
      I3 => \^d\(1),
      I4 => \^d\(0),
      I5 => rep_fu_72_reg(4),
      O => icmp_ln166_fu_134_p2_carry_i_3_n_0
    );
icmp_ln166_fu_134_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rep_fu_72_reg(2),
      I1 => \^empty_reg_253\(2),
      I2 => rep_fu_72_reg(1),
      I3 => \^empty_reg_253\(1),
      I4 => rep_fu_72_reg(0),
      I5 => \^empty_reg_253\(0),
      O => icmp_ln166_fu_134_p2_carry_i_4_n_0
    );
\icmp_ln168_reg_264[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \^empty_reg_253\(3),
      I1 => rep_fu_72_reg(3),
      I2 => \^empty_reg_253\(2),
      I3 => rep_fu_72_reg(2),
      I4 => \icmp_ln168_reg_264[0]_i_2_n_0\,
      O => icmp_ln168_fu_143_p2
    );
\icmp_ln168_reg_264[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^empty_reg_253\(0),
      I1 => rep_fu_72_reg(0),
      I2 => \^empty_reg_253\(1),
      I3 => rep_fu_72_reg(1),
      O => \icmp_ln168_reg_264[0]_i_2_n_0\
    );
\icmp_ln168_reg_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln168_fu_143_p2,
      Q => \^icmp_ln168_reg_264_reg[0]_0\,
      R => '0'
    );
\in_read_reg_248_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(7),
      Q => in_read_reg_248(10),
      R => '0'
    );
\in_read_reg_248_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(8),
      Q => in_read_reg_248(11),
      R => '0'
    );
\in_read_reg_248_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(9),
      Q => in_read_reg_248(12),
      R => '0'
    );
\in_read_reg_248_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(10),
      Q => in_read_reg_248(13),
      R => '0'
    );
\in_read_reg_248_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(11),
      Q => in_read_reg_248(14),
      R => '0'
    );
\in_read_reg_248_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(12),
      Q => in_read_reg_248(15),
      R => '0'
    );
\in_read_reg_248_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(13),
      Q => in_read_reg_248(16),
      R => '0'
    );
\in_read_reg_248_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(14),
      Q => in_read_reg_248(17),
      R => '0'
    );
\in_read_reg_248_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(15),
      Q => in_read_reg_248(18),
      R => '0'
    );
\in_read_reg_248_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(16),
      Q => in_read_reg_248(19),
      R => '0'
    );
\in_read_reg_248_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(17),
      Q => in_read_reg_248(20),
      R => '0'
    );
\in_read_reg_248_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(18),
      Q => in_read_reg_248(21),
      R => '0'
    );
\in_read_reg_248_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(19),
      Q => in_read_reg_248(22),
      R => '0'
    );
\in_read_reg_248_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(20),
      Q => in_read_reg_248(23),
      R => '0'
    );
\in_read_reg_248_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(21),
      Q => in_read_reg_248(24),
      R => '0'
    );
\in_read_reg_248_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(22),
      Q => in_read_reg_248(25),
      R => '0'
    );
\in_read_reg_248_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(23),
      Q => in_read_reg_248(26),
      R => '0'
    );
\in_read_reg_248_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(24),
      Q => in_read_reg_248(27),
      R => '0'
    );
\in_read_reg_248_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(25),
      Q => in_read_reg_248(28),
      R => '0'
    );
\in_read_reg_248_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(26),
      Q => in_read_reg_248(29),
      R => '0'
    );
\in_read_reg_248_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(27),
      Q => in_read_reg_248(30),
      R => '0'
    );
\in_read_reg_248_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(28),
      Q => in_read_reg_248(31),
      R => '0'
    );
\in_read_reg_248_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(29),
      Q => in_read_reg_248(32),
      R => '0'
    );
\in_read_reg_248_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(30),
      Q => in_read_reg_248(33),
      R => '0'
    );
\in_read_reg_248_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(31),
      Q => in_read_reg_248(34),
      R => '0'
    );
\in_read_reg_248_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(32),
      Q => in_read_reg_248(35),
      R => '0'
    );
\in_read_reg_248_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(33),
      Q => in_read_reg_248(36),
      R => '0'
    );
\in_read_reg_248_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(34),
      Q => in_read_reg_248(37),
      R => '0'
    );
\in_read_reg_248_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(35),
      Q => in_read_reg_248(38),
      R => '0'
    );
\in_read_reg_248_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(36),
      Q => in_read_reg_248(39),
      R => '0'
    );
\in_read_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(0),
      Q => in_read_reg_248(3),
      R => '0'
    );
\in_read_reg_248_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(37),
      Q => in_read_reg_248(40),
      R => '0'
    );
\in_read_reg_248_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(38),
      Q => in_read_reg_248(41),
      R => '0'
    );
\in_read_reg_248_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(39),
      Q => in_read_reg_248(42),
      R => '0'
    );
\in_read_reg_248_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(40),
      Q => in_read_reg_248(43),
      R => '0'
    );
\in_read_reg_248_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(41),
      Q => in_read_reg_248(44),
      R => '0'
    );
\in_read_reg_248_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(42),
      Q => in_read_reg_248(45),
      R => '0'
    );
\in_read_reg_248_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(43),
      Q => in_read_reg_248(46),
      R => '0'
    );
\in_read_reg_248_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(44),
      Q => in_read_reg_248(47),
      R => '0'
    );
\in_read_reg_248_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(45),
      Q => in_read_reg_248(48),
      R => '0'
    );
\in_read_reg_248_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(46),
      Q => in_read_reg_248(49),
      R => '0'
    );
\in_read_reg_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(1),
      Q => in_read_reg_248(4),
      R => '0'
    );
\in_read_reg_248_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(47),
      Q => in_read_reg_248(50),
      R => '0'
    );
\in_read_reg_248_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(48),
      Q => in_read_reg_248(51),
      R => '0'
    );
\in_read_reg_248_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(49),
      Q => in_read_reg_248(52),
      R => '0'
    );
\in_read_reg_248_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(50),
      Q => in_read_reg_248(53),
      R => '0'
    );
\in_read_reg_248_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(51),
      Q => in_read_reg_248(54),
      R => '0'
    );
\in_read_reg_248_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(52),
      Q => in_read_reg_248(55),
      R => '0'
    );
\in_read_reg_248_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(53),
      Q => in_read_reg_248(56),
      R => '0'
    );
\in_read_reg_248_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(54),
      Q => in_read_reg_248(57),
      R => '0'
    );
\in_read_reg_248_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(55),
      Q => in_read_reg_248(58),
      R => '0'
    );
\in_read_reg_248_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(56),
      Q => in_read_reg_248(59),
      R => '0'
    );
\in_read_reg_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(2),
      Q => in_read_reg_248(5),
      R => '0'
    );
\in_read_reg_248_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(57),
      Q => in_read_reg_248(60),
      R => '0'
    );
\in_read_reg_248_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(58),
      Q => in_read_reg_248(61),
      R => '0'
    );
\in_read_reg_248_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(59),
      Q => in_read_reg_248(62),
      R => '0'
    );
\in_read_reg_248_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(60),
      Q => in_read_reg_248(63),
      R => '0'
    );
\in_read_reg_248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(3),
      Q => in_read_reg_248(6),
      R => '0'
    );
\in_read_reg_248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(4),
      Q => in_read_reg_248(7),
      R => '0'
    );
\in_read_reg_248_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(5),
      Q => in_read_reg_248(8),
      R => '0'
    );
\in_read_reg_248_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \in_read_reg_248_reg[63]_0\(6),
      Q => in_read_reg_248(9),
      R => '0'
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800080808"
    )
        port map (
      I0 => auto_restart_status_reg(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      I3 => Mem2Stream_Batch_64u_784u_U0_ap_start,
      I4 => start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n,
      I5 => \^start_once_reg\,
      O => ap_idle
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      I2 => p_3_in(0),
      I3 => auto_restart_status_reg(0),
      I4 => auto_restart_status_reg_0,
      I5 => \^start_once_reg_reg_0\,
      O => \ap_CS_fsm_reg[0]_0\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n,
      I2 => Mem2Stream_Batch_64u_784u_U0_ap_start,
      O => \^start_once_reg_reg_0\
    );
\mem_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(0),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(0)
    );
\mem_reg[5][10]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(10),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(10)
    );
\mem_reg[5][11]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(11),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(11)
    );
\mem_reg[5][12]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(12),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(12)
    );
\mem_reg[5][13]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(13),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(13)
    );
\mem_reg[5][14]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(14),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(14)
    );
\mem_reg[5][15]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(15),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(15)
    );
\mem_reg[5][16]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(16),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(16)
    );
\mem_reg[5][17]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(17),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(17)
    );
\mem_reg[5][18]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(18),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(18)
    );
\mem_reg[5][19]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(19),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(19)
    );
\mem_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(1),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(1)
    );
\mem_reg[5][20]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(20),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(20)
    );
\mem_reg[5][21]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(21),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(21)
    );
\mem_reg[5][22]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(22),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(22)
    );
\mem_reg[5][23]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(23),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(23)
    );
\mem_reg[5][24]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(24),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(24)
    );
\mem_reg[5][25]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(25),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(25)
    );
\mem_reg[5][26]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(26),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(26)
    );
\mem_reg[5][27]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(27),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(27)
    );
\mem_reg[5][28]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(28),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(28)
    );
\mem_reg[5][29]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(29),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(29)
    );
\mem_reg[5][2]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(2),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(2)
    );
\mem_reg[5][30]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(30),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(30)
    );
\mem_reg[5][31]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(31),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(31)
    );
\mem_reg[5][32]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(32),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(32)
    );
\mem_reg[5][33]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(33),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(33)
    );
\mem_reg[5][34]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(34),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(34)
    );
\mem_reg[5][35]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(35),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(35)
    );
\mem_reg[5][36]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(36),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(36)
    );
\mem_reg[5][37]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(37),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(37)
    );
\mem_reg[5][38]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(38),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(38)
    );
\mem_reg[5][39]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(39),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(39)
    );
\mem_reg[5][3]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(3),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(3)
    );
\mem_reg[5][40]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(40),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(40)
    );
\mem_reg[5][41]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(41),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(41)
    );
\mem_reg[5][42]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(42),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(42)
    );
\mem_reg[5][43]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(43),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(43)
    );
\mem_reg[5][44]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(44),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(44)
    );
\mem_reg[5][45]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(45),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(45)
    );
\mem_reg[5][46]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(46),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(46)
    );
\mem_reg[5][47]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(47),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(47)
    );
\mem_reg[5][48]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(48),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(48)
    );
\mem_reg[5][49]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(49),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(49)
    );
\mem_reg[5][4]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(4),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(4)
    );
\mem_reg[5][50]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(50),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(50)
    );
\mem_reg[5][51]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(51),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(51)
    );
\mem_reg[5][52]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(52),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(52)
    );
\mem_reg[5][53]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(53),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(53)
    );
\mem_reg[5][54]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(54),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(54)
    );
\mem_reg[5][55]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(55),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(55)
    );
\mem_reg[5][56]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(56),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(56)
    );
\mem_reg[5][57]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(57),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(57)
    );
\mem_reg[5][58]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(58),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(58)
    );
\mem_reg[5][59]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(59),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(59)
    );
\mem_reg[5][5]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(5),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(5)
    );
\mem_reg[5][60]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(60),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(60)
    );
\mem_reg[5][6]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(6),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(6)
    );
\mem_reg[5][7]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(7),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(7)
    );
\mem_reg[5][8]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(8),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(8)
    );
\mem_reg[5][9]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln1_reg_268(9),
      I1 => push_0,
      O => \trunc_ln1_reg_268_reg[60]_0\(9)
    );
\numReps_read_reg_243[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => numReps_c_full_n,
      I2 => Mem2Stream_Batch_64u_784u_U0_ap_start,
      I3 => start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n,
      I4 => \^start_once_reg\,
      O => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\numReps_read_reg_243_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(10),
      Q => \^d\(6),
      R => '0'
    );
\numReps_read_reg_243_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(11),
      Q => \^d\(7),
      R => '0'
    );
\numReps_read_reg_243_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(12),
      Q => \^d\(8),
      R => '0'
    );
\numReps_read_reg_243_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(13),
      Q => \^d\(9),
      R => '0'
    );
\numReps_read_reg_243_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(14),
      Q => \^d\(10),
      R => '0'
    );
\numReps_read_reg_243_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(15),
      Q => \^d\(11),
      R => '0'
    );
\numReps_read_reg_243_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(16),
      Q => \^d\(12),
      R => '0'
    );
\numReps_read_reg_243_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(17),
      Q => \^d\(13),
      R => '0'
    );
\numReps_read_reg_243_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(18),
      Q => \^d\(14),
      R => '0'
    );
\numReps_read_reg_243_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(19),
      Q => \^d\(15),
      R => '0'
    );
\numReps_read_reg_243_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(20),
      Q => \^d\(16),
      R => '0'
    );
\numReps_read_reg_243_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(21),
      Q => \^d\(17),
      R => '0'
    );
\numReps_read_reg_243_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(22),
      Q => \^d\(18),
      R => '0'
    );
\numReps_read_reg_243_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(23),
      Q => \^d\(19),
      R => '0'
    );
\numReps_read_reg_243_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(24),
      Q => \^d\(20),
      R => '0'
    );
\numReps_read_reg_243_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(25),
      Q => \^d\(21),
      R => '0'
    );
\numReps_read_reg_243_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(26),
      Q => \^d\(22),
      R => '0'
    );
\numReps_read_reg_243_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(27),
      Q => \^d\(23),
      R => '0'
    );
\numReps_read_reg_243_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(28),
      Q => numReps_read_reg_243(28),
      R => '0'
    );
\numReps_read_reg_243_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(29),
      Q => numReps_read_reg_243(29),
      R => '0'
    );
\numReps_read_reg_243_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(30),
      Q => numReps_read_reg_243(30),
      R => '0'
    );
\numReps_read_reg_243_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(31),
      Q => numReps_read_reg_243(31),
      R => '0'
    );
\numReps_read_reg_243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(4),
      Q => \^d\(0),
      R => '0'
    );
\numReps_read_reg_243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(5),
      Q => \^d\(1),
      R => '0'
    );
\numReps_read_reg_243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(6),
      Q => \^d\(2),
      R => '0'
    );
\numReps_read_reg_243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(7),
      Q => \^d\(3),
      R => '0'
    );
\numReps_read_reg_243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(8),
      Q => \^d\(4),
      R => '0'
    );
\numReps_read_reg_243_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mem2stream_batch_64u_784u_u0_numreps_c_write\,
      D => \numReps_read_reg_243_reg[31]_0\(9),
      Q => \^d\(5),
      R => '0'
    );
\rep_fu_72[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => push_0,
      I1 => \^icmp_ln168_reg_264_reg[0]_0\,
      I2 => rep_fu_72_reg(0),
      O => \rep_fu_72[0]_i_2_n_0\
    );
\rep_fu_72[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => push_0,
      I1 => \^icmp_ln168_reg_264_reg[0]_0\,
      I2 => rep_fu_72_reg(4),
      O => \rep_fu_72[4]_i_3_n_0\
    );
\rep_fu_72_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[0]_i_1_n_7\,
      Q => rep_fu_72_reg(0),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rep_fu_72_reg[0]_i_1_n_0\,
      CO(2) => \rep_fu_72_reg[0]_i_1_n_1\,
      CO(1) => \rep_fu_72_reg[0]_i_1_n_2\,
      CO(0) => \rep_fu_72_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rep_fu_72_reg(0),
      O(3) => \rep_fu_72_reg[0]_i_1_n_4\,
      O(2) => \rep_fu_72_reg[0]_i_1_n_5\,
      O(1) => \rep_fu_72_reg[0]_i_1_n_6\,
      O(0) => \rep_fu_72_reg[0]_i_1_n_7\,
      S(3 downto 1) => rep_fu_72_reg(3 downto 1),
      S(0) => \rep_fu_72[0]_i_2_n_0\
    );
\rep_fu_72_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[8]_i_1_n_5\,
      Q => rep_fu_72_reg(10),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[8]_i_1_n_4\,
      Q => rep_fu_72_reg(11),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[12]_i_1_n_7\,
      Q => rep_fu_72_reg(12),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rep_fu_72_reg[8]_i_1_n_0\,
      CO(3) => \rep_fu_72_reg[12]_i_1_n_0\,
      CO(2) => \rep_fu_72_reg[12]_i_1_n_1\,
      CO(1) => \rep_fu_72_reg[12]_i_1_n_2\,
      CO(0) => \rep_fu_72_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rep_fu_72_reg[12]_i_1_n_4\,
      O(2) => \rep_fu_72_reg[12]_i_1_n_5\,
      O(1) => \rep_fu_72_reg[12]_i_1_n_6\,
      O(0) => \rep_fu_72_reg[12]_i_1_n_7\,
      S(3 downto 0) => rep_fu_72_reg(15 downto 12)
    );
\rep_fu_72_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[12]_i_1_n_6\,
      Q => rep_fu_72_reg(13),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[12]_i_1_n_5\,
      Q => rep_fu_72_reg(14),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[12]_i_1_n_4\,
      Q => rep_fu_72_reg(15),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[16]_i_1_n_7\,
      Q => rep_fu_72_reg(16),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rep_fu_72_reg[12]_i_1_n_0\,
      CO(3) => \rep_fu_72_reg[16]_i_1_n_0\,
      CO(2) => \rep_fu_72_reg[16]_i_1_n_1\,
      CO(1) => \rep_fu_72_reg[16]_i_1_n_2\,
      CO(0) => \rep_fu_72_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rep_fu_72_reg[16]_i_1_n_4\,
      O(2) => \rep_fu_72_reg[16]_i_1_n_5\,
      O(1) => \rep_fu_72_reg[16]_i_1_n_6\,
      O(0) => \rep_fu_72_reg[16]_i_1_n_7\,
      S(3 downto 0) => rep_fu_72_reg(19 downto 16)
    );
\rep_fu_72_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[16]_i_1_n_6\,
      Q => rep_fu_72_reg(17),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[16]_i_1_n_5\,
      Q => rep_fu_72_reg(18),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[16]_i_1_n_4\,
      Q => rep_fu_72_reg(19),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[0]_i_1_n_6\,
      Q => rep_fu_72_reg(1),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[20]_i_1_n_7\,
      Q => rep_fu_72_reg(20),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rep_fu_72_reg[16]_i_1_n_0\,
      CO(3) => \rep_fu_72_reg[20]_i_1_n_0\,
      CO(2) => \rep_fu_72_reg[20]_i_1_n_1\,
      CO(1) => \rep_fu_72_reg[20]_i_1_n_2\,
      CO(0) => \rep_fu_72_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rep_fu_72_reg[20]_i_1_n_4\,
      O(2) => \rep_fu_72_reg[20]_i_1_n_5\,
      O(1) => \rep_fu_72_reg[20]_i_1_n_6\,
      O(0) => \rep_fu_72_reg[20]_i_1_n_7\,
      S(3 downto 0) => rep_fu_72_reg(23 downto 20)
    );
\rep_fu_72_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[20]_i_1_n_6\,
      Q => rep_fu_72_reg(21),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[20]_i_1_n_5\,
      Q => rep_fu_72_reg(22),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[20]_i_1_n_4\,
      Q => rep_fu_72_reg(23),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[24]_i_1_n_7\,
      Q => rep_fu_72_reg(24),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rep_fu_72_reg[20]_i_1_n_0\,
      CO(3) => \rep_fu_72_reg[24]_i_1_n_0\,
      CO(2) => \rep_fu_72_reg[24]_i_1_n_1\,
      CO(1) => \rep_fu_72_reg[24]_i_1_n_2\,
      CO(0) => \rep_fu_72_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rep_fu_72_reg[24]_i_1_n_4\,
      O(2) => \rep_fu_72_reg[24]_i_1_n_5\,
      O(1) => \rep_fu_72_reg[24]_i_1_n_6\,
      O(0) => \rep_fu_72_reg[24]_i_1_n_7\,
      S(3 downto 0) => rep_fu_72_reg(27 downto 24)
    );
\rep_fu_72_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[24]_i_1_n_6\,
      Q => rep_fu_72_reg(25),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[24]_i_1_n_5\,
      Q => rep_fu_72_reg(26),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[24]_i_1_n_4\,
      Q => rep_fu_72_reg(27),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[28]_i_1_n_7\,
      Q => rep_fu_72_reg(28),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rep_fu_72_reg[24]_i_1_n_0\,
      CO(3) => \NLW_rep_fu_72_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \rep_fu_72_reg[28]_i_1_n_1\,
      CO(1) => \rep_fu_72_reg[28]_i_1_n_2\,
      CO(0) => \rep_fu_72_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rep_fu_72_reg[28]_i_1_n_4\,
      O(2) => \rep_fu_72_reg[28]_i_1_n_5\,
      O(1) => \rep_fu_72_reg[28]_i_1_n_6\,
      O(0) => \rep_fu_72_reg[28]_i_1_n_7\,
      S(3 downto 0) => rep_fu_72_reg(31 downto 28)
    );
\rep_fu_72_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[28]_i_1_n_6\,
      Q => rep_fu_72_reg(29),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[0]_i_1_n_5\,
      Q => rep_fu_72_reg(2),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[28]_i_1_n_5\,
      Q => rep_fu_72_reg(30),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[28]_i_1_n_4\,
      Q => rep_fu_72_reg(31),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[0]_i_1_n_4\,
      Q => rep_fu_72_reg(3),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[4]_i_1_n_7\,
      Q => rep_fu_72_reg(4),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rep_fu_72_reg[0]_i_1_n_0\,
      CO(3) => \rep_fu_72_reg[4]_i_1_n_0\,
      CO(2) => \rep_fu_72_reg[4]_i_1_n_1\,
      CO(1) => \rep_fu_72_reg[4]_i_1_n_2\,
      CO(0) => \rep_fu_72_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \rep_fu_72_reg[4]_i_1_n_4\,
      O(2) => \rep_fu_72_reg[4]_i_1_n_5\,
      O(1) => \rep_fu_72_reg[4]_i_1_n_6\,
      O(0) => \rep_fu_72_reg[4]_i_1_n_7\,
      S(3 downto 1) => rep_fu_72_reg(7 downto 5),
      S(0) => \rep_fu_72[4]_i_3_n_0\
    );
\rep_fu_72_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[4]_i_1_n_6\,
      Q => rep_fu_72_reg(5),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[4]_i_1_n_5\,
      Q => rep_fu_72_reg(6),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[4]_i_1_n_4\,
      Q => rep_fu_72_reg(7),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[8]_i_1_n_7\,
      Q => rep_fu_72_reg(8),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
\rep_fu_72_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rep_fu_72_reg[4]_i_1_n_0\,
      CO(3) => \rep_fu_72_reg[8]_i_1_n_0\,
      CO(2) => \rep_fu_72_reg[8]_i_1_n_1\,
      CO(1) => \rep_fu_72_reg[8]_i_1_n_2\,
      CO(0) => \rep_fu_72_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rep_fu_72_reg[8]_i_1_n_4\,
      O(2) => \rep_fu_72_reg[8]_i_1_n_5\,
      O(1) => \rep_fu_72_reg[8]_i_1_n_6\,
      O(0) => \rep_fu_72_reg[8]_i_1_n_7\,
      S(3 downto 0) => rep_fu_72_reg(11 downto 8)
    );
\rep_fu_72_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_0,
      D => \rep_fu_72_reg[8]_i_1_n_6\,
      Q => rep_fu_72_reg(9),
      R => \^mem2stream_batch_64u_784u_u0_numreps_c_write\
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => Mem2Stream_Batch_64u_784u_U0_ap_start,
      I1 => start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^co\(0),
      I4 => \^q\(0),
      O => start_once_reg_i_1_n_0
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_0,
      Q => \^start_once_reg\,
      R => SR(0)
    );
\trunc_ln1_reg_268[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(12),
      I1 => in_read_reg_248(15),
      O => \trunc_ln1_reg_268[12]_i_2_n_0\
    );
\trunc_ln1_reg_268[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(11),
      I1 => in_read_reg_248(14),
      O => \trunc_ln1_reg_268[12]_i_3_n_0\
    );
\trunc_ln1_reg_268[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(10),
      I1 => in_read_reg_248(13),
      O => \trunc_ln1_reg_268[12]_i_4_n_0\
    );
\trunc_ln1_reg_268[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(9),
      I1 => in_read_reg_248(12),
      O => \trunc_ln1_reg_268[12]_i_5_n_0\
    );
\trunc_ln1_reg_268[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(16),
      I1 => in_read_reg_248(19),
      O => \trunc_ln1_reg_268[16]_i_2_n_0\
    );
\trunc_ln1_reg_268[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(15),
      I1 => in_read_reg_248(18),
      O => \trunc_ln1_reg_268[16]_i_3_n_0\
    );
\trunc_ln1_reg_268[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(14),
      I1 => in_read_reg_248(17),
      O => \trunc_ln1_reg_268[16]_i_4_n_0\
    );
\trunc_ln1_reg_268[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(13),
      I1 => in_read_reg_248(16),
      O => \trunc_ln1_reg_268[16]_i_5_n_0\
    );
\trunc_ln1_reg_268[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(20),
      I1 => in_read_reg_248(23),
      O => \trunc_ln1_reg_268[20]_i_2_n_0\
    );
\trunc_ln1_reg_268[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(19),
      I1 => in_read_reg_248(22),
      O => \trunc_ln1_reg_268[20]_i_3_n_0\
    );
\trunc_ln1_reg_268[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(18),
      I1 => in_read_reg_248(21),
      O => \trunc_ln1_reg_268[20]_i_4_n_0\
    );
\trunc_ln1_reg_268[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(17),
      I1 => in_read_reg_248(20),
      O => \trunc_ln1_reg_268[20]_i_5_n_0\
    );
\trunc_ln1_reg_268[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(24),
      I1 => in_read_reg_248(27),
      O => \trunc_ln1_reg_268[24]_i_2_n_0\
    );
\trunc_ln1_reg_268[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(23),
      I1 => in_read_reg_248(26),
      O => \trunc_ln1_reg_268[24]_i_3_n_0\
    );
\trunc_ln1_reg_268[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(22),
      I1 => in_read_reg_248(25),
      O => \trunc_ln1_reg_268[24]_i_4_n_0\
    );
\trunc_ln1_reg_268[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(21),
      I1 => in_read_reg_248(24),
      O => \trunc_ln1_reg_268[24]_i_5_n_0\
    );
\trunc_ln1_reg_268[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(28),
      I1 => in_read_reg_248(31),
      O => \trunc_ln1_reg_268[28]_i_2_n_0\
    );
\trunc_ln1_reg_268[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(27),
      I1 => in_read_reg_248(30),
      O => \trunc_ln1_reg_268[28]_i_3_n_0\
    );
\trunc_ln1_reg_268[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(26),
      I1 => in_read_reg_248(29),
      O => \trunc_ln1_reg_268[28]_i_4_n_0\
    );
\trunc_ln1_reg_268[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(25),
      I1 => in_read_reg_248(28),
      O => \trunc_ln1_reg_268[28]_i_5_n_0\
    );
\trunc_ln1_reg_268[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(31),
      I1 => in_read_reg_248(34),
      O => \trunc_ln1_reg_268[32]_i_2_n_0\
    );
\trunc_ln1_reg_268[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(30),
      I1 => in_read_reg_248(33),
      O => \trunc_ln1_reg_268[32]_i_3_n_0\
    );
\trunc_ln1_reg_268[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(29),
      I1 => in_read_reg_248(32),
      O => \trunc_ln1_reg_268[32]_i_4_n_0\
    );
\trunc_ln1_reg_268[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rep_fu_72_reg(3),
      I1 => in_read_reg_248(7),
      O => \trunc_ln1_reg_268[4]_i_2_n_0\
    );
\trunc_ln1_reg_268[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rep_fu_72_reg(2),
      I1 => in_read_reg_248(6),
      O => \trunc_ln1_reg_268[4]_i_3_n_0\
    );
\trunc_ln1_reg_268[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rep_fu_72_reg(1),
      I1 => in_read_reg_248(5),
      O => \trunc_ln1_reg_268[4]_i_4_n_0\
    );
\trunc_ln1_reg_268[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rep_fu_72_reg(0),
      I1 => in_read_reg_248(4),
      O => \trunc_ln1_reg_268[4]_i_5_n_0\
    );
\trunc_ln1_reg_268[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(8),
      I1 => in_read_reg_248(11),
      O => \trunc_ln1_reg_268[8]_i_2_n_0\
    );
\trunc_ln1_reg_268[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(7),
      I1 => in_read_reg_248(10),
      O => \trunc_ln1_reg_268[8]_i_3_n_0\
    );
\trunc_ln1_reg_268[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(6),
      I1 => in_read_reg_248(9),
      O => \trunc_ln1_reg_268[8]_i_4_n_0\
    );
\trunc_ln1_reg_268[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln170_fu_172_p2(5),
      I1 => in_read_reg_248(8),
      O => \trunc_ln1_reg_268[8]_i_5_n_0\
    );
\trunc_ln1_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => in_read_reg_248(3),
      Q => trunc_ln1_reg_268(0),
      R => '0'
    );
\trunc_ln1_reg_268_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(10),
      Q => trunc_ln1_reg_268(10),
      R => '0'
    );
\trunc_ln1_reg_268_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(11),
      Q => trunc_ln1_reg_268(11),
      R => '0'
    );
\trunc_ln1_reg_268_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(12),
      Q => trunc_ln1_reg_268(12),
      R => '0'
    );
\trunc_ln1_reg_268_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[8]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[12]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[12]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[12]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln170_fu_172_p2(12 downto 9),
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3) => \trunc_ln1_reg_268[12]_i_2_n_0\,
      S(2) => \trunc_ln1_reg_268[12]_i_3_n_0\,
      S(1) => \trunc_ln1_reg_268[12]_i_4_n_0\,
      S(0) => \trunc_ln1_reg_268[12]_i_5_n_0\
    );
\trunc_ln1_reg_268_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(13),
      Q => trunc_ln1_reg_268(13),
      R => '0'
    );
\trunc_ln1_reg_268_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(14),
      Q => trunc_ln1_reg_268(14),
      R => '0'
    );
\trunc_ln1_reg_268_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(15),
      Q => trunc_ln1_reg_268(15),
      R => '0'
    );
\trunc_ln1_reg_268_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(16),
      Q => trunc_ln1_reg_268(16),
      R => '0'
    );
\trunc_ln1_reg_268_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[12]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[16]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[16]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[16]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln170_fu_172_p2(16 downto 13),
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3) => \trunc_ln1_reg_268[16]_i_2_n_0\,
      S(2) => \trunc_ln1_reg_268[16]_i_3_n_0\,
      S(1) => \trunc_ln1_reg_268[16]_i_4_n_0\,
      S(0) => \trunc_ln1_reg_268[16]_i_5_n_0\
    );
\trunc_ln1_reg_268_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(17),
      Q => trunc_ln1_reg_268(17),
      R => '0'
    );
\trunc_ln1_reg_268_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(18),
      Q => trunc_ln1_reg_268(18),
      R => '0'
    );
\trunc_ln1_reg_268_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(19),
      Q => trunc_ln1_reg_268(19),
      R => '0'
    );
\trunc_ln1_reg_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(1),
      Q => trunc_ln1_reg_268(1),
      R => '0'
    );
\trunc_ln1_reg_268_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(20),
      Q => trunc_ln1_reg_268(20),
      R => '0'
    );
\trunc_ln1_reg_268_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[16]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[20]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[20]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[20]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln170_fu_172_p2(20 downto 17),
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3) => \trunc_ln1_reg_268[20]_i_2_n_0\,
      S(2) => \trunc_ln1_reg_268[20]_i_3_n_0\,
      S(1) => \trunc_ln1_reg_268[20]_i_4_n_0\,
      S(0) => \trunc_ln1_reg_268[20]_i_5_n_0\
    );
\trunc_ln1_reg_268_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(21),
      Q => trunc_ln1_reg_268(21),
      R => '0'
    );
\trunc_ln1_reg_268_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(22),
      Q => trunc_ln1_reg_268(22),
      R => '0'
    );
\trunc_ln1_reg_268_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(23),
      Q => trunc_ln1_reg_268(23),
      R => '0'
    );
\trunc_ln1_reg_268_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(24),
      Q => trunc_ln1_reg_268(24),
      R => '0'
    );
\trunc_ln1_reg_268_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[20]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[24]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[24]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[24]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln170_fu_172_p2(24 downto 21),
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3) => \trunc_ln1_reg_268[24]_i_2_n_0\,
      S(2) => \trunc_ln1_reg_268[24]_i_3_n_0\,
      S(1) => \trunc_ln1_reg_268[24]_i_4_n_0\,
      S(0) => \trunc_ln1_reg_268[24]_i_5_n_0\
    );
\trunc_ln1_reg_268_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(25),
      Q => trunc_ln1_reg_268(25),
      R => '0'
    );
\trunc_ln1_reg_268_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(26),
      Q => trunc_ln1_reg_268(26),
      R => '0'
    );
\trunc_ln1_reg_268_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(27),
      Q => trunc_ln1_reg_268(27),
      R => '0'
    );
\trunc_ln1_reg_268_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(28),
      Q => trunc_ln1_reg_268(28),
      R => '0'
    );
\trunc_ln1_reg_268_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[24]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[28]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[28]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[28]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln170_fu_172_p2(28 downto 25),
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3) => \trunc_ln1_reg_268[28]_i_2_n_0\,
      S(2) => \trunc_ln1_reg_268[28]_i_3_n_0\,
      S(1) => \trunc_ln1_reg_268[28]_i_4_n_0\,
      S(0) => \trunc_ln1_reg_268[28]_i_5_n_0\
    );
\trunc_ln1_reg_268_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(29),
      Q => trunc_ln1_reg_268(29),
      R => '0'
    );
\trunc_ln1_reg_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(2),
      Q => trunc_ln1_reg_268(2),
      R => '0'
    );
\trunc_ln1_reg_268_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(30),
      Q => trunc_ln1_reg_268(30),
      R => '0'
    );
\trunc_ln1_reg_268_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(31),
      Q => trunc_ln1_reg_268(31),
      R => '0'
    );
\trunc_ln1_reg_268_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(32),
      Q => trunc_ln1_reg_268(32),
      R => '0'
    );
\trunc_ln1_reg_268_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[28]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[32]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[32]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[32]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln170_fu_172_p2(31 downto 29),
      O(3 downto 0) => p_0_in(32 downto 29),
      S(3) => in_read_reg_248(35),
      S(2) => \trunc_ln1_reg_268[32]_i_2_n_0\,
      S(1) => \trunc_ln1_reg_268[32]_i_3_n_0\,
      S(0) => \trunc_ln1_reg_268[32]_i_4_n_0\
    );
\trunc_ln1_reg_268_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(33),
      Q => trunc_ln1_reg_268(33),
      R => '0'
    );
\trunc_ln1_reg_268_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(34),
      Q => trunc_ln1_reg_268(34),
      R => '0'
    );
\trunc_ln1_reg_268_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(35),
      Q => trunc_ln1_reg_268(35),
      R => '0'
    );
\trunc_ln1_reg_268_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(36),
      Q => trunc_ln1_reg_268(36),
      R => '0'
    );
\trunc_ln1_reg_268_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[32]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[36]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[36]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[36]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(36 downto 33),
      S(3 downto 0) => in_read_reg_248(39 downto 36)
    );
\trunc_ln1_reg_268_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(37),
      Q => trunc_ln1_reg_268(37),
      R => '0'
    );
\trunc_ln1_reg_268_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(38),
      Q => trunc_ln1_reg_268(38),
      R => '0'
    );
\trunc_ln1_reg_268_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(39),
      Q => trunc_ln1_reg_268(39),
      R => '0'
    );
\trunc_ln1_reg_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(3),
      Q => trunc_ln1_reg_268(3),
      R => '0'
    );
\trunc_ln1_reg_268_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(40),
      Q => trunc_ln1_reg_268(40),
      R => '0'
    );
\trunc_ln1_reg_268_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[36]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[40]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[40]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[40]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(40 downto 37),
      S(3 downto 0) => in_read_reg_248(43 downto 40)
    );
\trunc_ln1_reg_268_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(41),
      Q => trunc_ln1_reg_268(41),
      R => '0'
    );
\trunc_ln1_reg_268_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(42),
      Q => trunc_ln1_reg_268(42),
      R => '0'
    );
\trunc_ln1_reg_268_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(43),
      Q => trunc_ln1_reg_268(43),
      R => '0'
    );
\trunc_ln1_reg_268_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(44),
      Q => trunc_ln1_reg_268(44),
      R => '0'
    );
\trunc_ln1_reg_268_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[40]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[44]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[44]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[44]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(44 downto 41),
      S(3 downto 0) => in_read_reg_248(47 downto 44)
    );
\trunc_ln1_reg_268_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(45),
      Q => trunc_ln1_reg_268(45),
      R => '0'
    );
\trunc_ln1_reg_268_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(46),
      Q => trunc_ln1_reg_268(46),
      R => '0'
    );
\trunc_ln1_reg_268_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(47),
      Q => trunc_ln1_reg_268(47),
      R => '0'
    );
\trunc_ln1_reg_268_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(48),
      Q => trunc_ln1_reg_268(48),
      R => '0'
    );
\trunc_ln1_reg_268_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[44]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[48]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[48]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[48]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(48 downto 45),
      S(3 downto 0) => in_read_reg_248(51 downto 48)
    );
\trunc_ln1_reg_268_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(49),
      Q => trunc_ln1_reg_268(49),
      R => '0'
    );
\trunc_ln1_reg_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(4),
      Q => trunc_ln1_reg_268(4),
      R => '0'
    );
\trunc_ln1_reg_268_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1_reg_268_reg[4]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[4]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[4]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rep_fu_72_reg(3 downto 0),
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => \trunc_ln1_reg_268[4]_i_2_n_0\,
      S(2) => \trunc_ln1_reg_268[4]_i_3_n_0\,
      S(1) => \trunc_ln1_reg_268[4]_i_4_n_0\,
      S(0) => \trunc_ln1_reg_268[4]_i_5_n_0\
    );
\trunc_ln1_reg_268_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(50),
      Q => trunc_ln1_reg_268(50),
      R => '0'
    );
\trunc_ln1_reg_268_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(51),
      Q => trunc_ln1_reg_268(51),
      R => '0'
    );
\trunc_ln1_reg_268_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(52),
      Q => trunc_ln1_reg_268(52),
      R => '0'
    );
\trunc_ln1_reg_268_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[48]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[52]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[52]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[52]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(52 downto 49),
      S(3 downto 0) => in_read_reg_248(55 downto 52)
    );
\trunc_ln1_reg_268_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(53),
      Q => trunc_ln1_reg_268(53),
      R => '0'
    );
\trunc_ln1_reg_268_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(54),
      Q => trunc_ln1_reg_268(54),
      R => '0'
    );
\trunc_ln1_reg_268_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(55),
      Q => trunc_ln1_reg_268(55),
      R => '0'
    );
\trunc_ln1_reg_268_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(56),
      Q => trunc_ln1_reg_268(56),
      R => '0'
    );
\trunc_ln1_reg_268_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[52]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[56]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[56]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[56]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(56 downto 53),
      S(3 downto 0) => in_read_reg_248(59 downto 56)
    );
\trunc_ln1_reg_268_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(57),
      Q => trunc_ln1_reg_268(57),
      R => '0'
    );
\trunc_ln1_reg_268_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(58),
      Q => trunc_ln1_reg_268(58),
      R => '0'
    );
\trunc_ln1_reg_268_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(59),
      Q => trunc_ln1_reg_268(59),
      R => '0'
    );
\trunc_ln1_reg_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(5),
      Q => trunc_ln1_reg_268(5),
      R => '0'
    );
\trunc_ln1_reg_268_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(60),
      Q => trunc_ln1_reg_268(60),
      R => '0'
    );
\trunc_ln1_reg_268_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[56]_i_1_n_0\,
      CO(3) => \NLW_trunc_ln1_reg_268_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln1_reg_268_reg[60]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[60]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(60 downto 57),
      S(3 downto 0) => in_read_reg_248(63 downto 60)
    );
\trunc_ln1_reg_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(6),
      Q => trunc_ln1_reg_268(6),
      R => '0'
    );
\trunc_ln1_reg_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(7),
      Q => trunc_ln1_reg_268(7),
      R => '0'
    );
\trunc_ln1_reg_268_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(8),
      Q => trunc_ln1_reg_268(8),
      R => '0'
    );
\trunc_ln1_reg_268_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_268_reg[4]_i_1_n_0\,
      CO(3) => \trunc_ln1_reg_268_reg[8]_i_1_n_0\,
      CO(2) => \trunc_ln1_reg_268_reg[8]_i_1_n_1\,
      CO(1) => \trunc_ln1_reg_268_reg[8]_i_1_n_2\,
      CO(0) => \trunc_ln1_reg_268_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln170_fu_172_p2(8 downto 5),
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3) => \trunc_ln1_reg_268[8]_i_2_n_0\,
      S(2) => \trunc_ln1_reg_268[8]_i_3_n_0\,
      S(1) => \trunc_ln1_reg_268[8]_i_4_n_0\,
      S(0) => \trunc_ln1_reg_268[8]_i_5_n_0\
    );
\trunc_ln1_reg_268_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in(9),
      Q => trunc_ln1_reg_268(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_s is
  port (
    \icmp_ln529_reg_207_reg[0]\ : out STD_LOGIC;
    grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID : out STD_LOGIC;
    out_V_TVALID : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \icmp_ln529_reg_207_reg[0]_0\ : out STD_LOGIC;
    task_ap_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \ei_fu_44_reg[55]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \icmp_ln529_reg_207_reg[0]_1\ : out STD_LOGIC;
    full_n : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    dma2dwc_num_data_valid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push : in STD_LOGIC;
    int_task_ap_done_reg : in STD_LOGIC;
    int_task_ap_done_reg_0 : in STD_LOGIC;
    StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[7]_1\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    dma2dwc_empty_n : in STD_LOGIC;
    \data_p2_reg[7]\ : in STD_LOGIC;
    \data_p2_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[1]\ : in STD_LOGIC;
    \data_p2_reg[2]\ : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC;
    \data_p2_reg[4]\ : in STD_LOGIC;
    \data_p2_reg[5]\ : in STD_LOGIC;
    \data_p2_reg[6]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \ei_fu_44_reg[55]_0\ : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_s : entity is "StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_s";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_s;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_s is
  signal \^fsm_sequential_state_reg[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ei_fu_44 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg : STD_LOGIC;
  signal grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_n_1 : STD_LOGIC;
  signal \^grp_streamingdatawidthconverter_batch_64u_8u_98u_pipeline_vitis_loop_526_1_fu_50_out_v_tvalid\ : STD_LOGIC;
  signal \^icmp_ln529_reg_207_reg[0]\ : STD_LOGIC;
  signal \numReps_1_reg_99_reg_n_0_[22]\ : STD_LOGIC;
  signal \numReps_1_reg_99_reg_n_0_[23]\ : STD_LOGIC;
  signal \numReps_1_reg_99_reg_n_0_[24]\ : STD_LOGIC;
  signal \numReps_1_reg_99_reg_n_0_[25]\ : STD_LOGIC;
  signal \numReps_1_reg_99_reg_n_0_[26]\ : STD_LOGIC;
  signal \numReps_1_reg_99_reg_n_0_[27]\ : STD_LOGIC;
  signal out_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_V_TDATA_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal shl_ln523_fu_59_p2 : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal totalIters_fu_80_p2 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \totalIters_fu_80_p2__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_n_1\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_n_2\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_n_1\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_n_2\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__1_n_3\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_n_1\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_n_2\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__2_n_3\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_n_1\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_n_2\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__3_n_3\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__4_n_1\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__4_n_2\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry__4_n_3\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_n_0\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_n_1\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_n_2\ : STD_LOGIC;
  signal \totalIters_fu_80_p2__0_carry_n_3\ : STD_LOGIC;
  signal totalIters_reg_106 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_totalIters_fu_80_p2__0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \totalIters_fu_80_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \totalIters_fu_80_p2__0_carry__0\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__0_i_1\ : label is "lutpair14";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__0_i_2\ : label is "lutpair13";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__0_i_3\ : label is "lutpair12";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__0_i_4\ : label is "lutpair11";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__0_i_5\ : label is "lutpair15";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__0_i_6\ : label is "lutpair14";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__0_i_7\ : label is "lutpair13";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__0_i_8\ : label is "lutpair12";
  attribute ADDER_THRESHOLD of \totalIters_fu_80_p2__0_carry__1\ : label is 35;
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__1_i_1\ : label is "lutpair18";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__1_i_2\ : label is "lutpair17";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__1_i_3\ : label is "lutpair16";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__1_i_4\ : label is "lutpair15";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__1_i_5\ : label is "lutpair19";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__1_i_6\ : label is "lutpair18";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__1_i_7\ : label is "lutpair17";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__1_i_8\ : label is "lutpair16";
  attribute ADDER_THRESHOLD of \totalIters_fu_80_p2__0_carry__2\ : label is 35;
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__2_i_1\ : label is "lutpair22";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__2_i_2\ : label is "lutpair21";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__2_i_3\ : label is "lutpair20";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__2_i_4\ : label is "lutpair19";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__2_i_5\ : label is "lutpair23";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__2_i_6\ : label is "lutpair22";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__2_i_7\ : label is "lutpair21";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__2_i_8\ : label is "lutpair20";
  attribute ADDER_THRESHOLD of \totalIters_fu_80_p2__0_carry__3\ : label is 35;
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__3_i_1\ : label is "lutpair26";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__3_i_2\ : label is "lutpair25";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__3_i_3\ : label is "lutpair24";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__3_i_4\ : label is "lutpair23";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__3_i_5\ : label is "lutpair27";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__3_i_6\ : label is "lutpair26";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__3_i_7\ : label is "lutpair25";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__3_i_8\ : label is "lutpair24";
  attribute ADDER_THRESHOLD of \totalIters_fu_80_p2__0_carry__4\ : label is 35;
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__4_i_1\ : label is "lutpair29";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__4_i_2\ : label is "lutpair28";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__4_i_3\ : label is "lutpair27";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__4_i_6\ : label is "lutpair29";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry__4_i_7\ : label is "lutpair28";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry_i_1\ : label is "lutpair10";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry_i_4\ : label is "lutpair11";
  attribute HLUTNM of \totalIters_fu_80_p2__0_carry_i_5\ : label is "lutpair10";
begin
  \FSM_sequential_state_reg[0]\ <= \^fsm_sequential_state_reg[0]\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID <= \^grp_streamingdatawidthconverter_batch_64u_8u_98u_pipeline_vitis_loop_526_1_fu_50_out_v_tvalid\;
  \icmp_ln529_reg_207_reg[0]\ <= \^icmp_ln529_reg_207_reg[0]\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]_0\(0),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => SR(0)
    );
grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => \^grp_streamingdatawidthconverter_batch_64u_8u_98u_pipeline_vitis_loop_526_1_fu_50_out_v_tvalid\,
      Q(2) => \^q\(1),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]\ => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_n_1,
      \ap_CS_fsm_reg[3]\ => \^fsm_sequential_state_reg[0]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p2_reg[0]\ => \data_p2_reg[0]\,
      \data_p2_reg[1]\ => \data_p2_reg[1]\,
      \data_p2_reg[2]\ => \data_p2_reg[2]\,
      \data_p2_reg[3]\ => \data_p2_reg[3]\,
      \data_p2_reg[4]\ => \data_p2_reg[4]\,
      \data_p2_reg[5]\ => \data_p2_reg[5]\,
      \data_p2_reg[6]\ => \data_p2_reg[6]\,
      \data_p2_reg[7]\ => \data_p2_reg[7]\,
      \data_p2_reg[7]_0\(7 downto 0) => out_V_TDATA_reg(7 downto 0),
      dma2dwc_empty_n => dma2dwc_empty_n,
      dma2dwc_num_data_valid(1 downto 0) => dma2dwc_num_data_valid(1 downto 0),
      \ei_fu_44_reg[55]_0\(55 downto 8) => \ei_fu_44_reg[55]\(47 downto 0),
      \ei_fu_44_reg[55]_0\(7 downto 0) => ei_fu_44(7 downto 0),
      \ei_fu_44_reg[55]_1\(55 downto 0) => \ei_fu_44_reg[55]_0\(55 downto 0),
      full_n => full_n,
      grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      \icmp_ln526_fu_106_p2_carry__1_0\(27 downto 0) => totalIters_reg_106(31 downto 4),
      \icmp_ln529_reg_207_reg[0]_0\ => \^icmp_ln529_reg_207_reg[0]\,
      \icmp_ln529_reg_207_reg[0]_1\ => \icmp_ln529_reg_207_reg[0]_0\,
      \icmp_ln529_reg_207_reg[0]_2\ => \icmp_ln529_reg_207_reg[0]_1\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \out_V_TDATA_reg_reg[7]\(7 downto 0) => out_V_TDATA_int_regslice(7 downto 0),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      push => push
    );
grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_n_1,
      Q => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg,
      R => SR(0)
    );
\numReps_1_reg_99_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(0),
      Q => shl_ln523_fu_59_p2(10),
      R => '0'
    );
\numReps_1_reg_99_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(10),
      Q => shl_ln523_fu_59_p2(20),
      R => '0'
    );
\numReps_1_reg_99_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(11),
      Q => shl_ln523_fu_59_p2(21),
      R => '0'
    );
\numReps_1_reg_99_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(12),
      Q => shl_ln523_fu_59_p2(22),
      R => '0'
    );
\numReps_1_reg_99_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(13),
      Q => shl_ln523_fu_59_p2(23),
      R => '0'
    );
\numReps_1_reg_99_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(14),
      Q => shl_ln523_fu_59_p2(24),
      R => '0'
    );
\numReps_1_reg_99_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(15),
      Q => shl_ln523_fu_59_p2(25),
      R => '0'
    );
\numReps_1_reg_99_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(16),
      Q => shl_ln523_fu_59_p2(26),
      R => '0'
    );
\numReps_1_reg_99_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(17),
      Q => shl_ln523_fu_59_p2(27),
      R => '0'
    );
\numReps_1_reg_99_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(18),
      Q => shl_ln523_fu_59_p2(28),
      R => '0'
    );
\numReps_1_reg_99_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(19),
      Q => shl_ln523_fu_59_p2(29),
      R => '0'
    );
\numReps_1_reg_99_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(1),
      Q => shl_ln523_fu_59_p2(11),
      R => '0'
    );
\numReps_1_reg_99_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(20),
      Q => shl_ln523_fu_59_p2(30),
      R => '0'
    );
\numReps_1_reg_99_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(21),
      Q => shl_ln523_fu_59_p2(31),
      R => '0'
    );
\numReps_1_reg_99_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(22),
      Q => \numReps_1_reg_99_reg_n_0_[22]\,
      R => '0'
    );
\numReps_1_reg_99_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(23),
      Q => \numReps_1_reg_99_reg_n_0_[23]\,
      R => '0'
    );
\numReps_1_reg_99_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(24),
      Q => \numReps_1_reg_99_reg_n_0_[24]\,
      R => '0'
    );
\numReps_1_reg_99_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(25),
      Q => \numReps_1_reg_99_reg_n_0_[25]\,
      R => '0'
    );
\numReps_1_reg_99_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(26),
      Q => \numReps_1_reg_99_reg_n_0_[26]\,
      R => '0'
    );
\numReps_1_reg_99_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(27),
      Q => \numReps_1_reg_99_reg_n_0_[27]\,
      R => '0'
    );
\numReps_1_reg_99_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(2),
      Q => shl_ln523_fu_59_p2(12),
      R => '0'
    );
\numReps_1_reg_99_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(3),
      Q => shl_ln523_fu_59_p2(13),
      R => '0'
    );
\numReps_1_reg_99_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(4),
      Q => shl_ln523_fu_59_p2(14),
      R => '0'
    );
\numReps_1_reg_99_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(5),
      Q => shl_ln523_fu_59_p2(15),
      R => '0'
    );
\numReps_1_reg_99_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(6),
      Q => shl_ln523_fu_59_p2(16),
      R => '0'
    );
\numReps_1_reg_99_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(7),
      Q => shl_ln523_fu_59_p2(17),
      R => '0'
    );
\numReps_1_reg_99_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(8),
      Q => shl_ln523_fu_59_p2(18),
      R => '0'
    );
\numReps_1_reg_99_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]_0\(0),
      D => D(9),
      Q => shl_ln523_fu_59_p2(19),
      R => '0'
    );
\out_V_TDATA_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_V_TDATA_int_regslice(0),
      Q => out_V_TDATA_reg(0),
      R => '0'
    );
\out_V_TDATA_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_V_TDATA_int_regslice(1),
      Q => out_V_TDATA_reg(1),
      R => '0'
    );
\out_V_TDATA_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_V_TDATA_int_regslice(2),
      Q => out_V_TDATA_reg(2),
      R => '0'
    );
\out_V_TDATA_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_V_TDATA_int_regslice(3),
      Q => out_V_TDATA_reg(3),
      R => '0'
    );
\out_V_TDATA_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_V_TDATA_int_regslice(4),
      Q => out_V_TDATA_reg(4),
      R => '0'
    );
\out_V_TDATA_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_V_TDATA_int_regslice(5),
      Q => out_V_TDATA_reg(5),
      R => '0'
    );
\out_V_TDATA_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_V_TDATA_int_regslice(6),
      Q => out_V_TDATA_reg(6),
      R => '0'
    );
\out_V_TDATA_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => out_V_TDATA_int_regslice(7),
      Q => out_V_TDATA_reg(7),
      R => '0'
    );
regslice_both_out_V_U: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_regslice_both
     port map (
      D(0) => ap_NS_fsm(0),
      E(0) => \^grp_streamingdatawidthconverter_batch_64u_8u_98u_pipeline_vitis_loop_526_1_fu_50_out_v_tvalid\,
      \FSM_sequential_state_reg[0]_0\ => \^fsm_sequential_state_reg[0]\,
      Q(1 downto 0) => \^q\(1 downto 0),
      SR(0) => SR(0),
      StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      addr(0) => addr(0),
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg[1]_0\(0),
      ap_clk => ap_clk,
      \data_p1_reg[7]_0\(7 downto 0) => ei_fu_44(7 downto 0),
      \data_p1_reg[7]_1\(7 downto 0) => \data_p1_reg[7]\(7 downto 0),
      \data_p1_reg[7]_2\(7 downto 0) => out_V_TDATA_reg(7 downto 0),
      \data_p1_reg[7]_3\(7 downto 0) => \data_p1_reg[7]_0\(7 downto 0),
      \data_p1_reg[7]_4\ => \data_p1_reg[7]_1\,
      \data_p1_reg[7]_5\ => \^icmp_ln529_reg_207_reg[0]\,
      \data_p2_reg[7]_0\(7 downto 0) => out_V_TDATA_int_regslice(7 downto 0),
      empty_n_reg => empty_n_reg,
      int_task_ap_done_reg => int_task_ap_done_reg,
      int_task_ap_done_reg_0 => int_task_ap_done_reg_0,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      out_V_TVALID => out_V_TVALID,
      task_ap_done => task_ap_done
    );
\totalIters_fu_80_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \totalIters_fu_80_p2__0_carry_n_0\,
      CO(2) => \totalIters_fu_80_p2__0_carry_n_1\,
      CO(1) => \totalIters_fu_80_p2__0_carry_n_2\,
      CO(0) => \totalIters_fu_80_p2__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \totalIters_fu_80_p2__0_carry_i_1_n_0\,
      DI(2) => \totalIters_fu_80_p2__0_carry_i_2_n_0\,
      DI(1) => \totalIters_fu_80_p2__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => totalIters_fu_80_p2(11 downto 8),
      S(3) => \totalIters_fu_80_p2__0_carry_i_4_n_0\,
      S(2) => \totalIters_fu_80_p2__0_carry_i_5_n_0\,
      S(1) => \totalIters_fu_80_p2__0_carry_i_6_n_0\,
      S(0) => \totalIters_fu_80_p2__0_carry_i_7_n_0\
    );
\totalIters_fu_80_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalIters_fu_80_p2__0_carry_n_0\,
      CO(3) => \totalIters_fu_80_p2__0_carry__0_n_0\,
      CO(2) => \totalIters_fu_80_p2__0_carry__0_n_1\,
      CO(1) => \totalIters_fu_80_p2__0_carry__0_n_2\,
      CO(0) => \totalIters_fu_80_p2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \totalIters_fu_80_p2__0_carry__0_i_1_n_0\,
      DI(2) => \totalIters_fu_80_p2__0_carry__0_i_2_n_0\,
      DI(1) => \totalIters_fu_80_p2__0_carry__0_i_3_n_0\,
      DI(0) => \totalIters_fu_80_p2__0_carry__0_i_4_n_0\,
      O(3 downto 0) => totalIters_fu_80_p2(15 downto 12),
      S(3) => \totalIters_fu_80_p2__0_carry__0_i_5_n_0\,
      S(2) => \totalIters_fu_80_p2__0_carry__0_i_6_n_0\,
      S(1) => \totalIters_fu_80_p2__0_carry__0_i_7_n_0\,
      S(0) => \totalIters_fu_80_p2__0_carry__0_i_8_n_0\
    );
\totalIters_fu_80_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(16),
      I1 => shl_ln523_fu_59_p2(20),
      I2 => shl_ln523_fu_59_p2(14),
      O => \totalIters_fu_80_p2__0_carry__0_i_1_n_0\
    );
\totalIters_fu_80_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(15),
      I1 => shl_ln523_fu_59_p2(19),
      I2 => shl_ln523_fu_59_p2(13),
      O => \totalIters_fu_80_p2__0_carry__0_i_2_n_0\
    );
\totalIters_fu_80_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(14),
      I1 => shl_ln523_fu_59_p2(18),
      I2 => shl_ln523_fu_59_p2(12),
      O => \totalIters_fu_80_p2__0_carry__0_i_3_n_0\
    );
\totalIters_fu_80_p2__0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(13),
      I1 => shl_ln523_fu_59_p2(17),
      I2 => shl_ln523_fu_59_p2(11),
      O => \totalIters_fu_80_p2__0_carry__0_i_4_n_0\
    );
\totalIters_fu_80_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(17),
      I1 => shl_ln523_fu_59_p2(21),
      I2 => shl_ln523_fu_59_p2(15),
      I3 => \totalIters_fu_80_p2__0_carry__0_i_1_n_0\,
      O => \totalIters_fu_80_p2__0_carry__0_i_5_n_0\
    );
\totalIters_fu_80_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(16),
      I1 => shl_ln523_fu_59_p2(20),
      I2 => shl_ln523_fu_59_p2(14),
      I3 => \totalIters_fu_80_p2__0_carry__0_i_2_n_0\,
      O => \totalIters_fu_80_p2__0_carry__0_i_6_n_0\
    );
\totalIters_fu_80_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(15),
      I1 => shl_ln523_fu_59_p2(19),
      I2 => shl_ln523_fu_59_p2(13),
      I3 => \totalIters_fu_80_p2__0_carry__0_i_3_n_0\,
      O => \totalIters_fu_80_p2__0_carry__0_i_7_n_0\
    );
\totalIters_fu_80_p2__0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(14),
      I1 => shl_ln523_fu_59_p2(18),
      I2 => shl_ln523_fu_59_p2(12),
      I3 => \totalIters_fu_80_p2__0_carry__0_i_4_n_0\,
      O => \totalIters_fu_80_p2__0_carry__0_i_8_n_0\
    );
\totalIters_fu_80_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalIters_fu_80_p2__0_carry__0_n_0\,
      CO(3) => \totalIters_fu_80_p2__0_carry__1_n_0\,
      CO(2) => \totalIters_fu_80_p2__0_carry__1_n_1\,
      CO(1) => \totalIters_fu_80_p2__0_carry__1_n_2\,
      CO(0) => \totalIters_fu_80_p2__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \totalIters_fu_80_p2__0_carry__1_i_1_n_0\,
      DI(2) => \totalIters_fu_80_p2__0_carry__1_i_2_n_0\,
      DI(1) => \totalIters_fu_80_p2__0_carry__1_i_3_n_0\,
      DI(0) => \totalIters_fu_80_p2__0_carry__1_i_4_n_0\,
      O(3 downto 0) => totalIters_fu_80_p2(19 downto 16),
      S(3) => \totalIters_fu_80_p2__0_carry__1_i_5_n_0\,
      S(2) => \totalIters_fu_80_p2__0_carry__1_i_6_n_0\,
      S(1) => \totalIters_fu_80_p2__0_carry__1_i_7_n_0\,
      S(0) => \totalIters_fu_80_p2__0_carry__1_i_8_n_0\
    );
\totalIters_fu_80_p2__0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(20),
      I1 => shl_ln523_fu_59_p2(24),
      I2 => shl_ln523_fu_59_p2(18),
      O => \totalIters_fu_80_p2__0_carry__1_i_1_n_0\
    );
\totalIters_fu_80_p2__0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(19),
      I1 => shl_ln523_fu_59_p2(23),
      I2 => shl_ln523_fu_59_p2(17),
      O => \totalIters_fu_80_p2__0_carry__1_i_2_n_0\
    );
\totalIters_fu_80_p2__0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(18),
      I1 => shl_ln523_fu_59_p2(22),
      I2 => shl_ln523_fu_59_p2(16),
      O => \totalIters_fu_80_p2__0_carry__1_i_3_n_0\
    );
\totalIters_fu_80_p2__0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(17),
      I1 => shl_ln523_fu_59_p2(21),
      I2 => shl_ln523_fu_59_p2(15),
      O => \totalIters_fu_80_p2__0_carry__1_i_4_n_0\
    );
\totalIters_fu_80_p2__0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(21),
      I1 => shl_ln523_fu_59_p2(25),
      I2 => shl_ln523_fu_59_p2(19),
      I3 => \totalIters_fu_80_p2__0_carry__1_i_1_n_0\,
      O => \totalIters_fu_80_p2__0_carry__1_i_5_n_0\
    );
\totalIters_fu_80_p2__0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(20),
      I1 => shl_ln523_fu_59_p2(24),
      I2 => shl_ln523_fu_59_p2(18),
      I3 => \totalIters_fu_80_p2__0_carry__1_i_2_n_0\,
      O => \totalIters_fu_80_p2__0_carry__1_i_6_n_0\
    );
\totalIters_fu_80_p2__0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(19),
      I1 => shl_ln523_fu_59_p2(23),
      I2 => shl_ln523_fu_59_p2(17),
      I3 => \totalIters_fu_80_p2__0_carry__1_i_3_n_0\,
      O => \totalIters_fu_80_p2__0_carry__1_i_7_n_0\
    );
\totalIters_fu_80_p2__0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(18),
      I1 => shl_ln523_fu_59_p2(22),
      I2 => shl_ln523_fu_59_p2(16),
      I3 => \totalIters_fu_80_p2__0_carry__1_i_4_n_0\,
      O => \totalIters_fu_80_p2__0_carry__1_i_8_n_0\
    );
\totalIters_fu_80_p2__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalIters_fu_80_p2__0_carry__1_n_0\,
      CO(3) => \totalIters_fu_80_p2__0_carry__2_n_0\,
      CO(2) => \totalIters_fu_80_p2__0_carry__2_n_1\,
      CO(1) => \totalIters_fu_80_p2__0_carry__2_n_2\,
      CO(0) => \totalIters_fu_80_p2__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \totalIters_fu_80_p2__0_carry__2_i_1_n_0\,
      DI(2) => \totalIters_fu_80_p2__0_carry__2_i_2_n_0\,
      DI(1) => \totalIters_fu_80_p2__0_carry__2_i_3_n_0\,
      DI(0) => \totalIters_fu_80_p2__0_carry__2_i_4_n_0\,
      O(3 downto 0) => totalIters_fu_80_p2(23 downto 20),
      S(3) => \totalIters_fu_80_p2__0_carry__2_i_5_n_0\,
      S(2) => \totalIters_fu_80_p2__0_carry__2_i_6_n_0\,
      S(1) => \totalIters_fu_80_p2__0_carry__2_i_7_n_0\,
      S(0) => \totalIters_fu_80_p2__0_carry__2_i_8_n_0\
    );
\totalIters_fu_80_p2__0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(24),
      I1 => shl_ln523_fu_59_p2(28),
      I2 => shl_ln523_fu_59_p2(22),
      O => \totalIters_fu_80_p2__0_carry__2_i_1_n_0\
    );
\totalIters_fu_80_p2__0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(23),
      I1 => shl_ln523_fu_59_p2(27),
      I2 => shl_ln523_fu_59_p2(21),
      O => \totalIters_fu_80_p2__0_carry__2_i_2_n_0\
    );
\totalIters_fu_80_p2__0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(22),
      I1 => shl_ln523_fu_59_p2(26),
      I2 => shl_ln523_fu_59_p2(20),
      O => \totalIters_fu_80_p2__0_carry__2_i_3_n_0\
    );
\totalIters_fu_80_p2__0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(21),
      I1 => shl_ln523_fu_59_p2(25),
      I2 => shl_ln523_fu_59_p2(19),
      O => \totalIters_fu_80_p2__0_carry__2_i_4_n_0\
    );
\totalIters_fu_80_p2__0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(25),
      I1 => shl_ln523_fu_59_p2(29),
      I2 => shl_ln523_fu_59_p2(23),
      I3 => \totalIters_fu_80_p2__0_carry__2_i_1_n_0\,
      O => \totalIters_fu_80_p2__0_carry__2_i_5_n_0\
    );
\totalIters_fu_80_p2__0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(24),
      I1 => shl_ln523_fu_59_p2(28),
      I2 => shl_ln523_fu_59_p2(22),
      I3 => \totalIters_fu_80_p2__0_carry__2_i_2_n_0\,
      O => \totalIters_fu_80_p2__0_carry__2_i_6_n_0\
    );
\totalIters_fu_80_p2__0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(23),
      I1 => shl_ln523_fu_59_p2(27),
      I2 => shl_ln523_fu_59_p2(21),
      I3 => \totalIters_fu_80_p2__0_carry__2_i_3_n_0\,
      O => \totalIters_fu_80_p2__0_carry__2_i_7_n_0\
    );
\totalIters_fu_80_p2__0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(22),
      I1 => shl_ln523_fu_59_p2(26),
      I2 => shl_ln523_fu_59_p2(20),
      I3 => \totalIters_fu_80_p2__0_carry__2_i_4_n_0\,
      O => \totalIters_fu_80_p2__0_carry__2_i_8_n_0\
    );
\totalIters_fu_80_p2__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalIters_fu_80_p2__0_carry__2_n_0\,
      CO(3) => \totalIters_fu_80_p2__0_carry__3_n_0\,
      CO(2) => \totalIters_fu_80_p2__0_carry__3_n_1\,
      CO(1) => \totalIters_fu_80_p2__0_carry__3_n_2\,
      CO(0) => \totalIters_fu_80_p2__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \totalIters_fu_80_p2__0_carry__3_i_1_n_0\,
      DI(2) => \totalIters_fu_80_p2__0_carry__3_i_2_n_0\,
      DI(1) => \totalIters_fu_80_p2__0_carry__3_i_3_n_0\,
      DI(0) => \totalIters_fu_80_p2__0_carry__3_i_4_n_0\,
      O(3 downto 0) => totalIters_fu_80_p2(27 downto 24),
      S(3) => \totalIters_fu_80_p2__0_carry__3_i_5_n_0\,
      S(2) => \totalIters_fu_80_p2__0_carry__3_i_6_n_0\,
      S(1) => \totalIters_fu_80_p2__0_carry__3_i_7_n_0\,
      S(0) => \totalIters_fu_80_p2__0_carry__3_i_8_n_0\
    );
\totalIters_fu_80_p2__0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(28),
      I1 => \numReps_1_reg_99_reg_n_0_[22]\,
      I2 => shl_ln523_fu_59_p2(26),
      O => \totalIters_fu_80_p2__0_carry__3_i_1_n_0\
    );
\totalIters_fu_80_p2__0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(27),
      I1 => shl_ln523_fu_59_p2(31),
      I2 => shl_ln523_fu_59_p2(25),
      O => \totalIters_fu_80_p2__0_carry__3_i_2_n_0\
    );
\totalIters_fu_80_p2__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(26),
      I1 => shl_ln523_fu_59_p2(30),
      I2 => shl_ln523_fu_59_p2(24),
      O => \totalIters_fu_80_p2__0_carry__3_i_3_n_0\
    );
\totalIters_fu_80_p2__0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(25),
      I1 => shl_ln523_fu_59_p2(29),
      I2 => shl_ln523_fu_59_p2(23),
      O => \totalIters_fu_80_p2__0_carry__3_i_4_n_0\
    );
\totalIters_fu_80_p2__0_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(29),
      I1 => \numReps_1_reg_99_reg_n_0_[23]\,
      I2 => shl_ln523_fu_59_p2(27),
      I3 => \totalIters_fu_80_p2__0_carry__3_i_1_n_0\,
      O => \totalIters_fu_80_p2__0_carry__3_i_5_n_0\
    );
\totalIters_fu_80_p2__0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(28),
      I1 => \numReps_1_reg_99_reg_n_0_[22]\,
      I2 => shl_ln523_fu_59_p2(26),
      I3 => \totalIters_fu_80_p2__0_carry__3_i_2_n_0\,
      O => \totalIters_fu_80_p2__0_carry__3_i_6_n_0\
    );
\totalIters_fu_80_p2__0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(27),
      I1 => shl_ln523_fu_59_p2(31),
      I2 => shl_ln523_fu_59_p2(25),
      I3 => \totalIters_fu_80_p2__0_carry__3_i_3_n_0\,
      O => \totalIters_fu_80_p2__0_carry__3_i_7_n_0\
    );
\totalIters_fu_80_p2__0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(26),
      I1 => shl_ln523_fu_59_p2(30),
      I2 => shl_ln523_fu_59_p2(24),
      I3 => \totalIters_fu_80_p2__0_carry__3_i_4_n_0\,
      O => \totalIters_fu_80_p2__0_carry__3_i_8_n_0\
    );
\totalIters_fu_80_p2__0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalIters_fu_80_p2__0_carry__3_n_0\,
      CO(3) => \NLW_totalIters_fu_80_p2__0_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \totalIters_fu_80_p2__0_carry__4_n_1\,
      CO(1) => \totalIters_fu_80_p2__0_carry__4_n_2\,
      CO(0) => \totalIters_fu_80_p2__0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \totalIters_fu_80_p2__0_carry__4_i_1_n_0\,
      DI(1) => \totalIters_fu_80_p2__0_carry__4_i_2_n_0\,
      DI(0) => \totalIters_fu_80_p2__0_carry__4_i_3_n_0\,
      O(3 downto 0) => totalIters_fu_80_p2(31 downto 28),
      S(3) => \totalIters_fu_80_p2__0_carry__4_i_4_n_0\,
      S(2) => \totalIters_fu_80_p2__0_carry__4_i_5_n_0\,
      S(1) => \totalIters_fu_80_p2__0_carry__4_i_6_n_0\,
      S(0) => \totalIters_fu_80_p2__0_carry__4_i_7_n_0\
    );
\totalIters_fu_80_p2__0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(31),
      I1 => \numReps_1_reg_99_reg_n_0_[25]\,
      I2 => shl_ln523_fu_59_p2(29),
      O => \totalIters_fu_80_p2__0_carry__4_i_1_n_0\
    );
\totalIters_fu_80_p2__0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(30),
      I1 => \numReps_1_reg_99_reg_n_0_[24]\,
      I2 => shl_ln523_fu_59_p2(28),
      O => \totalIters_fu_80_p2__0_carry__4_i_2_n_0\
    );
\totalIters_fu_80_p2__0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(29),
      I1 => \numReps_1_reg_99_reg_n_0_[23]\,
      I2 => shl_ln523_fu_59_p2(27),
      O => \totalIters_fu_80_p2__0_carry__4_i_3_n_0\
    );
\totalIters_fu_80_p2__0_carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(30),
      I1 => \numReps_1_reg_99_reg_n_0_[26]\,
      I2 => \numReps_1_reg_99_reg_n_0_[22]\,
      I3 => \numReps_1_reg_99_reg_n_0_[27]\,
      I4 => \numReps_1_reg_99_reg_n_0_[23]\,
      I5 => shl_ln523_fu_59_p2(31),
      O => \totalIters_fu_80_p2__0_carry__4_i_4_n_0\
    );
\totalIters_fu_80_p2__0_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \totalIters_fu_80_p2__0_carry__4_i_1_n_0\,
      I1 => \numReps_1_reg_99_reg_n_0_[26]\,
      I2 => \numReps_1_reg_99_reg_n_0_[22]\,
      I3 => shl_ln523_fu_59_p2(30),
      O => \totalIters_fu_80_p2__0_carry__4_i_5_n_0\
    );
\totalIters_fu_80_p2__0_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(31),
      I1 => \numReps_1_reg_99_reg_n_0_[25]\,
      I2 => shl_ln523_fu_59_p2(29),
      I3 => \totalIters_fu_80_p2__0_carry__4_i_2_n_0\,
      O => \totalIters_fu_80_p2__0_carry__4_i_6_n_0\
    );
\totalIters_fu_80_p2__0_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(30),
      I1 => \numReps_1_reg_99_reg_n_0_[24]\,
      I2 => shl_ln523_fu_59_p2(28),
      I3 => \totalIters_fu_80_p2__0_carry__4_i_3_n_0\,
      O => \totalIters_fu_80_p2__0_carry__4_i_7_n_0\
    );
\totalIters_fu_80_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(12),
      I1 => shl_ln523_fu_59_p2(16),
      I2 => shl_ln523_fu_59_p2(10),
      O => \totalIters_fu_80_p2__0_carry_i_1_n_0\
    );
\totalIters_fu_80_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(10),
      I1 => shl_ln523_fu_59_p2(12),
      I2 => shl_ln523_fu_59_p2(16),
      O => \totalIters_fu_80_p2__0_carry_i_2_n_0\
    );
\totalIters_fu_80_p2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(14),
      I1 => shl_ln523_fu_59_p2(10),
      O => \totalIters_fu_80_p2__0_carry_i_3_n_0\
    );
\totalIters_fu_80_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(13),
      I1 => shl_ln523_fu_59_p2(17),
      I2 => shl_ln523_fu_59_p2(11),
      I3 => \totalIters_fu_80_p2__0_carry_i_1_n_0\,
      O => \totalIters_fu_80_p2__0_carry_i_4_n_0\
    );
\totalIters_fu_80_p2__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(12),
      I1 => shl_ln523_fu_59_p2(16),
      I2 => shl_ln523_fu_59_p2(10),
      I3 => shl_ln523_fu_59_p2(11),
      I4 => shl_ln523_fu_59_p2(15),
      O => \totalIters_fu_80_p2__0_carry_i_5_n_0\
    );
\totalIters_fu_80_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(10),
      I1 => shl_ln523_fu_59_p2(14),
      I2 => shl_ln523_fu_59_p2(11),
      I3 => shl_ln523_fu_59_p2(15),
      O => \totalIters_fu_80_p2__0_carry_i_6_n_0\
    );
\totalIters_fu_80_p2__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln523_fu_59_p2(14),
      I1 => shl_ln523_fu_59_p2(10),
      O => \totalIters_fu_80_p2__0_carry_i_7_n_0\
    );
\totalIters_reg_106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(10),
      Q => totalIters_reg_106(10),
      R => '0'
    );
\totalIters_reg_106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(11),
      Q => totalIters_reg_106(11),
      R => '0'
    );
\totalIters_reg_106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(12),
      Q => totalIters_reg_106(12),
      R => '0'
    );
\totalIters_reg_106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(13),
      Q => totalIters_reg_106(13),
      R => '0'
    );
\totalIters_reg_106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(14),
      Q => totalIters_reg_106(14),
      R => '0'
    );
\totalIters_reg_106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(15),
      Q => totalIters_reg_106(15),
      R => '0'
    );
\totalIters_reg_106_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(16),
      Q => totalIters_reg_106(16),
      R => '0'
    );
\totalIters_reg_106_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(17),
      Q => totalIters_reg_106(17),
      R => '0'
    );
\totalIters_reg_106_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(18),
      Q => totalIters_reg_106(18),
      R => '0'
    );
\totalIters_reg_106_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(19),
      Q => totalIters_reg_106(19),
      R => '0'
    );
\totalIters_reg_106_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(20),
      Q => totalIters_reg_106(20),
      R => '0'
    );
\totalIters_reg_106_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(21),
      Q => totalIters_reg_106(21),
      R => '0'
    );
\totalIters_reg_106_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(22),
      Q => totalIters_reg_106(22),
      R => '0'
    );
\totalIters_reg_106_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(23),
      Q => totalIters_reg_106(23),
      R => '0'
    );
\totalIters_reg_106_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(24),
      Q => totalIters_reg_106(24),
      R => '0'
    );
\totalIters_reg_106_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(25),
      Q => totalIters_reg_106(25),
      R => '0'
    );
\totalIters_reg_106_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(26),
      Q => totalIters_reg_106(26),
      R => '0'
    );
\totalIters_reg_106_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(27),
      Q => totalIters_reg_106(27),
      R => '0'
    );
\totalIters_reg_106_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(28),
      Q => totalIters_reg_106(28),
      R => '0'
    );
\totalIters_reg_106_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(29),
      Q => totalIters_reg_106(29),
      R => '0'
    );
\totalIters_reg_106_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(30),
      Q => totalIters_reg_106(30),
      R => '0'
    );
\totalIters_reg_106_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(31),
      Q => totalIters_reg_106(31),
      R => '0'
    );
\totalIters_reg_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln523_fu_59_p2(10),
      Q => totalIters_reg_106(4),
      R => '0'
    );
\totalIters_reg_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln523_fu_59_p2(11),
      Q => totalIters_reg_106(5),
      R => '0'
    );
\totalIters_reg_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln523_fu_59_p2(12),
      Q => totalIters_reg_106(6),
      R => '0'
    );
\totalIters_reg_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => shl_ln523_fu_59_p2(13),
      Q => totalIters_reg_106(7),
      R => '0'
    );
\totalIters_reg_106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(8),
      Q => totalIters_reg_106(8),
      R => '0'
    );
\totalIters_reg_106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => totalIters_fu_80_p2(9),
      Q => totalIters_reg_106(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_load is
  port (
    gmem_0_ARREADY : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    RREADY_Dummy : out STD_LOGIC;
    ARVALID_Dummy : out STD_LOGIC;
    RBURST_READY_Dummy : out STD_LOGIC;
    sel : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 68 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    ready_for_outstanding_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[60]\ : in STD_LOGIC_VECTOR ( 60 downto 0 );
    din : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_load : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_load";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_load;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_load is
  signal \^arvalid_dummy\ : STD_LOGIC;
  signal fifo_rreq_n_1 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_73 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_76 : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal ready_for_outstanding : STD_LOGIC;
  signal rreq_len : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp_len0 : STD_LOGIC_VECTOR ( 17 downto 7 );
  signal \tmp_len0_carry__0_n_3\ : STD_LOGIC;
  signal tmp_len0_carry_n_0 : STD_LOGIC;
  signal tmp_len0_carry_n_1 : STD_LOGIC;
  signal tmp_len0_carry_n_2 : STD_LOGIC;
  signal tmp_len0_carry_n_3 : STD_LOGIC;
  signal \NLW_tmp_len0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_len0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  ARVALID_Dummy <= \^arvalid_dummy\;
buff_rdata: entity work.\top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized0\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(65 downto 0) => din(65 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      dout_vld_reg_0 => dout_vld_reg,
      full_n_reg_0 => RREADY_Dummy,
      mem_reg(0) => mem_reg(0),
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg => ready_for_outstanding_reg_0
    );
fifo_rreq: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(0) => tmp_len0(7),
      DI(0) => DI(0),
      E(0) => next_rreq,
      Q(0) => Q(0),
      S(2) => fifo_rreq_n_72,
      S(1) => fifo_rreq_n_73,
      S(0) => fifo_rreq_n_74,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[60]\(60 downto 0) => \dout_reg[60]\(60 downto 0),
      \dout_reg[74]\(65 downto 64) => rreq_len(10 downto 9),
      \dout_reg[74]\(63 downto 62) => rreq_len(6 downto 5),
      \dout_reg[74]\(61) => rreq_len(1),
      \dout_reg[74]\(60) => fifo_rreq_n_11,
      \dout_reg[74]\(59) => fifo_rreq_n_12,
      \dout_reg[74]\(58) => fifo_rreq_n_13,
      \dout_reg[74]\(57) => fifo_rreq_n_14,
      \dout_reg[74]\(56) => fifo_rreq_n_15,
      \dout_reg[74]\(55) => fifo_rreq_n_16,
      \dout_reg[74]\(54) => fifo_rreq_n_17,
      \dout_reg[74]\(53) => fifo_rreq_n_18,
      \dout_reg[74]\(52) => fifo_rreq_n_19,
      \dout_reg[74]\(51) => fifo_rreq_n_20,
      \dout_reg[74]\(50) => fifo_rreq_n_21,
      \dout_reg[74]\(49) => fifo_rreq_n_22,
      \dout_reg[74]\(48) => fifo_rreq_n_23,
      \dout_reg[74]\(47) => fifo_rreq_n_24,
      \dout_reg[74]\(46) => fifo_rreq_n_25,
      \dout_reg[74]\(45) => fifo_rreq_n_26,
      \dout_reg[74]\(44) => fifo_rreq_n_27,
      \dout_reg[74]\(43) => fifo_rreq_n_28,
      \dout_reg[74]\(42) => fifo_rreq_n_29,
      \dout_reg[74]\(41) => fifo_rreq_n_30,
      \dout_reg[74]\(40) => fifo_rreq_n_31,
      \dout_reg[74]\(39) => fifo_rreq_n_32,
      \dout_reg[74]\(38) => fifo_rreq_n_33,
      \dout_reg[74]\(37) => fifo_rreq_n_34,
      \dout_reg[74]\(36) => fifo_rreq_n_35,
      \dout_reg[74]\(35) => fifo_rreq_n_36,
      \dout_reg[74]\(34) => fifo_rreq_n_37,
      \dout_reg[74]\(33) => fifo_rreq_n_38,
      \dout_reg[74]\(32) => fifo_rreq_n_39,
      \dout_reg[74]\(31) => fifo_rreq_n_40,
      \dout_reg[74]\(30) => fifo_rreq_n_41,
      \dout_reg[74]\(29) => fifo_rreq_n_42,
      \dout_reg[74]\(28) => fifo_rreq_n_43,
      \dout_reg[74]\(27) => fifo_rreq_n_44,
      \dout_reg[74]\(26) => fifo_rreq_n_45,
      \dout_reg[74]\(25) => fifo_rreq_n_46,
      \dout_reg[74]\(24) => fifo_rreq_n_47,
      \dout_reg[74]\(23) => fifo_rreq_n_48,
      \dout_reg[74]\(22) => fifo_rreq_n_49,
      \dout_reg[74]\(21) => fifo_rreq_n_50,
      \dout_reg[74]\(20) => fifo_rreq_n_51,
      \dout_reg[74]\(19) => fifo_rreq_n_52,
      \dout_reg[74]\(18) => fifo_rreq_n_53,
      \dout_reg[74]\(17) => fifo_rreq_n_54,
      \dout_reg[74]\(16) => fifo_rreq_n_55,
      \dout_reg[74]\(15) => fifo_rreq_n_56,
      \dout_reg[74]\(14) => fifo_rreq_n_57,
      \dout_reg[74]\(13) => fifo_rreq_n_58,
      \dout_reg[74]\(12) => fifo_rreq_n_59,
      \dout_reg[74]\(11) => fifo_rreq_n_60,
      \dout_reg[74]\(10) => fifo_rreq_n_61,
      \dout_reg[74]\(9) => fifo_rreq_n_62,
      \dout_reg[74]\(8) => fifo_rreq_n_63,
      \dout_reg[74]\(7) => fifo_rreq_n_64,
      \dout_reg[74]\(6) => fifo_rreq_n_65,
      \dout_reg[74]\(5) => fifo_rreq_n_66,
      \dout_reg[74]\(4) => fifo_rreq_n_67,
      \dout_reg[74]\(3) => fifo_rreq_n_68,
      \dout_reg[74]\(2) => fifo_rreq_n_69,
      \dout_reg[74]\(1) => fifo_rreq_n_70,
      \dout_reg[74]\(0) => fifo_rreq_n_71,
      \dout_reg[74]_0\(0) => fifo_rreq_n_76,
      dout_vld_reg_0 => fifo_rreq_n_1,
      full_n_reg_0 => sel,
      gmem_0_ARREADY => gmem_0_ARREADY,
      \in\(1 downto 0) => \in\(1 downto 0),
      tmp_valid_reg => \^arvalid_dummy\
    );
ready_for_outstanding_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => RBURST_READY_Dummy,
      R => SR(0)
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_64,
      Q => D(7),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_63,
      Q => D(8),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_62,
      Q => D(9),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_61,
      Q => D(10),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_60,
      Q => D(11),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_59,
      Q => D(12),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_58,
      Q => D(13),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_57,
      Q => D(14),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_56,
      Q => D(15),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_55,
      Q => D(16),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_54,
      Q => D(17),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_53,
      Q => D(18),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_52,
      Q => D(19),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_51,
      Q => D(20),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_50,
      Q => D(21),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_49,
      Q => D(22),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_48,
      Q => D(23),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_47,
      Q => D(24),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_46,
      Q => D(25),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_45,
      Q => D(26),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_44,
      Q => D(27),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_43,
      Q => D(28),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_42,
      Q => D(29),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_41,
      Q => D(30),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_40,
      Q => D(31),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_39,
      Q => D(32),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_38,
      Q => D(33),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_37,
      Q => D(34),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_36,
      Q => D(35),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_35,
      Q => D(36),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_71,
      Q => D(0),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_34,
      Q => D(37),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_33,
      Q => D(38),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_32,
      Q => D(39),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_31,
      Q => D(40),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_30,
      Q => D(41),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_29,
      Q => D(42),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_28,
      Q => D(43),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_27,
      Q => D(44),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_26,
      Q => D(45),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_25,
      Q => D(46),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_70,
      Q => D(1),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_24,
      Q => D(47),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_23,
      Q => D(48),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_22,
      Q => D(49),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_21,
      Q => D(50),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_20,
      Q => D(51),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_19,
      Q => D(52),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_18,
      Q => D(53),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_17,
      Q => D(54),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_16,
      Q => D(55),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_15,
      Q => D(56),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_69,
      Q => D(2),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_14,
      Q => D(57),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_13,
      Q => D(58),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_12,
      Q => D(59),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_11,
      Q => D(60),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_68,
      Q => D(3),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_67,
      Q => D(4),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_66,
      Q => D(5),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_65,
      Q => D(6),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_len0_carry_n_0,
      CO(2) => tmp_len0_carry_n_1,
      CO(1) => tmp_len0_carry_n_2,
      CO(0) => tmp_len0_carry_n_3,
      CYINIT => rreq_len(1),
      DI(3) => rreq_len(9),
      DI(2) => '0',
      DI(1 downto 0) => rreq_len(6 downto 5),
      O(3 downto 2) => tmp_len0(12 downto 11),
      O(1 downto 0) => tmp_len0(9 downto 8),
      S(3) => fifo_rreq_n_72,
      S(2) => '1',
      S(1) => fifo_rreq_n_73,
      S(0) => fifo_rreq_n_74
    );
\tmp_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_len0_carry_n_0,
      CO(3 downto 1) => \NLW_tmp_len0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_len0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rreq_len(10),
      O(3 downto 2) => \NLW_tmp_len0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => tmp_len0(17),
      O(0) => tmp_len0(13),
      S(3 downto 1) => B"001",
      S(0) => fifo_rreq_n_76
    );
\tmp_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(11),
      Q => D(65),
      R => SR(0)
    );
\tmp_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(12),
      Q => D(66),
      R => SR(0)
    );
\tmp_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(13),
      Q => D(67),
      R => SR(0)
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(17),
      Q => D(68),
      R => SR(0)
    );
\tmp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => '1',
      Q => D(61),
      R => SR(0)
    );
\tmp_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(7),
      Q => D(62),
      R => SR(0)
    );
\tmp_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(8),
      Q => D(63),
      R => SR(0)
    );
\tmp_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(9),
      Q => D(64),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_1,
      Q => \^arvalid_dummy\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_read is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ARREADY_Dummy : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 60 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 68 downto 0 );
    \data_p2_reg[64]\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_read : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_read";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_read;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_burst_n_0 : STD_LOGIC;
  signal fifo_burst_n_1 : STD_LOGIC;
  signal fifo_burst_n_2 : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal rreq_burst_conv_n_64 : STD_LOGIC;
  signal rreq_burst_conv_n_65 : STD_LOGIC;
  signal rreq_burst_conv_n_66 : STD_LOGIC;
  signal rreq_burst_conv_n_67 : STD_LOGIC;
  signal rreq_burst_conv_n_69 : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(64 downto 0) <= \^q\(64 downto 0);
  SR(0) <= \^sr\(0);
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
fifo_burst: entity work.\top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized1\
     port map (
      E(0) => rreq_burst_conv_n_64,
      Q(0) => \^q\(64),
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(0) => din(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      dout_vld_reg_0 => fifo_burst_n_0,
      dout_vld_reg_1(0) => \^state_reg[0]\(0),
      empty_n_reg_0 => fifo_burst_n_2,
      empty_n_reg_1 => rreq_burst_conv_n_67,
      full_n_reg_0 => fifo_burst_n_1,
      full_n_reg_1 => rreq_burst_conv_n_69,
      pop => pop,
      \raddr_reg[3]_0\(3 downto 0) => \raddr_reg[3]\(3 downto 0),
      \raddr_reg[3]_1\ => rreq_burst_conv_n_66,
      \raddr_reg[3]_2\ => rreq_burst_conv_n_65
    );
fifo_rctl: entity work.\top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_fifo__parameterized1_0\
     port map (
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      empty_n_reg_0 => rreq_burst_conv_n_69,
      ost_ctrl_ready => ost_ctrl_ready
    );
rreq_burst_conv: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_burst_converter
     port map (
      ARVALID_Dummy => ARVALID_Dummy,
      D(68 downto 0) => D(68 downto 0),
      E(0) => rreq_burst_conv_n_64,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \could_multi_bursts.sect_handling_reg_0\ => rreq_burst_conv_n_69,
      empty_n_reg => rreq_burst_conv_n_66,
      full_n_reg => rreq_burst_conv_n_65,
      full_n_reg_0 => rreq_burst_conv_n_67,
      \mOutPtr_reg[0]\ => fifo_burst_n_1,
      m_axi_gmem_ARADDR(60 downto 0) => m_axi_gmem_ARADDR(60 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      pop => pop,
      push => push,
      \raddr_reg[3]\ => fifo_burst_n_2,
      s_ready_t_reg => ARREADY_Dummy
    );
rs_rdata: entity work.\top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_reg_slice__parameterized0\
     port map (
      Q(0) => \^state_reg[0]\(0),
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \data_p1_reg[64]_0\(64 downto 0) => \^q\(64 downto 0),
      \data_p2_reg[64]_0\(64 downto 0) => \data_p2_reg[64]\(64 downto 0),
      \dout_reg[0]\ => fifo_burst_n_0,
      \dout_reg[0]_0\ => fifo_burst_n_2,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      pop => pop,
      s_ready_t_reg_0 => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmem_0_ARREADY : out STD_LOGIC;
    gmem_0_RVALID : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 60 downto 0 );
    push_0 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 64 downto 0 );
    \dout_reg[60]\ : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi : entity is "StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi is
  signal ARREADY_Dummy : STD_LOGIC;
  signal ARVALID_Dummy : STD_LOGIC;
  signal RBURST_READY_Dummy : STD_LOGIC;
  signal RDATA_Dummy : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal RLAST_Dummy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RREADY_Dummy : STD_LOGIC;
  signal RVALID_Dummy : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal burst_end : STD_LOGIC;
  signal tmp_addr : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal tmp_len : STD_LOGIC_VECTOR ( 17 downto 3 );
begin
  SR(0) <= \^sr\(0);
bus_read: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_read
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      ARVALID_Dummy => ARVALID_Dummy,
      D(68) => tmp_len(17),
      D(67 downto 65) => tmp_len(13 downto 11),
      D(64 downto 62) => tmp_len(9 downto 7),
      D(61) => tmp_len(3),
      D(60 downto 0) => tmp_addr(63 downto 3),
      Q(64) => burst_end,
      Q(63 downto 0) => RDATA_Dummy(63 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \data_p2_reg[64]\(64 downto 0) => D(64 downto 0),
      din(0) => RLAST_Dummy(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      m_axi_gmem_ARADDR(60 downto 0) => m_axi_gmem_ARADDR(60 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      ost_ctrl_info => ost_ctrl_info,
      push => push,
      \raddr_reg[3]\(3 downto 0) => \raddr_reg[3]\(3 downto 0),
      s_ready_t_reg => s_ready_t_reg,
      \state_reg[0]\(0) => RVALID_Dummy
    );
load_unit_0: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi_load
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      ARVALID_Dummy => ARVALID_Dummy,
      D(68) => tmp_len(17),
      D(67 downto 65) => tmp_len(13 downto 11),
      D(64 downto 62) => tmp_len(9 downto 7),
      D(61) => tmp_len(3),
      D(60 downto 0) => tmp_addr(63 downto 3),
      DI(0) => DI(0),
      Q(0) => Q(0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(65) => burst_end,
      din(64) => RLAST_Dummy(0),
      din(63 downto 0) => RDATA_Dummy(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \dout_reg[60]\(60 downto 0) => \dout_reg[60]\(60 downto 0),
      dout_vld_reg => gmem_0_RVALID,
      gmem_0_ARREADY => gmem_0_ARREADY,
      \in\(1 downto 0) => \in\(1 downto 0),
      mem_reg(0) => RVALID_Dummy,
      ready_for_outstanding_reg_0 => ready_for_outstanding_reg,
      sel => push_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0 is
  port (
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]\ : out STD_LOGIC;
    out_V_TVALID : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 60 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 64 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0 : entity is "StreamingDataflowPartition_0_IODMA_hls_0";
end top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0 is
  signal Mem2Stream_Batch_64u_784u_U0_ap_start : STD_LOGIC;
  signal Mem2Stream_Batch_64u_784u_U0_dma2dwc_din : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Mem2Stream_Batch_64u_784u_U0_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR ( 60 downto 0 );
  signal Mem2Stream_Batch_64u_784u_U0_n_0 : STD_LOGIC;
  signal Mem2Stream_Batch_64u_784u_U0_n_34 : STD_LOGIC;
  signal Mem2Stream_Batch_64u_784u_U0_n_35 : STD_LOGIC;
  signal Mem2Stream_Batch_64u_784u_U0_n_36 : STD_LOGIC;
  signal Mem2Stream_Batch_64u_784u_U0_n_99 : STD_LOGIC;
  signal Mem2Stream_Batch_64u_784u_U0_numReps_c_write : STD_LOGIC;
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start : STD_LOGIC;
  signal StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_0 : STD_LOGIC;
  signal StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_3 : STD_LOGIC;
  signal StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_4 : STD_LOGIC;
  signal StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_58 : STD_LOGIC;
  signal StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_7 : STD_LOGIC;
  signal StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_8 : STD_LOGIC;
  signal StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_9 : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal ap_NS_fsm_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal control_s_axi_U_n_2 : STD_LOGIC;
  signal dma2dwc_U_n_22 : STD_LOGIC;
  signal dma2dwc_U_n_23 : STD_LOGIC;
  signal dma2dwc_U_n_24 : STD_LOGIC;
  signal dma2dwc_U_n_25 : STD_LOGIC;
  signal dma2dwc_U_n_26 : STD_LOGIC;
  signal dma2dwc_U_n_27 : STD_LOGIC;
  signal dma2dwc_U_n_28 : STD_LOGIC;
  signal dma2dwc_U_n_4 : STD_LOGIC;
  signal dma2dwc_U_n_85 : STD_LOGIC;
  signal dma2dwc_empty_n : STD_LOGIC;
  signal dma2dwc_full_n : STD_LOGIC;
  signal dma2dwc_num_data_valid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ei_fu_44 : STD_LOGIC_VECTOR ( 55 downto 8 );
  signal empty_reg_253 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal full_n : STD_LOGIC;
  signal gmem_0_ARREADY : STD_LOGIC;
  signal gmem_0_RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal gmem_0_RVALID : STD_LOGIC;
  signal gmem_m_axi_U_n_75 : STD_LOGIC;
  signal grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID : STD_LOGIC;
  signal icmp_ln166_fu_134_p2 : STD_LOGIC;
  signal in0_V : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal \load_unit_0/fifo_rreq/push\ : STD_LOGIC;
  signal numReps : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal numReps_c_dout : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal numReps_c_empty_n : STD_LOGIC;
  signal numReps_c_full_n : STD_LOGIC;
  signal numReps_read_reg_243 : STD_LOGIC_VECTOR ( 27 downto 4 );
  signal p_0_in : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal push_0 : STD_LOGIC;
  signal start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
begin
Mem2Stream_Batch_64u_784u_U0: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_s
     port map (
      CO(0) => icmp_ln166_fu_134_p2,
      D(23 downto 0) => numReps_read_reg_243(27 downto 4),
      DI(0) => gmem_m_axi_U_n_75,
      Mem2Stream_Batch_64u_784u_U0_ap_start => Mem2Stream_Batch_64u_784u_U0_ap_start,
      Mem2Stream_Batch_64u_784u_U0_numReps_c_write => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => ap_rst_n_inv,
      StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      \ap_CS_fsm_reg[0]_0\ => Mem2Stream_Batch_64u_784u_U0_n_36,
      \ap_CS_fsm_reg[10]_0\ => Mem2Stream_Batch_64u_784u_U0_n_99,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      auto_restart_status_reg(0) => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_7,
      auto_restart_status_reg_0 => control_s_axi_U_n_2,
      dma2dwc_full_n => dma2dwc_full_n,
      dout(63 downto 0) => gmem_0_RDATA(63 downto 0),
      empty_n_reg => Mem2Stream_Batch_64u_784u_U0_n_34,
      empty_reg_253(3 downto 0) => empty_reg_253(3 downto 0),
      gmem_0_ARREADY => gmem_0_ARREADY,
      gmem_0_RVALID => gmem_0_RVALID,
      \gmem_addr_read_reg_123_reg[63]\(63 downto 0) => Mem2Stream_Batch_64u_784u_U0_dma2dwc_din(63 downto 0),
      \icmp_ln168_reg_264_reg[0]_0\ => Mem2Stream_Batch_64u_784u_U0_n_0,
      \in\(1) => ap_NS_fsm(12),
      \in\(0) => ap_NS_fsm(3),
      \in_read_reg_248_reg[63]_0\(60 downto 0) => in0_V(63 downto 3),
      numReps_c_full_n => numReps_c_full_n,
      \numReps_read_reg_243_reg[31]_0\(31 downto 0) => numReps(31 downto 0),
      p_3_in(1) => p_3_in(7),
      p_3_in(0) => p_3_in(2),
      push => push_0,
      push_0 => \load_unit_0/fifo_rreq/push\,
      start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n => start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => Mem2Stream_Batch_64u_784u_U0_n_35,
      \trunc_ln1_reg_268_reg[60]_0\(60 downto 0) => Mem2Stream_Batch_64u_784u_U0_m_axi_gmem_0_ARADDR(60 downto 0)
    );
StreamingDataWidthConverter_Batch_64u_8u_98u_U0: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_StreamingDataWidthConverter_Batch_64u_8u_98u_s
     port map (
      D(27 downto 0) => numReps_c_dout(27 downto 0),
      \FSM_sequential_state_reg[0]\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_9,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_7,
      SR(0) => ap_rst_n_inv,
      StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      addr(0) => addr(0),
      \ap_CS_fsm_reg[1]_0\(0) => ap_NS_fsm_1(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[7]\(7 downto 0) => \SRL_SIG_reg[0]_0\(7 downto 0),
      \data_p1_reg[7]_0\(7 downto 0) => \SRL_SIG_reg[1]_1\(7 downto 0),
      \data_p1_reg[7]_1\ => dma2dwc_U_n_85,
      \data_p2_reg[0]\ => dma2dwc_U_n_4,
      \data_p2_reg[1]\ => dma2dwc_U_n_22,
      \data_p2_reg[2]\ => dma2dwc_U_n_23,
      \data_p2_reg[3]\ => dma2dwc_U_n_24,
      \data_p2_reg[4]\ => dma2dwc_U_n_25,
      \data_p2_reg[5]\ => dma2dwc_U_n_26,
      \data_p2_reg[6]\ => dma2dwc_U_n_27,
      \data_p2_reg[7]\ => dma2dwc_U_n_28,
      dma2dwc_empty_n => dma2dwc_empty_n,
      dma2dwc_num_data_valid(1 downto 0) => dma2dwc_num_data_valid(1 downto 0),
      \ei_fu_44_reg[55]\(47 downto 0) => ei_fu_44(55 downto 8),
      \ei_fu_44_reg[55]_0\(55 downto 0) => p_0_in(55 downto 0),
      empty_n_reg => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_8,
      full_n => full_n,
      grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID,
      \icmp_ln529_reg_207_reg[0]\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_0,
      \icmp_ln529_reg_207_reg[0]_0\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_4,
      \icmp_ln529_reg_207_reg[0]_1\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_58,
      int_task_ap_done_reg => Mem2Stream_Batch_64u_784u_U0_n_36,
      int_task_ap_done_reg_0 => control_s_axi_U_n_2,
      \mOutPtr_reg[0]\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_3,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID,
      push => push_0,
      task_ap_done => task_ap_done
    );
control_s_axi_U: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_control_s_axi
     port map (
      CO(0) => icmp_ln166_fu_134_p2,
      \FSM_onehot_rstate_reg[1]_0\ => \FSM_onehot_rstate_reg[1]\,
      \FSM_onehot_wstate_reg[1]_0\ => \FSM_onehot_wstate_reg[1]\,
      \FSM_onehot_wstate_reg[2]_0\ => \FSM_onehot_wstate_reg[2]\,
      Mem2Stream_Batch_64u_784u_U0_ap_start => Mem2Stream_Batch_64u_784u_U0_ap_start,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      auto_restart_status_reg_0 => control_s_axi_U_n_2,
      auto_restart_status_reg_1 => Mem2Stream_Batch_64u_784u_U0_n_34,
      \int_in0_V_reg[63]_0\(60 downto 0) => in0_V(63 downto 3),
      \int_isr_reg[0]_0\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_9,
      \int_isr_reg[0]_1\(0) => ap_CS_fsm_state4,
      \int_numReps_reg[31]_0\(31 downto 0) => numReps(31 downto 0),
      p_3_in(1) => p_3_in(7),
      p_3_in(0) => p_3_in(2),
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 0) => s_axi_control_AWADDR(3 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      task_ap_done => task_ap_done
    );
dma2dwc_U: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w64_d2_S
     port map (
      D(63 downto 0) => Mem2Stream_Batch_64u_784u_U0_dma2dwc_din(63 downto 0),
      E(0) => push_0,
      Q(7 downto 0) => \SRL_SIG_reg[1]_1\(7 downto 0),
      SR(0) => ap_rst_n_inv,
      \SRL_SIG_reg[0][7]\(7 downto 0) => \SRL_SIG_reg[0]_0\(7 downto 0),
      \SRL_SIG_reg[1][0]\ => dma2dwc_U_n_4,
      \SRL_SIG_reg[1][1]\ => dma2dwc_U_n_22,
      \SRL_SIG_reg[1][2]\ => dma2dwc_U_n_23,
      \SRL_SIG_reg[1][3]\ => dma2dwc_U_n_24,
      \SRL_SIG_reg[1][4]\ => dma2dwc_U_n_25,
      \SRL_SIG_reg[1][5]\ => dma2dwc_U_n_26,
      \SRL_SIG_reg[1][63]\(55 downto 0) => p_0_in(55 downto 0),
      \SRL_SIG_reg[1][6]\ => dma2dwc_U_n_27,
      \SRL_SIG_reg[1][7]\ => dma2dwc_U_n_28,
      addr(0) => addr(0),
      \addr_reg[0]_0\ => dma2dwc_U_n_85,
      ap_clk => ap_clk,
      dma2dwc_empty_n => dma2dwc_empty_n,
      dma2dwc_full_n => dma2dwc_full_n,
      \ei_fu_44_reg[47]\(47 downto 0) => ei_fu_44(55 downto 8),
      \ei_fu_44_reg[55]\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_0,
      full_n => full_n,
      grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID => grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TVALID,
      \mOutPtr_reg[0]_0\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_4,
      \mOutPtr_reg[1]_0\(1 downto 0) => dma2dwc_num_data_valid(1 downto 0),
      \mOutPtr_reg[1]_1\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_3,
      \mOutPtr_reg[2]_0\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_58
    );
gmem_m_axi_U: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_gmem_m_axi
     port map (
      D(64 downto 0) => D(64 downto 0),
      DI(0) => gmem_m_axi_U_n_75,
      Q(0) => ap_CS_fsm_state3,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[3]\ => Mem2Stream_Batch_64u_784u_U0_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      dout(63 downto 0) => gmem_0_RDATA(63 downto 0),
      \dout_reg[0]\ => \dout_reg[0]\,
      \dout_reg[60]\(60 downto 0) => Mem2Stream_Batch_64u_784u_U0_m_axi_gmem_0_ARADDR(60 downto 0),
      gmem_0_ARREADY => gmem_0_ARREADY,
      gmem_0_RVALID => gmem_0_RVALID,
      \in\(1) => ap_NS_fsm(12),
      \in\(0) => ap_NS_fsm(3),
      m_axi_gmem_ARADDR(60 downto 0) => m_axi_gmem_ARADDR(60 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      ost_ctrl_info => ost_ctrl_info,
      push => push,
      push_0 => \load_unit_0/fifo_rreq/push\,
      \raddr_reg[3]\(3 downto 0) => \out\(3 downto 0),
      ready_for_outstanding_reg => Mem2Stream_Batch_64u_784u_U0_n_99,
      s_ready_t_reg => s_ready_t_reg
    );
numReps_c_U: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_fifo_w32_d2_S
     port map (
      D(27 downto 4) => numReps_read_reg_243(27 downto 4),
      D(3 downto 0) => empty_reg_253(3 downto 0),
      Mem2Stream_Batch_64u_784u_U0_numReps_c_write => Mem2Stream_Batch_64u_784u_U0_numReps_c_write,
      Q(0) => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_7,
      SR(0) => ap_rst_n_inv,
      \SRL_SIG_reg[1][27]\(27 downto 0) => numReps_c_dout(27 downto 0),
      StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      ap_clk => ap_clk,
      \mOutPtr_reg[2]_0\(0) => ap_NS_fsm_1(1),
      numReps_c_empty_n => numReps_c_empty_n,
      numReps_c_full_n => numReps_c_full_n
    );
start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_U: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0_start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0
     port map (
      Mem2Stream_Batch_64u_784u_U0_ap_start => Mem2Stream_Batch_64u_784u_U0_ap_start,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_7,
      SR(0) => ap_rst_n_inv,
      StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_ap_start,
      ap_clk => ap_clk,
      empty_n_reg_0(0) => ap_NS_fsm_1(1),
      \mOutPtr_reg[0]_0\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_9,
      \mOutPtr_reg[0]_1\ => Mem2Stream_Batch_64u_784u_U0_n_35,
      \mOutPtr_reg[1]_0\ => StreamingDataWidthConverter_Batch_64u_8u_98u_U0_n_8,
      numReps_c_empty_n => numReps_c_empty_n,
      start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n => start_for_StreamingDataWidthConverter_Batch_64u_8u_98u_U0_full_n,
      start_once_reg => start_once_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0 is
  port (
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_TREADY : in STD_LOGIC;
    out_V_TVALID : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_idma0_0_StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0 : entity is "StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0,StreamingDataflowPartition_0_IODMA_hls_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_idma0_0_StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_idma0_0_StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0 : entity is "HLS";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0 : entity is "StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_idma0_0_StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0 : entity is "StreamingDataflowPartition_0_IODMA_hls_0,Vivado 2024.2";
  attribute hls_module : string;
  attribute hls_module of top_idma0_0_StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0 : entity is "yes";
end top_idma0_0_StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \gmem_m_axi_U/bus_read/fifo_burst/push\ : STD_LOGIC;
  signal \gmem_m_axi_U/bus_read/fifo_burst/raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gmem_m_axi_U/bus_read/ost_ctrl_info\ : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\bus_read/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15\ : label is "inst/StreamingDataflowPartition_0_IODMA_hls_0/\bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_MODE of m_axi_gmem_ARADDR : signal is "master";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_ARADDR : signal is "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 64, FREQ_HZ 50000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_MODE of out_V_TDATA : signal is "master";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TUSER_WIDTH 0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_ARADDR : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  interrupt <= \<const0>\;
  m_axi_gmem_ARADDR(63 downto 3) <= \^m_axi_gmem_araddr\(63 downto 3);
  m_axi_gmem_ARADDR(2) <= \<const0>\;
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const0>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const0>\;
  m_axi_gmem_ARCACHE(0) <= \<const0>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const0>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63) <= \<const0>\;
  m_axi_gmem_AWADDR(62) <= \<const0>\;
  m_axi_gmem_AWADDR(61) <= \<const0>\;
  m_axi_gmem_AWADDR(60) <= \<const0>\;
  m_axi_gmem_AWADDR(59) <= \<const0>\;
  m_axi_gmem_AWADDR(58) <= \<const0>\;
  m_axi_gmem_AWADDR(57) <= \<const0>\;
  m_axi_gmem_AWADDR(56) <= \<const0>\;
  m_axi_gmem_AWADDR(55) <= \<const0>\;
  m_axi_gmem_AWADDR(54) <= \<const0>\;
  m_axi_gmem_AWADDR(53) <= \<const0>\;
  m_axi_gmem_AWADDR(52) <= \<const0>\;
  m_axi_gmem_AWADDR(51) <= \<const0>\;
  m_axi_gmem_AWADDR(50) <= \<const0>\;
  m_axi_gmem_AWADDR(49) <= \<const0>\;
  m_axi_gmem_AWADDR(48) <= \<const0>\;
  m_axi_gmem_AWADDR(47) <= \<const0>\;
  m_axi_gmem_AWADDR(46) <= \<const0>\;
  m_axi_gmem_AWADDR(45) <= \<const0>\;
  m_axi_gmem_AWADDR(44) <= \<const0>\;
  m_axi_gmem_AWADDR(43) <= \<const0>\;
  m_axi_gmem_AWADDR(42) <= \<const0>\;
  m_axi_gmem_AWADDR(41) <= \<const0>\;
  m_axi_gmem_AWADDR(40) <= \<const0>\;
  m_axi_gmem_AWADDR(39) <= \<const0>\;
  m_axi_gmem_AWADDR(38) <= \<const0>\;
  m_axi_gmem_AWADDR(37) <= \<const0>\;
  m_axi_gmem_AWADDR(36) <= \<const0>\;
  m_axi_gmem_AWADDR(35) <= \<const0>\;
  m_axi_gmem_AWADDR(34) <= \<const0>\;
  m_axi_gmem_AWADDR(33) <= \<const0>\;
  m_axi_gmem_AWADDR(32) <= \<const0>\;
  m_axi_gmem_AWADDR(31) <= \<const0>\;
  m_axi_gmem_AWADDR(30) <= \<const0>\;
  m_axi_gmem_AWADDR(29) <= \<const0>\;
  m_axi_gmem_AWADDR(28) <= \<const0>\;
  m_axi_gmem_AWADDR(27) <= \<const0>\;
  m_axi_gmem_AWADDR(26) <= \<const0>\;
  m_axi_gmem_AWADDR(25) <= \<const0>\;
  m_axi_gmem_AWADDR(24) <= \<const0>\;
  m_axi_gmem_AWADDR(23) <= \<const0>\;
  m_axi_gmem_AWADDR(22) <= \<const0>\;
  m_axi_gmem_AWADDR(21) <= \<const0>\;
  m_axi_gmem_AWADDR(20) <= \<const0>\;
  m_axi_gmem_AWADDR(19) <= \<const0>\;
  m_axi_gmem_AWADDR(18) <= \<const0>\;
  m_axi_gmem_AWADDR(17) <= \<const0>\;
  m_axi_gmem_AWADDR(16) <= \<const0>\;
  m_axi_gmem_AWADDR(15) <= \<const0>\;
  m_axi_gmem_AWADDR(14) <= \<const0>\;
  m_axi_gmem_AWADDR(13) <= \<const0>\;
  m_axi_gmem_AWADDR(12) <= \<const0>\;
  m_axi_gmem_AWADDR(11) <= \<const0>\;
  m_axi_gmem_AWADDR(10) <= \<const0>\;
  m_axi_gmem_AWADDR(9) <= \<const0>\;
  m_axi_gmem_AWADDR(8) <= \<const0>\;
  m_axi_gmem_AWADDR(7) <= \<const0>\;
  m_axi_gmem_AWADDR(6) <= \<const0>\;
  m_axi_gmem_AWADDR(5) <= \<const0>\;
  m_axi_gmem_AWADDR(4) <= \<const0>\;
  m_axi_gmem_AWADDR(3) <= \<const0>\;
  m_axi_gmem_AWADDR(2) <= \<const0>\;
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const0>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const0>\;
  m_axi_gmem_AWCACHE(0) <= \<const0>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3) <= \<const0>\;
  m_axi_gmem_AWLEN(2) <= \<const0>\;
  m_axi_gmem_AWLEN(1) <= \<const0>\;
  m_axi_gmem_AWLEN(0) <= \<const0>\;
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const0>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWVALID <= \<const0>\;
  m_axi_gmem_BREADY <= \<const0>\;
  m_axi_gmem_WDATA(63) <= \<const0>\;
  m_axi_gmem_WDATA(62) <= \<const0>\;
  m_axi_gmem_WDATA(61) <= \<const0>\;
  m_axi_gmem_WDATA(60) <= \<const0>\;
  m_axi_gmem_WDATA(59) <= \<const0>\;
  m_axi_gmem_WDATA(58) <= \<const0>\;
  m_axi_gmem_WDATA(57) <= \<const0>\;
  m_axi_gmem_WDATA(56) <= \<const0>\;
  m_axi_gmem_WDATA(55) <= \<const0>\;
  m_axi_gmem_WDATA(54) <= \<const0>\;
  m_axi_gmem_WDATA(53) <= \<const0>\;
  m_axi_gmem_WDATA(52) <= \<const0>\;
  m_axi_gmem_WDATA(51) <= \<const0>\;
  m_axi_gmem_WDATA(50) <= \<const0>\;
  m_axi_gmem_WDATA(49) <= \<const0>\;
  m_axi_gmem_WDATA(48) <= \<const0>\;
  m_axi_gmem_WDATA(47) <= \<const0>\;
  m_axi_gmem_WDATA(46) <= \<const0>\;
  m_axi_gmem_WDATA(45) <= \<const0>\;
  m_axi_gmem_WDATA(44) <= \<const0>\;
  m_axi_gmem_WDATA(43) <= \<const0>\;
  m_axi_gmem_WDATA(42) <= \<const0>\;
  m_axi_gmem_WDATA(41) <= \<const0>\;
  m_axi_gmem_WDATA(40) <= \<const0>\;
  m_axi_gmem_WDATA(39) <= \<const0>\;
  m_axi_gmem_WDATA(38) <= \<const0>\;
  m_axi_gmem_WDATA(37) <= \<const0>\;
  m_axi_gmem_WDATA(36) <= \<const0>\;
  m_axi_gmem_WDATA(35) <= \<const0>\;
  m_axi_gmem_WDATA(34) <= \<const0>\;
  m_axi_gmem_WDATA(33) <= \<const0>\;
  m_axi_gmem_WDATA(32) <= \<const0>\;
  m_axi_gmem_WDATA(31) <= \<const0>\;
  m_axi_gmem_WDATA(30) <= \<const0>\;
  m_axi_gmem_WDATA(29) <= \<const0>\;
  m_axi_gmem_WDATA(28) <= \<const0>\;
  m_axi_gmem_WDATA(27) <= \<const0>\;
  m_axi_gmem_WDATA(26) <= \<const0>\;
  m_axi_gmem_WDATA(25) <= \<const0>\;
  m_axi_gmem_WDATA(24) <= \<const0>\;
  m_axi_gmem_WDATA(23) <= \<const0>\;
  m_axi_gmem_WDATA(22) <= \<const0>\;
  m_axi_gmem_WDATA(21) <= \<const0>\;
  m_axi_gmem_WDATA(20) <= \<const0>\;
  m_axi_gmem_WDATA(19) <= \<const0>\;
  m_axi_gmem_WDATA(18) <= \<const0>\;
  m_axi_gmem_WDATA(17) <= \<const0>\;
  m_axi_gmem_WDATA(16) <= \<const0>\;
  m_axi_gmem_WDATA(15) <= \<const0>\;
  m_axi_gmem_WDATA(14) <= \<const0>\;
  m_axi_gmem_WDATA(13) <= \<const0>\;
  m_axi_gmem_WDATA(12) <= \<const0>\;
  m_axi_gmem_WDATA(11) <= \<const0>\;
  m_axi_gmem_WDATA(10) <= \<const0>\;
  m_axi_gmem_WDATA(9) <= \<const0>\;
  m_axi_gmem_WDATA(8) <= \<const0>\;
  m_axi_gmem_WDATA(7) <= \<const0>\;
  m_axi_gmem_WDATA(6) <= \<const0>\;
  m_axi_gmem_WDATA(5) <= \<const0>\;
  m_axi_gmem_WDATA(4) <= \<const0>\;
  m_axi_gmem_WDATA(3) <= \<const0>\;
  m_axi_gmem_WDATA(2) <= \<const0>\;
  m_axi_gmem_WDATA(1) <= \<const0>\;
  m_axi_gmem_WDATA(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WLAST <= \<const0>\;
  m_axi_gmem_WSTRB(7) <= \<const0>\;
  m_axi_gmem_WSTRB(6) <= \<const0>\;
  m_axi_gmem_WSTRB(5) <= \<const0>\;
  m_axi_gmem_WSTRB(4) <= \<const0>\;
  m_axi_gmem_WSTRB(3) <= \<const0>\;
  m_axi_gmem_WSTRB(2) <= \<const0>\;
  m_axi_gmem_WSTRB(1) <= \<const0>\;
  m_axi_gmem_WSTRB(0) <= \<const0>\;
  m_axi_gmem_WVALID <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \gmem_m_axi_U/bus_read/fifo_burst/raddr_reg\(0),
      A1 => \gmem_m_axi_U/bus_read/fifo_burst/raddr_reg\(1),
      A2 => \gmem_m_axi_U/bus_read/fifo_burst/raddr_reg\(2),
      A3 => \gmem_m_axi_U/bus_read/fifo_burst/raddr_reg\(3),
      CE => \gmem_m_axi_U/bus_read/fifo_burst/push\,
      CLK => ap_clk,
      D => \gmem_m_axi_U/bus_read/ost_ctrl_info\,
      Q => \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_0\
    );
inst: entity work.top_idma0_0_StreamingDataflowPartition_0_IODMA_hls_0
     port map (
      D(64) => m_axi_gmem_RLAST,
      D(63 downto 0) => m_axi_gmem_RDATA(63 downto 0),
      \FSM_onehot_rstate_reg[1]\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]\ => s_axi_control_WREADY,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg\ => m_axi_gmem_ARVALID,
      \dout_reg[0]\ => \bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15_n_0\,
      m_axi_gmem_ARADDR(60 downto 0) => \^m_axi_gmem_araddr\(63 downto 3),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      ost_ctrl_info => \gmem_m_axi_U/bus_read/ost_ctrl_info\,
      \out\(3 downto 0) => \gmem_m_axi_U/bus_read/fifo_burst/raddr_reg\(3 downto 0),
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID,
      push => \gmem_m_axi_U/bus_read/fifo_burst/push\,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 0) => s_axi_control_AWADDR(5 downto 2),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      s_ready_t_reg => m_axi_gmem_RREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0_StreamingDataflowPartition_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_arready : in STD_LOGIC;
    m_axi_gmem0_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_arvalid : out STD_LOGIC;
    m_axi_gmem0_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_awready : in STD_LOGIC;
    m_axi_gmem0_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_awvalid : out STD_LOGIC;
    m_axi_gmem0_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_bready : out STD_LOGIC;
    m_axi_gmem0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_bvalid : in STD_LOGIC;
    m_axi_gmem0_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_rlast : in STD_LOGIC;
    m_axi_gmem0_rready : out STD_LOGIC;
    m_axi_gmem0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_rvalid : in STD_LOGIC;
    m_axi_gmem0_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_wlast : out STD_LOGIC;
    m_axi_gmem0_wready : in STD_LOGIC;
    m_axi_gmem0_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_wvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    s_axi_control_0_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_0_arready : out STD_LOGIC;
    s_axi_control_0_arvalid : in STD_LOGIC;
    s_axi_control_0_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_0_awready : out STD_LOGIC;
    s_axi_control_0_awvalid : in STD_LOGIC;
    s_axi_control_0_bready : in STD_LOGIC;
    s_axi_control_0_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_0_bvalid : out STD_LOGIC;
    s_axi_control_0_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_0_rready : in STD_LOGIC;
    s_axi_control_0_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_0_rvalid : out STD_LOGIC;
    s_axi_control_0_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_0_wready : out STD_LOGIC;
    s_axi_control_0_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_0_wvalid : in STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of top_idma0_0_StreamingDataflowPartition_0 : entity is "StreamingDataflowPartition_0.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_idma0_0_StreamingDataflowPartition_0 : entity is "StreamingDataflowPartition_0";
end top_idma0_0_StreamingDataflowPartition_0;

architecture STRUCTURE of top_idma0_0_StreamingDataflowPartition_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal \^m_axi_gmem0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_0_IODMA_hls_0_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_0_IODMA_hls_0 : label is "StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0,StreamingDataflowPartition_0_IODMA_hls_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_0_IODMA_hls_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_0_IODMA_hls_0 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_0_IODMA_hls_0 : label is "StreamingDataflowPartition_0_IODMA_hls_0,Vivado 2024.2";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 CLK.AP_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME CLK.AP_CLK, ASSOCIATED_BUSIF s_axi_control_0:m_axi_gmem0:m_axis_0, ASSOCIATED_RESET ap_rst_n, CLK_DOMAIN StreamingDataflowPartition_0_ap_clk_0, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.AP_RST_N RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME RST.AP_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rlast : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_INFO of s_axi_control_0_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_0_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_0_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_0_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_0_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_0_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_0_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_0_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_0_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_0_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of m_axi_gmem0_araddr : signal is "Master";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem0_araddr : signal is "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 64, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN StreamingDataflowPartition_0_ap_clk_0, DATA_WIDTH 64, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 1, HAS_REGION 1, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 1, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arburst : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arcache : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arlen : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arlock : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arprot : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arqos : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arregion : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arsize : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awcache : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awlock : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awqos : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awregion : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_bid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_MODE of m_axis_0_tdata : signal is "Master";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, CLK_DOMAIN StreamingDataflowPartition_0_ap_clk_0, FREQ_HZ 50000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of s_axi_control_0_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_0_araddr : signal is "Slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_0_araddr : signal is "XIL_INTERFACENAME s_axi_control_0, ADDR_WIDTH 16, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN StreamingDataflowPartition_0_ap_clk_0, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 0, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 1, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of s_axi_control_0_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_0_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_0_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_0_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_0_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_0_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 WSTRB";
begin
  m_axi_gmem0_araddr(63 downto 3) <= \^m_axi_gmem0_araddr\(63 downto 3);
  m_axi_gmem0_araddr(2) <= \<const0>\;
  m_axi_gmem0_araddr(1) <= \<const0>\;
  m_axi_gmem0_araddr(0) <= \<const0>\;
  m_axi_gmem0_arburst(1) <= \<const0>\;
  m_axi_gmem0_arburst(0) <= \<const0>\;
  m_axi_gmem0_arcache(3) <= \<const0>\;
  m_axi_gmem0_arcache(2) <= \<const0>\;
  m_axi_gmem0_arcache(1) <= \<const0>\;
  m_axi_gmem0_arcache(0) <= \<const0>\;
  m_axi_gmem0_arid(0) <= \<const0>\;
  m_axi_gmem0_arlen(7) <= \<const0>\;
  m_axi_gmem0_arlen(6) <= \<const0>\;
  m_axi_gmem0_arlen(5) <= \<const0>\;
  m_axi_gmem0_arlen(4) <= \<const0>\;
  m_axi_gmem0_arlen(3 downto 0) <= \^m_axi_gmem0_arlen\(3 downto 0);
  m_axi_gmem0_arlock(1) <= \<const0>\;
  m_axi_gmem0_arlock(0) <= \<const0>\;
  m_axi_gmem0_arprot(2) <= \<const0>\;
  m_axi_gmem0_arprot(1) <= \<const0>\;
  m_axi_gmem0_arprot(0) <= \<const0>\;
  m_axi_gmem0_arqos(3) <= \<const0>\;
  m_axi_gmem0_arqos(2) <= \<const0>\;
  m_axi_gmem0_arqos(1) <= \<const0>\;
  m_axi_gmem0_arqos(0) <= \<const0>\;
  m_axi_gmem0_arregion(3) <= \<const0>\;
  m_axi_gmem0_arregion(2) <= \<const0>\;
  m_axi_gmem0_arregion(1) <= \<const0>\;
  m_axi_gmem0_arregion(0) <= \<const0>\;
  m_axi_gmem0_arsize(2) <= \<const0>\;
  m_axi_gmem0_arsize(1) <= \<const0>\;
  m_axi_gmem0_arsize(0) <= \<const0>\;
  m_axi_gmem0_awaddr(63) <= \<const0>\;
  m_axi_gmem0_awaddr(62) <= \<const0>\;
  m_axi_gmem0_awaddr(61) <= \<const0>\;
  m_axi_gmem0_awaddr(60) <= \<const0>\;
  m_axi_gmem0_awaddr(59) <= \<const0>\;
  m_axi_gmem0_awaddr(58) <= \<const0>\;
  m_axi_gmem0_awaddr(57) <= \<const0>\;
  m_axi_gmem0_awaddr(56) <= \<const0>\;
  m_axi_gmem0_awaddr(55) <= \<const0>\;
  m_axi_gmem0_awaddr(54) <= \<const0>\;
  m_axi_gmem0_awaddr(53) <= \<const0>\;
  m_axi_gmem0_awaddr(52) <= \<const0>\;
  m_axi_gmem0_awaddr(51) <= \<const0>\;
  m_axi_gmem0_awaddr(50) <= \<const0>\;
  m_axi_gmem0_awaddr(49) <= \<const0>\;
  m_axi_gmem0_awaddr(48) <= \<const0>\;
  m_axi_gmem0_awaddr(47) <= \<const0>\;
  m_axi_gmem0_awaddr(46) <= \<const0>\;
  m_axi_gmem0_awaddr(45) <= \<const0>\;
  m_axi_gmem0_awaddr(44) <= \<const0>\;
  m_axi_gmem0_awaddr(43) <= \<const0>\;
  m_axi_gmem0_awaddr(42) <= \<const0>\;
  m_axi_gmem0_awaddr(41) <= \<const0>\;
  m_axi_gmem0_awaddr(40) <= \<const0>\;
  m_axi_gmem0_awaddr(39) <= \<const0>\;
  m_axi_gmem0_awaddr(38) <= \<const0>\;
  m_axi_gmem0_awaddr(37) <= \<const0>\;
  m_axi_gmem0_awaddr(36) <= \<const0>\;
  m_axi_gmem0_awaddr(35) <= \<const0>\;
  m_axi_gmem0_awaddr(34) <= \<const0>\;
  m_axi_gmem0_awaddr(33) <= \<const0>\;
  m_axi_gmem0_awaddr(32) <= \<const0>\;
  m_axi_gmem0_awaddr(31) <= \<const0>\;
  m_axi_gmem0_awaddr(30) <= \<const0>\;
  m_axi_gmem0_awaddr(29) <= \<const0>\;
  m_axi_gmem0_awaddr(28) <= \<const0>\;
  m_axi_gmem0_awaddr(27) <= \<const0>\;
  m_axi_gmem0_awaddr(26) <= \<const0>\;
  m_axi_gmem0_awaddr(25) <= \<const0>\;
  m_axi_gmem0_awaddr(24) <= \<const0>\;
  m_axi_gmem0_awaddr(23) <= \<const0>\;
  m_axi_gmem0_awaddr(22) <= \<const0>\;
  m_axi_gmem0_awaddr(21) <= \<const0>\;
  m_axi_gmem0_awaddr(20) <= \<const0>\;
  m_axi_gmem0_awaddr(19) <= \<const0>\;
  m_axi_gmem0_awaddr(18) <= \<const0>\;
  m_axi_gmem0_awaddr(17) <= \<const0>\;
  m_axi_gmem0_awaddr(16) <= \<const0>\;
  m_axi_gmem0_awaddr(15) <= \<const0>\;
  m_axi_gmem0_awaddr(14) <= \<const0>\;
  m_axi_gmem0_awaddr(13) <= \<const0>\;
  m_axi_gmem0_awaddr(12) <= \<const0>\;
  m_axi_gmem0_awaddr(11) <= \<const0>\;
  m_axi_gmem0_awaddr(10) <= \<const0>\;
  m_axi_gmem0_awaddr(9) <= \<const0>\;
  m_axi_gmem0_awaddr(8) <= \<const0>\;
  m_axi_gmem0_awaddr(7) <= \<const0>\;
  m_axi_gmem0_awaddr(6) <= \<const0>\;
  m_axi_gmem0_awaddr(5) <= \<const0>\;
  m_axi_gmem0_awaddr(4) <= \<const0>\;
  m_axi_gmem0_awaddr(3) <= \<const0>\;
  m_axi_gmem0_awaddr(2) <= \<const0>\;
  m_axi_gmem0_awaddr(1) <= \<const0>\;
  m_axi_gmem0_awaddr(0) <= \<const0>\;
  m_axi_gmem0_awburst(1) <= \<const0>\;
  m_axi_gmem0_awburst(0) <= \<const0>\;
  m_axi_gmem0_awcache(3) <= \<const0>\;
  m_axi_gmem0_awcache(2) <= \<const0>\;
  m_axi_gmem0_awcache(1) <= \<const0>\;
  m_axi_gmem0_awcache(0) <= \<const0>\;
  m_axi_gmem0_awid(0) <= \<const0>\;
  m_axi_gmem0_awlen(7) <= \<const0>\;
  m_axi_gmem0_awlen(6) <= \<const0>\;
  m_axi_gmem0_awlen(5) <= \<const0>\;
  m_axi_gmem0_awlen(4) <= \<const0>\;
  m_axi_gmem0_awlen(3) <= \<const0>\;
  m_axi_gmem0_awlen(2) <= \<const0>\;
  m_axi_gmem0_awlen(1) <= \<const0>\;
  m_axi_gmem0_awlen(0) <= \<const0>\;
  m_axi_gmem0_awlock(1) <= \<const0>\;
  m_axi_gmem0_awlock(0) <= \<const0>\;
  m_axi_gmem0_awprot(2) <= \<const0>\;
  m_axi_gmem0_awprot(1) <= \<const0>\;
  m_axi_gmem0_awprot(0) <= \<const0>\;
  m_axi_gmem0_awqos(3) <= \<const0>\;
  m_axi_gmem0_awqos(2) <= \<const0>\;
  m_axi_gmem0_awqos(1) <= \<const0>\;
  m_axi_gmem0_awqos(0) <= \<const0>\;
  m_axi_gmem0_awregion(3) <= \<const0>\;
  m_axi_gmem0_awregion(2) <= \<const0>\;
  m_axi_gmem0_awregion(1) <= \<const0>\;
  m_axi_gmem0_awregion(0) <= \<const0>\;
  m_axi_gmem0_awsize(2) <= \<const0>\;
  m_axi_gmem0_awsize(1) <= \<const0>\;
  m_axi_gmem0_awsize(0) <= \<const0>\;
  m_axi_gmem0_awvalid <= \<const0>\;
  m_axi_gmem0_bready <= \<const0>\;
  m_axi_gmem0_wdata(63) <= \<const0>\;
  m_axi_gmem0_wdata(62) <= \<const0>\;
  m_axi_gmem0_wdata(61) <= \<const0>\;
  m_axi_gmem0_wdata(60) <= \<const0>\;
  m_axi_gmem0_wdata(59) <= \<const0>\;
  m_axi_gmem0_wdata(58) <= \<const0>\;
  m_axi_gmem0_wdata(57) <= \<const0>\;
  m_axi_gmem0_wdata(56) <= \<const0>\;
  m_axi_gmem0_wdata(55) <= \<const0>\;
  m_axi_gmem0_wdata(54) <= \<const0>\;
  m_axi_gmem0_wdata(53) <= \<const0>\;
  m_axi_gmem0_wdata(52) <= \<const0>\;
  m_axi_gmem0_wdata(51) <= \<const0>\;
  m_axi_gmem0_wdata(50) <= \<const0>\;
  m_axi_gmem0_wdata(49) <= \<const0>\;
  m_axi_gmem0_wdata(48) <= \<const0>\;
  m_axi_gmem0_wdata(47) <= \<const0>\;
  m_axi_gmem0_wdata(46) <= \<const0>\;
  m_axi_gmem0_wdata(45) <= \<const0>\;
  m_axi_gmem0_wdata(44) <= \<const0>\;
  m_axi_gmem0_wdata(43) <= \<const0>\;
  m_axi_gmem0_wdata(42) <= \<const0>\;
  m_axi_gmem0_wdata(41) <= \<const0>\;
  m_axi_gmem0_wdata(40) <= \<const0>\;
  m_axi_gmem0_wdata(39) <= \<const0>\;
  m_axi_gmem0_wdata(38) <= \<const0>\;
  m_axi_gmem0_wdata(37) <= \<const0>\;
  m_axi_gmem0_wdata(36) <= \<const0>\;
  m_axi_gmem0_wdata(35) <= \<const0>\;
  m_axi_gmem0_wdata(34) <= \<const0>\;
  m_axi_gmem0_wdata(33) <= \<const0>\;
  m_axi_gmem0_wdata(32) <= \<const0>\;
  m_axi_gmem0_wdata(31) <= \<const0>\;
  m_axi_gmem0_wdata(30) <= \<const0>\;
  m_axi_gmem0_wdata(29) <= \<const0>\;
  m_axi_gmem0_wdata(28) <= \<const0>\;
  m_axi_gmem0_wdata(27) <= \<const0>\;
  m_axi_gmem0_wdata(26) <= \<const0>\;
  m_axi_gmem0_wdata(25) <= \<const0>\;
  m_axi_gmem0_wdata(24) <= \<const0>\;
  m_axi_gmem0_wdata(23) <= \<const0>\;
  m_axi_gmem0_wdata(22) <= \<const0>\;
  m_axi_gmem0_wdata(21) <= \<const0>\;
  m_axi_gmem0_wdata(20) <= \<const0>\;
  m_axi_gmem0_wdata(19) <= \<const0>\;
  m_axi_gmem0_wdata(18) <= \<const0>\;
  m_axi_gmem0_wdata(17) <= \<const0>\;
  m_axi_gmem0_wdata(16) <= \<const0>\;
  m_axi_gmem0_wdata(15) <= \<const0>\;
  m_axi_gmem0_wdata(14) <= \<const0>\;
  m_axi_gmem0_wdata(13) <= \<const0>\;
  m_axi_gmem0_wdata(12) <= \<const0>\;
  m_axi_gmem0_wdata(11) <= \<const0>\;
  m_axi_gmem0_wdata(10) <= \<const0>\;
  m_axi_gmem0_wdata(9) <= \<const0>\;
  m_axi_gmem0_wdata(8) <= \<const0>\;
  m_axi_gmem0_wdata(7) <= \<const0>\;
  m_axi_gmem0_wdata(6) <= \<const0>\;
  m_axi_gmem0_wdata(5) <= \<const0>\;
  m_axi_gmem0_wdata(4) <= \<const0>\;
  m_axi_gmem0_wdata(3) <= \<const0>\;
  m_axi_gmem0_wdata(2) <= \<const0>\;
  m_axi_gmem0_wdata(1) <= \<const0>\;
  m_axi_gmem0_wdata(0) <= \<const0>\;
  m_axi_gmem0_wid(0) <= \<const0>\;
  m_axi_gmem0_wlast <= \<const0>\;
  m_axi_gmem0_wstrb(7) <= \<const0>\;
  m_axi_gmem0_wstrb(6) <= \<const0>\;
  m_axi_gmem0_wstrb(5) <= \<const0>\;
  m_axi_gmem0_wstrb(4) <= \<const0>\;
  m_axi_gmem0_wstrb(3) <= \<const0>\;
  m_axi_gmem0_wstrb(2) <= \<const0>\;
  m_axi_gmem0_wstrb(1) <= \<const0>\;
  m_axi_gmem0_wstrb(0) <= \<const0>\;
  m_axi_gmem0_wvalid <= \<const0>\;
  s_axi_control_0_bresp(1) <= \<const0>\;
  s_axi_control_0_bresp(0) <= \<const0>\;
  s_axi_control_0_rresp(1) <= \<const0>\;
  s_axi_control_0_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
StreamingDataflowPartition_0_IODMA_hls_0: entity work.top_idma0_0_StreamingDataflowPartition_0_StreamingDataflowPartition_0_IODMA_hls_0_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => NLW_StreamingDataflowPartition_0_IODMA_hls_0_interrupt_UNCONNECTED,
      m_axi_gmem_ARADDR(63 downto 3) => \^m_axi_gmem0_araddr\(63 downto 3),
      m_axi_gmem_ARADDR(2 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARADDR_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARBURST(1 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARCACHE(3 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARID(0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARID_UNCONNECTED(0),
      m_axi_gmem_ARLEN(7 downto 4) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem0_arlen\(3 downto 0),
      m_axi_gmem_ARLOCK(1 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARPROT(2 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARQOS(3 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem0_arready,
      m_axi_gmem_ARREGION(3 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARSIZE(2 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARVALID => m_axi_gmem0_arvalid,
      m_axi_gmem_AWADDR(63 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem_AWBURST(1 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWCACHE(3 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWID(0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWID_UNCONNECTED(0),
      m_axi_gmem_AWLEN(7 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem_AWLOCK(1 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWPROT(2 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWQOS(3 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWREADY => '0',
      m_axi_gmem_AWREGION(3 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWSIZE(2 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWVALID => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_AWVALID_UNCONNECTED,
      m_axi_gmem_BID(0) => '0',
      m_axi_gmem_BREADY => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_BREADY_UNCONNECTED,
      m_axi_gmem_BRESP(1 downto 0) => B"00",
      m_axi_gmem_BVALID => '0',
      m_axi_gmem_RDATA(63 downto 0) => m_axi_gmem0_rdata(63 downto 0),
      m_axi_gmem_RID(0) => '0',
      m_axi_gmem_RLAST => m_axi_gmem0_rlast,
      m_axi_gmem_RREADY => m_axi_gmem0_rready,
      m_axi_gmem_RRESP(1 downto 0) => B"00",
      m_axi_gmem_RVALID => m_axi_gmem0_rvalid,
      m_axi_gmem_WDATA(63 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_WDATA_UNCONNECTED(63 downto 0),
      m_axi_gmem_WID(0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_WID_UNCONNECTED(0),
      m_axi_gmem_WLAST => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_WLAST_UNCONNECTED,
      m_axi_gmem_WREADY => '0',
      m_axi_gmem_WSTRB(7 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_WSTRB_UNCONNECTED(7 downto 0),
      m_axi_gmem_WVALID => NLW_StreamingDataflowPartition_0_IODMA_hls_0_m_axi_gmem_WVALID_UNCONNECTED,
      out_V_TDATA(7 downto 0) => m_axis_0_tdata(7 downto 0),
      out_V_TREADY => m_axis_0_tready,
      out_V_TVALID => m_axis_0_tvalid,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_0_araddr(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_0_arready,
      s_axi_control_ARVALID => s_axi_control_0_arvalid,
      s_axi_control_AWADDR(5 downto 2) => s_axi_control_0_awaddr(5 downto 2),
      s_axi_control_AWADDR(1 downto 0) => B"00",
      s_axi_control_AWREADY => s_axi_control_0_awready,
      s_axi_control_AWVALID => s_axi_control_0_awvalid,
      s_axi_control_BREADY => s_axi_control_0_bready,
      s_axi_control_BRESP(1 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_0_bvalid,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_0_rdata(31 downto 0),
      s_axi_control_RREADY => s_axi_control_0_rready,
      s_axi_control_RRESP(1 downto 0) => NLW_StreamingDataflowPartition_0_IODMA_hls_0_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_0_rvalid,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_0_wdata(31 downto 0),
      s_axi_control_WREADY => s_axi_control_0_wready,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_0_wstrb(3 downto 0),
      s_axi_control_WVALID => s_axi_control_0_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_idma0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_arready : in STD_LOGIC;
    m_axi_gmem0_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_arvalid : out STD_LOGIC;
    m_axi_gmem0_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_awready : in STD_LOGIC;
    m_axi_gmem0_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_awvalid : out STD_LOGIC;
    m_axi_gmem0_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_bready : out STD_LOGIC;
    m_axi_gmem0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_bvalid : in STD_LOGIC;
    m_axi_gmem0_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_rlast : in STD_LOGIC;
    m_axi_gmem0_rready : out STD_LOGIC;
    m_axi_gmem0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_rvalid : in STD_LOGIC;
    m_axi_gmem0_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_wlast : out STD_LOGIC;
    m_axi_gmem0_wready : in STD_LOGIC;
    m_axi_gmem0_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_wvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    s_axi_control_0_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_0_arready : out STD_LOGIC;
    s_axi_control_0_arvalid : in STD_LOGIC;
    s_axi_control_0_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_0_awready : out STD_LOGIC;
    s_axi_control_0_awvalid : in STD_LOGIC;
    s_axi_control_0_bready : in STD_LOGIC;
    s_axi_control_0_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_0_bvalid : out STD_LOGIC;
    s_axi_control_0_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_0_rready : in STD_LOGIC;
    s_axi_control_0_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_0_rvalid : out STD_LOGIC;
    s_axi_control_0_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_0_wready : out STD_LOGIC;
    s_axi_control_0_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_0_wvalid : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of top_idma0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_idma0_0 : entity is "top_idma0_0,StreamingDataflowPartition_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_idma0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_idma0_0 : entity is "IPI";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_idma0_0 : entity is "StreamingDataflowPartition_0,Vivado 2024.2";
end top_idma0_0;

architecture STRUCTURE of top_idma0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal \^m_axi_gmem0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem0_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem0_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem0_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem0_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem0_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem0_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem0_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem0_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem0_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem0_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_gmem0_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem0_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_gmem0_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem0_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem0_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem0_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_gmem0_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_s_axi_control_0_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_0_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "StreamingDataflowPartition_0.hwdef";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 CLK.AP_CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME CLK.AP_CLK, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, ASSOCIATED_BUSIF s_axi_control_0:m_axi_gmem0:m_axis_0, ASSOCIATED_RESET ap_rst_n, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.AP_RST_N RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME RST.AP_RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rlast : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_INFO of s_axi_control_0_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_0_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_0_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_0_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_0_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_0_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_0_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_0_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_0_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_0_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR";
  attribute X_INTERFACE_MODE of m_axi_gmem0_araddr : signal is "master";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem0_araddr : signal is "XIL_INTERFACENAME m_axi_gmem0, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arburst : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arcache : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arlen : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arlock : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arprot : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arqos : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arregion : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_arsize : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awcache : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awlock : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awqos : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awregion : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_bid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wid : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_MODE of m_axis_0_tdata : signal is "master";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 50000000, PHASE 0.0, LAYERED_METADATA undef, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_0_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_0_araddr : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_0_araddr : signal is "XIL_INTERFACENAME s_axi_control_0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_0_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_0_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_0_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_0_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_0_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_0_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_0 WSTRB";
begin
  m_axi_gmem0_araddr(63 downto 3) <= \^m_axi_gmem0_araddr\(63 downto 3);
  m_axi_gmem0_araddr(2) <= \<const0>\;
  m_axi_gmem0_araddr(1) <= \<const0>\;
  m_axi_gmem0_araddr(0) <= \<const0>\;
  m_axi_gmem0_arburst(1) <= \<const0>\;
  m_axi_gmem0_arburst(0) <= \<const1>\;
  m_axi_gmem0_arcache(3) <= \<const0>\;
  m_axi_gmem0_arcache(2) <= \<const0>\;
  m_axi_gmem0_arcache(1) <= \<const1>\;
  m_axi_gmem0_arcache(0) <= \<const1>\;
  m_axi_gmem0_arid(0) <= \<const0>\;
  m_axi_gmem0_arlen(7) <= \<const0>\;
  m_axi_gmem0_arlen(6) <= \<const0>\;
  m_axi_gmem0_arlen(5) <= \<const0>\;
  m_axi_gmem0_arlen(4) <= \<const0>\;
  m_axi_gmem0_arlen(3 downto 0) <= \^m_axi_gmem0_arlen\(3 downto 0);
  m_axi_gmem0_arlock(1) <= \<const0>\;
  m_axi_gmem0_arlock(0) <= \<const0>\;
  m_axi_gmem0_arprot(2) <= \<const0>\;
  m_axi_gmem0_arprot(1) <= \<const0>\;
  m_axi_gmem0_arprot(0) <= \<const0>\;
  m_axi_gmem0_arqos(3) <= \<const0>\;
  m_axi_gmem0_arqos(2) <= \<const0>\;
  m_axi_gmem0_arqos(1) <= \<const0>\;
  m_axi_gmem0_arqos(0) <= \<const0>\;
  m_axi_gmem0_arregion(3) <= \<const0>\;
  m_axi_gmem0_arregion(2) <= \<const0>\;
  m_axi_gmem0_arregion(1) <= \<const0>\;
  m_axi_gmem0_arregion(0) <= \<const0>\;
  m_axi_gmem0_arsize(2) <= \<const0>\;
  m_axi_gmem0_arsize(1) <= \<const1>\;
  m_axi_gmem0_arsize(0) <= \<const1>\;
  m_axi_gmem0_awaddr(63) <= \<const0>\;
  m_axi_gmem0_awaddr(62) <= \<const0>\;
  m_axi_gmem0_awaddr(61) <= \<const0>\;
  m_axi_gmem0_awaddr(60) <= \<const0>\;
  m_axi_gmem0_awaddr(59) <= \<const0>\;
  m_axi_gmem0_awaddr(58) <= \<const0>\;
  m_axi_gmem0_awaddr(57) <= \<const0>\;
  m_axi_gmem0_awaddr(56) <= \<const0>\;
  m_axi_gmem0_awaddr(55) <= \<const0>\;
  m_axi_gmem0_awaddr(54) <= \<const0>\;
  m_axi_gmem0_awaddr(53) <= \<const0>\;
  m_axi_gmem0_awaddr(52) <= \<const0>\;
  m_axi_gmem0_awaddr(51) <= \<const0>\;
  m_axi_gmem0_awaddr(50) <= \<const0>\;
  m_axi_gmem0_awaddr(49) <= \<const0>\;
  m_axi_gmem0_awaddr(48) <= \<const0>\;
  m_axi_gmem0_awaddr(47) <= \<const0>\;
  m_axi_gmem0_awaddr(46) <= \<const0>\;
  m_axi_gmem0_awaddr(45) <= \<const0>\;
  m_axi_gmem0_awaddr(44) <= \<const0>\;
  m_axi_gmem0_awaddr(43) <= \<const0>\;
  m_axi_gmem0_awaddr(42) <= \<const0>\;
  m_axi_gmem0_awaddr(41) <= \<const0>\;
  m_axi_gmem0_awaddr(40) <= \<const0>\;
  m_axi_gmem0_awaddr(39) <= \<const0>\;
  m_axi_gmem0_awaddr(38) <= \<const0>\;
  m_axi_gmem0_awaddr(37) <= \<const0>\;
  m_axi_gmem0_awaddr(36) <= \<const0>\;
  m_axi_gmem0_awaddr(35) <= \<const0>\;
  m_axi_gmem0_awaddr(34) <= \<const0>\;
  m_axi_gmem0_awaddr(33) <= \<const0>\;
  m_axi_gmem0_awaddr(32) <= \<const0>\;
  m_axi_gmem0_awaddr(31) <= \<const0>\;
  m_axi_gmem0_awaddr(30) <= \<const0>\;
  m_axi_gmem0_awaddr(29) <= \<const0>\;
  m_axi_gmem0_awaddr(28) <= \<const0>\;
  m_axi_gmem0_awaddr(27) <= \<const0>\;
  m_axi_gmem0_awaddr(26) <= \<const0>\;
  m_axi_gmem0_awaddr(25) <= \<const0>\;
  m_axi_gmem0_awaddr(24) <= \<const0>\;
  m_axi_gmem0_awaddr(23) <= \<const0>\;
  m_axi_gmem0_awaddr(22) <= \<const0>\;
  m_axi_gmem0_awaddr(21) <= \<const0>\;
  m_axi_gmem0_awaddr(20) <= \<const0>\;
  m_axi_gmem0_awaddr(19) <= \<const0>\;
  m_axi_gmem0_awaddr(18) <= \<const0>\;
  m_axi_gmem0_awaddr(17) <= \<const0>\;
  m_axi_gmem0_awaddr(16) <= \<const0>\;
  m_axi_gmem0_awaddr(15) <= \<const0>\;
  m_axi_gmem0_awaddr(14) <= \<const0>\;
  m_axi_gmem0_awaddr(13) <= \<const0>\;
  m_axi_gmem0_awaddr(12) <= \<const0>\;
  m_axi_gmem0_awaddr(11) <= \<const0>\;
  m_axi_gmem0_awaddr(10) <= \<const0>\;
  m_axi_gmem0_awaddr(9) <= \<const0>\;
  m_axi_gmem0_awaddr(8) <= \<const0>\;
  m_axi_gmem0_awaddr(7) <= \<const0>\;
  m_axi_gmem0_awaddr(6) <= \<const0>\;
  m_axi_gmem0_awaddr(5) <= \<const0>\;
  m_axi_gmem0_awaddr(4) <= \<const0>\;
  m_axi_gmem0_awaddr(3) <= \<const0>\;
  m_axi_gmem0_awaddr(2) <= \<const0>\;
  m_axi_gmem0_awaddr(1) <= \<const0>\;
  m_axi_gmem0_awaddr(0) <= \<const0>\;
  m_axi_gmem0_awburst(1) <= \<const0>\;
  m_axi_gmem0_awburst(0) <= \<const0>\;
  m_axi_gmem0_awcache(3) <= \<const0>\;
  m_axi_gmem0_awcache(2) <= \<const0>\;
  m_axi_gmem0_awcache(1) <= \<const0>\;
  m_axi_gmem0_awcache(0) <= \<const0>\;
  m_axi_gmem0_awid(0) <= \<const0>\;
  m_axi_gmem0_awlen(7) <= \<const0>\;
  m_axi_gmem0_awlen(6) <= \<const0>\;
  m_axi_gmem0_awlen(5) <= \<const0>\;
  m_axi_gmem0_awlen(4) <= \<const0>\;
  m_axi_gmem0_awlen(3) <= \<const0>\;
  m_axi_gmem0_awlen(2) <= \<const0>\;
  m_axi_gmem0_awlen(1) <= \<const0>\;
  m_axi_gmem0_awlen(0) <= \<const0>\;
  m_axi_gmem0_awlock(1) <= \<const0>\;
  m_axi_gmem0_awlock(0) <= \<const0>\;
  m_axi_gmem0_awprot(2) <= \<const0>\;
  m_axi_gmem0_awprot(1) <= \<const0>\;
  m_axi_gmem0_awprot(0) <= \<const0>\;
  m_axi_gmem0_awqos(3) <= \<const0>\;
  m_axi_gmem0_awqos(2) <= \<const0>\;
  m_axi_gmem0_awqos(1) <= \<const0>\;
  m_axi_gmem0_awqos(0) <= \<const0>\;
  m_axi_gmem0_awregion(3) <= \<const0>\;
  m_axi_gmem0_awregion(2) <= \<const0>\;
  m_axi_gmem0_awregion(1) <= \<const0>\;
  m_axi_gmem0_awregion(0) <= \<const0>\;
  m_axi_gmem0_awsize(2) <= \<const0>\;
  m_axi_gmem0_awsize(1) <= \<const0>\;
  m_axi_gmem0_awsize(0) <= \<const0>\;
  m_axi_gmem0_awvalid <= \<const0>\;
  m_axi_gmem0_bready <= \<const0>\;
  m_axi_gmem0_wdata(63) <= \<const0>\;
  m_axi_gmem0_wdata(62) <= \<const0>\;
  m_axi_gmem0_wdata(61) <= \<const0>\;
  m_axi_gmem0_wdata(60) <= \<const0>\;
  m_axi_gmem0_wdata(59) <= \<const0>\;
  m_axi_gmem0_wdata(58) <= \<const0>\;
  m_axi_gmem0_wdata(57) <= \<const0>\;
  m_axi_gmem0_wdata(56) <= \<const0>\;
  m_axi_gmem0_wdata(55) <= \<const0>\;
  m_axi_gmem0_wdata(54) <= \<const0>\;
  m_axi_gmem0_wdata(53) <= \<const0>\;
  m_axi_gmem0_wdata(52) <= \<const0>\;
  m_axi_gmem0_wdata(51) <= \<const0>\;
  m_axi_gmem0_wdata(50) <= \<const0>\;
  m_axi_gmem0_wdata(49) <= \<const0>\;
  m_axi_gmem0_wdata(48) <= \<const0>\;
  m_axi_gmem0_wdata(47) <= \<const0>\;
  m_axi_gmem0_wdata(46) <= \<const0>\;
  m_axi_gmem0_wdata(45) <= \<const0>\;
  m_axi_gmem0_wdata(44) <= \<const0>\;
  m_axi_gmem0_wdata(43) <= \<const0>\;
  m_axi_gmem0_wdata(42) <= \<const0>\;
  m_axi_gmem0_wdata(41) <= \<const0>\;
  m_axi_gmem0_wdata(40) <= \<const0>\;
  m_axi_gmem0_wdata(39) <= \<const0>\;
  m_axi_gmem0_wdata(38) <= \<const0>\;
  m_axi_gmem0_wdata(37) <= \<const0>\;
  m_axi_gmem0_wdata(36) <= \<const0>\;
  m_axi_gmem0_wdata(35) <= \<const0>\;
  m_axi_gmem0_wdata(34) <= \<const0>\;
  m_axi_gmem0_wdata(33) <= \<const0>\;
  m_axi_gmem0_wdata(32) <= \<const0>\;
  m_axi_gmem0_wdata(31) <= \<const0>\;
  m_axi_gmem0_wdata(30) <= \<const0>\;
  m_axi_gmem0_wdata(29) <= \<const0>\;
  m_axi_gmem0_wdata(28) <= \<const0>\;
  m_axi_gmem0_wdata(27) <= \<const0>\;
  m_axi_gmem0_wdata(26) <= \<const0>\;
  m_axi_gmem0_wdata(25) <= \<const0>\;
  m_axi_gmem0_wdata(24) <= \<const0>\;
  m_axi_gmem0_wdata(23) <= \<const0>\;
  m_axi_gmem0_wdata(22) <= \<const0>\;
  m_axi_gmem0_wdata(21) <= \<const0>\;
  m_axi_gmem0_wdata(20) <= \<const0>\;
  m_axi_gmem0_wdata(19) <= \<const0>\;
  m_axi_gmem0_wdata(18) <= \<const0>\;
  m_axi_gmem0_wdata(17) <= \<const0>\;
  m_axi_gmem0_wdata(16) <= \<const0>\;
  m_axi_gmem0_wdata(15) <= \<const0>\;
  m_axi_gmem0_wdata(14) <= \<const0>\;
  m_axi_gmem0_wdata(13) <= \<const0>\;
  m_axi_gmem0_wdata(12) <= \<const0>\;
  m_axi_gmem0_wdata(11) <= \<const0>\;
  m_axi_gmem0_wdata(10) <= \<const0>\;
  m_axi_gmem0_wdata(9) <= \<const0>\;
  m_axi_gmem0_wdata(8) <= \<const0>\;
  m_axi_gmem0_wdata(7) <= \<const0>\;
  m_axi_gmem0_wdata(6) <= \<const0>\;
  m_axi_gmem0_wdata(5) <= \<const0>\;
  m_axi_gmem0_wdata(4) <= \<const0>\;
  m_axi_gmem0_wdata(3) <= \<const0>\;
  m_axi_gmem0_wdata(2) <= \<const0>\;
  m_axi_gmem0_wdata(1) <= \<const0>\;
  m_axi_gmem0_wdata(0) <= \<const0>\;
  m_axi_gmem0_wid(0) <= \<const0>\;
  m_axi_gmem0_wlast <= \<const0>\;
  m_axi_gmem0_wstrb(7) <= \<const0>\;
  m_axi_gmem0_wstrb(6) <= \<const0>\;
  m_axi_gmem0_wstrb(5) <= \<const0>\;
  m_axi_gmem0_wstrb(4) <= \<const0>\;
  m_axi_gmem0_wstrb(3) <= \<const0>\;
  m_axi_gmem0_wstrb(2) <= \<const0>\;
  m_axi_gmem0_wstrb(1) <= \<const0>\;
  m_axi_gmem0_wstrb(0) <= \<const0>\;
  m_axi_gmem0_wvalid <= \<const0>\;
  s_axi_control_0_bresp(1) <= \<const0>\;
  s_axi_control_0_bresp(0) <= \<const0>\;
  s_axi_control_0_rresp(1) <= \<const0>\;
  s_axi_control_0_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.top_idma0_0_StreamingDataflowPartition_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axi_gmem0_araddr(63 downto 3) => \^m_axi_gmem0_araddr\(63 downto 3),
      m_axi_gmem0_araddr(2 downto 0) => NLW_inst_m_axi_gmem0_araddr_UNCONNECTED(2 downto 0),
      m_axi_gmem0_arburst(1 downto 0) => NLW_inst_m_axi_gmem0_arburst_UNCONNECTED(1 downto 0),
      m_axi_gmem0_arcache(3 downto 0) => NLW_inst_m_axi_gmem0_arcache_UNCONNECTED(3 downto 0),
      m_axi_gmem0_arid(0) => NLW_inst_m_axi_gmem0_arid_UNCONNECTED(0),
      m_axi_gmem0_arlen(7 downto 4) => NLW_inst_m_axi_gmem0_arlen_UNCONNECTED(7 downto 4),
      m_axi_gmem0_arlen(3 downto 0) => \^m_axi_gmem0_arlen\(3 downto 0),
      m_axi_gmem0_arlock(1 downto 0) => NLW_inst_m_axi_gmem0_arlock_UNCONNECTED(1 downto 0),
      m_axi_gmem0_arprot(2 downto 0) => NLW_inst_m_axi_gmem0_arprot_UNCONNECTED(2 downto 0),
      m_axi_gmem0_arqos(3 downto 0) => NLW_inst_m_axi_gmem0_arqos_UNCONNECTED(3 downto 0),
      m_axi_gmem0_arready => m_axi_gmem0_arready,
      m_axi_gmem0_arregion(3 downto 0) => NLW_inst_m_axi_gmem0_arregion_UNCONNECTED(3 downto 0),
      m_axi_gmem0_arsize(2 downto 0) => NLW_inst_m_axi_gmem0_arsize_UNCONNECTED(2 downto 0),
      m_axi_gmem0_arvalid => m_axi_gmem0_arvalid,
      m_axi_gmem0_awaddr(63 downto 0) => NLW_inst_m_axi_gmem0_awaddr_UNCONNECTED(63 downto 0),
      m_axi_gmem0_awburst(1 downto 0) => NLW_inst_m_axi_gmem0_awburst_UNCONNECTED(1 downto 0),
      m_axi_gmem0_awcache(3 downto 0) => NLW_inst_m_axi_gmem0_awcache_UNCONNECTED(3 downto 0),
      m_axi_gmem0_awid(0) => NLW_inst_m_axi_gmem0_awid_UNCONNECTED(0),
      m_axi_gmem0_awlen(7 downto 0) => NLW_inst_m_axi_gmem0_awlen_UNCONNECTED(7 downto 0),
      m_axi_gmem0_awlock(1 downto 0) => NLW_inst_m_axi_gmem0_awlock_UNCONNECTED(1 downto 0),
      m_axi_gmem0_awprot(2 downto 0) => NLW_inst_m_axi_gmem0_awprot_UNCONNECTED(2 downto 0),
      m_axi_gmem0_awqos(3 downto 0) => NLW_inst_m_axi_gmem0_awqos_UNCONNECTED(3 downto 0),
      m_axi_gmem0_awready => '0',
      m_axi_gmem0_awregion(3 downto 0) => NLW_inst_m_axi_gmem0_awregion_UNCONNECTED(3 downto 0),
      m_axi_gmem0_awsize(2 downto 0) => NLW_inst_m_axi_gmem0_awsize_UNCONNECTED(2 downto 0),
      m_axi_gmem0_awvalid => NLW_inst_m_axi_gmem0_awvalid_UNCONNECTED,
      m_axi_gmem0_bid(0) => '0',
      m_axi_gmem0_bready => NLW_inst_m_axi_gmem0_bready_UNCONNECTED,
      m_axi_gmem0_bresp(1 downto 0) => B"00",
      m_axi_gmem0_bvalid => '0',
      m_axi_gmem0_rdata(63 downto 0) => m_axi_gmem0_rdata(63 downto 0),
      m_axi_gmem0_rid(0) => '0',
      m_axi_gmem0_rlast => m_axi_gmem0_rlast,
      m_axi_gmem0_rready => m_axi_gmem0_rready,
      m_axi_gmem0_rresp(1 downto 0) => B"00",
      m_axi_gmem0_rvalid => m_axi_gmem0_rvalid,
      m_axi_gmem0_wdata(63 downto 0) => NLW_inst_m_axi_gmem0_wdata_UNCONNECTED(63 downto 0),
      m_axi_gmem0_wid(0) => NLW_inst_m_axi_gmem0_wid_UNCONNECTED(0),
      m_axi_gmem0_wlast => NLW_inst_m_axi_gmem0_wlast_UNCONNECTED,
      m_axi_gmem0_wready => '0',
      m_axi_gmem0_wstrb(7 downto 0) => NLW_inst_m_axi_gmem0_wstrb_UNCONNECTED(7 downto 0),
      m_axi_gmem0_wvalid => NLW_inst_m_axi_gmem0_wvalid_UNCONNECTED,
      m_axis_0_tdata(7 downto 0) => m_axis_0_tdata(7 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tvalid => m_axis_0_tvalid,
      s_axi_control_0_araddr(5 downto 0) => s_axi_control_0_araddr(5 downto 0),
      s_axi_control_0_arready => s_axi_control_0_arready,
      s_axi_control_0_arvalid => s_axi_control_0_arvalid,
      s_axi_control_0_awaddr(5 downto 2) => s_axi_control_0_awaddr(5 downto 2),
      s_axi_control_0_awaddr(1 downto 0) => B"00",
      s_axi_control_0_awready => s_axi_control_0_awready,
      s_axi_control_0_awvalid => s_axi_control_0_awvalid,
      s_axi_control_0_bready => s_axi_control_0_bready,
      s_axi_control_0_bresp(1 downto 0) => NLW_inst_s_axi_control_0_bresp_UNCONNECTED(1 downto 0),
      s_axi_control_0_bvalid => s_axi_control_0_bvalid,
      s_axi_control_0_rdata(31 downto 0) => s_axi_control_0_rdata(31 downto 0),
      s_axi_control_0_rready => s_axi_control_0_rready,
      s_axi_control_0_rresp(1 downto 0) => NLW_inst_s_axi_control_0_rresp_UNCONNECTED(1 downto 0),
      s_axi_control_0_rvalid => s_axi_control_0_rvalid,
      s_axi_control_0_wdata(31 downto 0) => s_axi_control_0_wdata(31 downto 0),
      s_axi_control_0_wready => s_axi_control_0_wready,
      s_axi_control_0_wstrb(3 downto 0) => s_axi_control_0_wstrb(3 downto 0),
      s_axi_control_0_wvalid => s_axi_control_0_wvalid
    );
end STRUCTURE;
