  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/immediate_assertions_svi.sv,29): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 2 input ports were not connected:
xmelab: (./testcases/immediate_assertions_svi.sv,27): i_a
xmelab: (./testcases/immediate_assertions_svi.sv,28): i_b

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  I u_I 
      |
xmelab: *W,CUVDSO (./testcases/immediate_assertions_svi.sv,32|6): 3 output ports were not connected by dot-star:
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,6): z
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,7): y
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,8): x

  I u_I 
      |
xmelab: *W,CUVDSI (./testcases/immediate_assertions_svi.sv,32|6): 3 input ports were not connected by dot-star:
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,9): i_clk
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,10): i_srst
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,11): i_arst

