

================================================================
== Vitis HLS Report for 'operator_1'
================================================================
* Date:           Tue Feb  8 11:02:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.913 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380  |operator_1_Pipeline_VITIS_LOOP_627_1  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391   |operator_1_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402   |operator_1_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417  |operator_1_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433   |operator_1_Pipeline_VITIS_LOOP_21_1   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     381|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     842|     972|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     453|    -|
|Register         |        -|     -|     687|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1529|    1806|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U334              |fadd_32ns_32ns_32_4_full_dsp_1        |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U335                 |fcmp_32ns_32ns_1_2_no_dsp_1           |        0|   0|    0|    0|    0|
    |mux_32_32_1_1_U336                               |mux_32_32_1_1                         |        0|   0|    0|   14|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417  |operator_1_Pipeline_VITIS_LOOP_104_3  |        0|   0|  166|  162|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433   |operator_1_Pipeline_VITIS_LOOP_21_1   |        0|   0|  103|   60|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380  |operator_1_Pipeline_VITIS_LOOP_627_1  |        0|   0|   71|  205|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391   |operator_1_Pipeline_VITIS_LOOP_84_1   |        0|   0|   75|  178|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402   |operator_1_Pipeline_VITIS_LOOP_92_2   |        0|   0|  200|  139|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   2|  842|  972|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln100_2_fu_698_p2   |         +|   0|  0|   4|           3|           3|
    |add_ln100_fu_684_p2     |         +|   0|  0|   4|           3|           3|
    |add_ln104_fu_720_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln643_1_fu_492_p2   |         +|   0|  0|  13|           6|           2|
    |add_ln643_fu_481_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln648_fu_567_p2     |         +|   0|  0|  39|          32|           3|
    |base_fu_673_p2          |         +|   0|  0|   4|           2|           1|
    |tmp_107_fu_693_p2       |         +|   0|  0|  39|          32|          32|
    |sub_i1_fu_557_p2        |         -|   0|  0|  39|           1|          32|
    |sub_ln643_fu_469_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln92_fu_668_p2      |         -|   0|  0|   4|           3|           2|
    |and_ln642_fu_543_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_629_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_5_fu_714_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln104_fu_704_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln642_1_fu_531_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln642_fu_525_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_5_fu_617_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln77_fu_611_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln92_fu_643_p2     |      icmp|   0|  0|  20|          32|           2|
    |or_ln642_fu_537_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_623_p2       |        or|   0|  0|   2|           1|           1|
    |phitmp17_fu_809_p3      |    select|   0|  0|  32|           1|          32|
    |phitmp18_fu_816_p3      |    select|   0|  0|  32|           1|          32|
    |phitmp_fu_802_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln104_fu_726_p3  |    select|   0|  0|   3|           1|           2|
    |xor_ln92_fu_649_p2      |       xor|   0|  0|   2|           2|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 381|         205|         202|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_num16_0_reg_227                     |    9|          2|   32|         64|
    |agg_result_num16_3_reg_262                     |    9|          2|   32|         64|
    |agg_result_num2_0_reg_239                      |    9|          2|   32|         64|
    |agg_result_num2_3_reg_273                      |    9|          2|   32|         64|
    |agg_result_num_0_reg_215                       |    9|          2|   32|         64|
    |agg_result_num_3_reg_251                       |    9|          2|   32|         64|
    |agg_result_p_0_reg_296                         |    9|          2|    3|          6|
    |ap_NS_fsm                                      |  111|         22|    1|         22|
    |ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4    |    9|          2|    2|          4|
    |ap_phi_mux_phi_ln665_1_phi_fu_328_p12          |    9|          2|   32|         64|
    |ap_phi_mux_phi_ln665_2_phi_fu_346_p12          |    9|          2|   32|         64|
    |ap_phi_mux_phi_ln665_phi_fu_310_p12            |    9|          2|   32|         64|
    |ap_phi_mux_this_p_write_assign_phi_fu_365_p12  |    9|          2|   32|         64|
    |ap_return_0                                    |    9|          2|   32|         64|
    |ap_return_1                                    |    9|          2|   32|         64|
    |ap_return_2                                    |    9|          2|   32|         64|
    |ap_return_3                                    |    9|          2|   32|         64|
    |base_0_lcssa_i2023_reg_284                     |    9|          2|    2|          4|
    |grp_fu_450_p0                                  |   14|          3|   32|         96|
    |phi_ln665_1_reg_325                            |   31|          6|   32|        192|
    |phi_ln665_2_reg_343                            |   31|          6|   32|        192|
    |phi_ln665_reg_307                              |   31|          6|   32|        192|
    |this_1_address0                                |   20|          4|    6|         24|
    |this_1_address1                                |   14|          3|    6|         18|
    |this_1_address2                                |   14|          3|    6|         18|
    |this_1_ce0                                     |   14|          3|    1|          3|
    |this_p_write_assign_reg_361                    |   20|          4|   32|        128|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          |  453|         94|  635|       1795|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_ln648_reg_1013                                            |  32|   0|   32|          0|
    |agg_result_num16_0_reg_227                                    |  32|   0|   32|          0|
    |agg_result_num16_3_reg_262                                    |  32|   0|   32|          0|
    |agg_result_num2_0_reg_239                                     |  32|   0|   32|          0|
    |agg_result_num2_3_reg_273                                     |  32|   0|   32|          0|
    |agg_result_num_0_reg_215                                      |  32|   0|   32|          0|
    |agg_result_num_3_reg_251                                      |  32|   0|   32|          0|
    |agg_result_p_0_reg_296                                        |   3|   0|    3|          0|
    |and_ln642_reg_971                                             |   1|   0|    1|          0|
    |and_ln77_reg_1038                                             |   1|   0|    1|          0|
    |ap_CS_fsm                                                     |  21|   0|   21|          0|
    |ap_return_0_preg                                              |  32|   0|   32|          0|
    |ap_return_1_preg                                              |  32|   0|   32|          0|
    |ap_return_2_preg                                              |  32|   0|   32|          0|
    |ap_return_3_preg                                              |  32|   0|   32|          0|
    |base_0_lcssa_i2023_reg_284                                    |   2|   0|    2|          0|
    |empty_54_reg_1042                                             |   2|   0|    2|          0|
    |empty_reg_966                                                 |   6|   0|    6|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln104_reg_1076                                           |   1|   0|    1|          0|
    |icmp_ln92_reg_1048                                            |   1|   0|    1|          0|
    |phi_ln665_1_reg_325                                           |  32|   0|   32|          0|
    |phi_ln665_2_reg_343                                           |  32|   0|   32|          0|
    |phi_ln665_reg_307                                             |  32|   0|   32|          0|
    |select_ln104_reg_1080                                         |   3|   0|    3|          0|
    |sub_i1_reg_979                                                |  32|   0|   32|          0|
    |sub_ln643_reg_946                                             |   6|   0|    6|          0|
    |this_1_addr_8_reg_956                                         |   6|   0|    6|          0|
    |this_1_addr_9_reg_961                                         |   6|   0|    6|          0|
    |this_1_addr_reg_951                                           |   6|   0|    6|          0|
    |this_1_load_15_reg_984                                        |  32|   0|   32|          0|
    |this_1_load_16_reg_992                                        |  32|   0|   32|          0|
    |this_1_load_17_reg_1000                                       |  32|   0|   32|          0|
    |this_p_write_assign_reg_361                                   |  32|   0|   32|          0|
    |tmp_104_reg_975                                               |   1|   0|    1|          0|
    |tmp_105_reg_1018                                              |   1|   0|    1|          0|
    |trunc_ln648_reg_1008                                          |   3|   0|    3|          0|
    |trunc_ln655_reg_1022                                          |   2|   0|    2|          0|
    |xor_ln92_reg_1052                                             |   2|   0|    2|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 687|   0|  687|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_return_0      |  out|   32|  ap_ctrl_hs|    operator+.1|  return value|
|ap_return_1      |  out|   32|  ap_ctrl_hs|    operator+.1|  return value|
|ap_return_2      |  out|   32|  ap_ctrl_hs|    operator+.1|  return value|
|ap_return_3      |  out|   32|  ap_ctrl_hs|    operator+.1|  return value|
|p_read           |   in|   32|     ap_none|         p_read|        scalar|
|p_read1          |   in|   32|     ap_none|        p_read1|        scalar|
|p_read2          |   in|   32|     ap_none|        p_read2|        scalar|
|this_p_read      |   in|   32|     ap_none|    this_p_read|        scalar|
|this_1_address0  |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce0       |  out|    1|   ap_memory|         this_1|         array|
|this_1_q0        |   in|   32|   ap_memory|         this_1|         array|
|this_1_address1  |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce1       |  out|    1|   ap_memory|         this_1|         array|
|this_1_q1        |   in|   32|   ap_memory|         this_1|         array|
|this_1_address2  |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce2       |  out|    1|   ap_memory|         this_1|         array|
|this_1_q2        |   in|   32|   ap_memory|         this_1|         array|
|this_1_offset    |   in|    4|     ap_none|  this_1_offset|        scalar|
|n                |   in|   32|     ap_none|              n|        scalar|
+-----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 20 3 16 
3 --> 4 
4 --> 5 15 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 15 
10 --> 11 
11 --> 12 13 
12 --> 13 
13 --> 14 15 
14 --> 15 
15 --> 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 
21 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 22 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%agg_result_num2_6_loc = alloca i64 1"   --->   Operation 23 'alloca' 'agg_result_num2_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_flag_6_loc = alloca i64 1"   --->   Operation 24 'alloca' 'write_flag_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag8_6_loc = alloca i64 1"   --->   Operation 25 'alloca' 'write_flag8_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_num16_6_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_num16_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%agg_result_num_6_loc = alloca i64 1"   --->   Operation 27 'alloca' 'agg_result_num_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_flag4_6_loc = alloca i64 1"   --->   Operation 28 'alloca' 'write_flag4_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%num_res_2_01_loc = alloca i64 1"   --->   Operation 29 'alloca' 'num_res_2_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%num_res_1_02_loc = alloca i64 1"   --->   Operation 30 'alloca' 'num_res_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_num2_4_loc = alloca i64 1"   --->   Operation 31 'alloca' 'agg_result_num2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%agg_result_num16_4_loc = alloca i64 1"   --->   Operation 32 'alloca' 'agg_result_num16_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc = alloca i64 1"   --->   Operation 33 'alloca' 'agg_result_num_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%agg_result_num2_1_loc = alloca i64 1"   --->   Operation 34 'alloca' 'agg_result_num2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%agg_result_num16_1_loc = alloca i64 1"   --->   Operation 35 'alloca' 'agg_result_num16_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc = alloca i64 1"   --->   Operation 36 'alloca' 'agg_result_num_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 37 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %n_read, i32 0" [../src/ban.cpp:642]   --->   Operation 38 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset"   --->   Operation 39 'read' 'this_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%this_p_read14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read"   --->   Operation 40 'read' 'this_p_read14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_read213 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 41 'read' 'p_read213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_read112 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 42 'read' 'p_read112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 43 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln643 = zext i4 %this_1_offset_read" [../src/ban.cpp:643]   --->   Operation 44 'zext' 'zext_ln643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_103 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0" [../src/ban.cpp:643]   --->   Operation 45 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%sub_ln643 = sub i6 %tmp_103, i6 %zext_ln643" [../src/ban.cpp:643]   --->   Operation 46 'sub' 'sub_ln643' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln643_1 = zext i6 %sub_ln643" [../src/ban.cpp:643]   --->   Operation 47 'zext' 'zext_ln643_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%this_1_addr = getelementptr i32 %this_1, i64 0, i64 %zext_ln643_1" [../src/ban.cpp:643]   --->   Operation 48 'getelementptr' 'this_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%add_ln643 = add i6 %sub_ln643, i6 1" [../src/ban.cpp:643]   --->   Operation 49 'add' 'add_ln643' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln643_2 = zext i6 %add_ln643" [../src/ban.cpp:643]   --->   Operation 50 'zext' 'zext_ln643_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%this_1_addr_8 = getelementptr i32 %this_1, i64 0, i64 %zext_ln643_2" [../src/ban.cpp:643]   --->   Operation 51 'getelementptr' 'this_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%add_ln643_1 = add i6 %sub_ln643, i6 2" [../src/ban.cpp:643]   --->   Operation 52 'add' 'add_ln643_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln643_3 = zext i6 %add_ln643_1" [../src/ban.cpp:643]   --->   Operation 53 'zext' 'zext_ln643_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%this_1_addr_9 = getelementptr i32 %this_1, i64 0, i64 %zext_ln643_3" [../src/ban.cpp:643]   --->   Operation 54 'getelementptr' 'this_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = trunc i32 %this_p_read14"   --->   Operation 55 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln642 = bitcast i32 %n_read" [../src/ban.cpp:642]   --->   Operation 56 'bitcast' 'bitcast_ln642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln642, i32 23, i32 30" [../src/ban.cpp:642]   --->   Operation 57 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln642 = trunc i32 %bitcast_ln642" [../src/ban.cpp:642]   --->   Operation 58 'trunc' 'trunc_ln642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.84ns)   --->   "%icmp_ln642 = icmp_ne  i8 %tmp, i8 255" [../src/ban.cpp:642]   --->   Operation 59 'icmp' 'icmp_ln642' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.05ns)   --->   "%icmp_ln642_1 = icmp_eq  i23 %trunc_ln642, i23 0" [../src/ban.cpp:642]   --->   Operation 60 'icmp' 'icmp_ln642_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%or_ln642 = or i1 %icmp_ln642_1, i1 %icmp_ln642" [../src/ban.cpp:642]   --->   Operation 61 'or' 'or_ln642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %n_read, i32 0" [../src/ban.cpp:642]   --->   Operation 62 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln642 = and i1 %or_ln642, i1 %tmp_s" [../src/ban.cpp:642]   --->   Operation 63 'and' 'and_ln642' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln642 = br i1 %and_ln642, void, void" [../src/ban.cpp:642]   --->   Operation 64 'br' 'br_ln642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %this_p_read14, i32 31" [../src/ban.cpp:645]   --->   Operation 65 'bitselect' 'tmp_104' <Predicate = (!and_ln642)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln645 = br i1 %tmp_104, void, void %codeRepl5" [../src/ban.cpp:645]   --->   Operation 66 'br' 'br_ln645' <Predicate = (!and_ln642)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%this_1_load_15 = load i6 %this_1_addr" [../src/ban.cpp:646]   --->   Operation 67 'load' 'this_1_load_15' <Predicate = (!and_ln642 & !tmp_104)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%this_1_load_16 = load i6 %this_1_addr_8" [../src/ban.cpp:646]   --->   Operation 68 'load' 'this_1_load_16' <Predicate = (!and_ln642 & !tmp_104)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%this_1_load_17 = load i6 %this_1_addr_9" [../src/ban.cpp:646]   --->   Operation 69 'load' 'this_1_load_17' <Predicate = (!and_ln642 & !tmp_104)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 70 [1/1] (1.01ns)   --->   "%sub_i1 = sub i32 0, i32 %this_p_read14"   --->   Operation 70 'sub' 'sub_i1' <Predicate = (!and_ln642 & tmp_104)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [2/2] (1.99ns)   --->   "%call_ln643 = call void @operator+.1_Pipeline_VITIS_LOOP_627_1, i32 %sub_i1, i6 %empty, i6 %sub_ln643, i32 %this_1, i32 %num_res_1_02_loc, i32 %num_res_2_01_loc" [../src/ban.cpp:643]   --->   Operation 71 'call' 'call_ln643' <Predicate = (!and_ln642 & tmp_104)> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 72 [1/2] (1.23ns)   --->   "%this_1_load_15 = load i6 %this_1_addr" [../src/ban.cpp:646]   --->   Operation 72 'load' 'this_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 73 [1/2] (1.23ns)   --->   "%this_1_load_16 = load i6 %this_1_addr_8" [../src/ban.cpp:646]   --->   Operation 73 'load' 'this_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 74 [1/2] (1.23ns)   --->   "%this_1_load_17 = load i6 %this_1_addr_9" [../src/ban.cpp:646]   --->   Operation 74 'load' 'this_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln648 = trunc i32 %this_p_read14" [../src/ban.cpp:648]   --->   Operation 75 'trunc' 'trunc_ln648' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.01ns)   --->   "%add_ln648 = add i32 %this_p_read14, i32 4294967293" [../src/ban.cpp:648]   --->   Operation 76 'add' 'add_ln648' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln648, i32 31" [../src/ban.cpp:648]   --->   Operation 77 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.62ns)   --->   "%br_ln648 = br i1 %tmp_105, void %_ZN3BanC2EiPKf.61.exit, void" [../src/ban.cpp:648]   --->   Operation 78 'br' 'br_ln648' <Predicate = true> <Delay = 0.62>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln655 = trunc i32 %this_p_read14" [../src/ban.cpp:655]   --->   Operation 79 'trunc' 'trunc_ln655' <Predicate = (tmp_105)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.47ns)   --->   "%tmp_100 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %this_1_load_15, i32 %this_1_load_16, i32 %this_1_load_17, i2 %trunc_ln655" [../src/ban.cpp:655]   --->   Operation 80 'mux' 'tmp_100' <Predicate = (tmp_105)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [4/4] (6.43ns)   --->   "%add = fadd i32 %tmp_100, i32 %n_read" [../src/ban.cpp:655]   --->   Operation 81 'fadd' 'add' <Predicate = (tmp_105)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 82 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_100, i32 %n_read" [../src/ban.cpp:655]   --->   Operation 82 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 83 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_100, i32 %n_read" [../src/ban.cpp:655]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 84 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_100, i32 %n_read" [../src/ban.cpp:655]   --->   Operation 84 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.58ns)   --->   "%switch_ln655 = switch i2 %trunc_ln655, void %branch11, i2 0, void %branch9, i2 1, void %branch10" [../src/ban.cpp:655]   --->   Operation 85 'switch' 'switch_ln655' <Predicate = true> <Delay = 0.58>
ST_7 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln655 = br void %branch9" [../src/ban.cpp:655]   --->   Operation 86 'br' 'br_ln655' <Predicate = (trunc_ln655 == 1)> <Delay = 0.42>
ST_7 : Operation 87 [1/1] (0.42ns)   --->   "%br_ln655 = br void %branch9" [../src/ban.cpp:655]   --->   Operation 87 'br' 'br_ln655' <Predicate = (trunc_ln655 != 0 & trunc_ln655 != 1)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%agg_result_num_0 = phi i32 %this_1_load_15, void %branch11, i32 %this_1_load_15, void %branch10, i32 %add, void" [../src/ban.cpp:646]   --->   Operation 88 'phi' 'agg_result_num_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (2.78ns)   --->   "%tmp_102 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 89 'fcmp' 'tmp_102' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.69>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%agg_result_num16_0 = phi i32 %this_1_load_16, void %branch11, i32 %add, void %branch10, i32 %this_1_load_16, void" [../src/ban.cpp:646]   --->   Operation 90 'phi' 'agg_result_num16_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%agg_result_num2_0 = phi i32 %add, void %branch11, i32 %this_1_load_17, void %branch10, i32 %this_1_load_17, void" [../src/ban.cpp:655]   --->   Operation 91 'phi' 'agg_result_num2_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0" [../src/ban.cpp:77]   --->   Operation 92 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 93 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 94 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_101, i8 255" [../src/ban.cpp:77]   --->   Operation 95 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (1.05ns)   --->   "%icmp_ln77_5 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 96 'icmp' 'icmp_ln77_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_5, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 97 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/2] (2.78ns)   --->   "%tmp_102 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 98 'fcmp' 'tmp_102' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_102" [../src/ban.cpp:77]   --->   Operation 99 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.62ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3BanC2EiPKf.61.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 100 'br' 'br_ln77' <Predicate = true> <Delay = 0.62>
ST_9 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln646 = call void @operator+.1_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i32 %idx_tmp_loc" [../src/ban.cpp:646]   --->   Operation 101 'call' 'call_ln646' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.44>
ST_10 : Operation 102 [1/2] (0.44ns)   --->   "%call_ln646 = call void @operator+.1_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i32 %idx_tmp_loc" [../src/ban.cpp:646]   --->   Operation 102 'call' 'call_ln646' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.41>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 103 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%empty_54 = trunc i32 %idx_tmp_loc_load"   --->   Operation 104 'trunc' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 105 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 106 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 107 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty_54, i2 3" [../src/ban.cpp:92]   --->   Operation 107 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [2/2] (0.42ns)   --->   "%call_ln646 = call void @operator+.1_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i2 %empty_54, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_1_loc, i32 %agg_result_num2_1_loc" [../src/ban.cpp:646]   --->   Operation 108 'call' 'call_ln646' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.44>
ST_12 : Operation 109 [1/2] (0.44ns)   --->   "%call_ln646 = call void @operator+.1_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_0, i32 %agg_result_num2_0, i2 %empty_54, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_1_loc, i32 %agg_result_num2_1_loc" [../src/ban.cpp:646]   --->   Operation 109 'call' 'call_ln646' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.39>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc_load = load i32 %agg_result_num_1_loc"   --->   Operation 110 'load' 'agg_result_num_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%agg_result_num16_1_loc_load = load i32 %agg_result_num16_1_loc"   --->   Operation 111 'load' 'agg_result_num16_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%agg_result_num2_1_loc_load = load i32 %agg_result_num2_1_loc"   --->   Operation 112 'load' 'agg_result_num2_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln92 = sub i2 2, i2 %empty_54" [../src/ban.cpp:92]   --->   Operation 113 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 114 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 114 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i2 %base" [../src/ban.cpp:91]   --->   Operation 115 'zext' 'zext_ln91' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100 = add i3 %trunc_ln648, i3 5" [../src/ban.cpp:100]   --->   Operation 116 'add' 'add_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %base" [../src/ban.cpp:100]   --->   Operation 117 'zext' 'zext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (1.01ns)   --->   "%tmp_107 = add i32 %zext_ln91, i32 %add_ln648" [../src/ban.cpp:100]   --->   Operation 118 'add' 'tmp_107' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln100_2 = add i3 %zext_ln100, i3 %add_ln100" [../src/ban.cpp:100]   --->   Operation 119 'add' 'add_ln100_2' <Predicate = (icmp_ln92)> <Delay = 0.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 120 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 120 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.62ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3BanC2EiPKf.61.exit" [../src/ban.cpp:104]   --->   Operation 121 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.62>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%agg_result_num_3 = phi i32 %agg_result_num_0, void %.preheader.preheader, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:646]   --->   Operation 122 'phi' 'agg_result_num_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%agg_result_num16_3 = phi i32 %agg_result_num16_0, void %.preheader.preheader, i32 %agg_result_num16_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:646]   --->   Operation 123 'phi' 'agg_result_num16_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%agg_result_num2_3 = phi i32 %agg_result_num2_0, void %.preheader.preheader, i32 %agg_result_num2_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:655]   --->   Operation 124 'phi' 'agg_result_num2_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%base_0_lcssa_i2023 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 125 'phi' 'base_0_lcssa_i2023' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i2023" [../src/ban.cpp:104]   --->   Operation 126 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.44ns)   --->   "%icmp_ln104_5 = icmp_ne  i2 %base_0_lcssa_i2023, i2 3" [../src/ban.cpp:104]   --->   Operation 127 'icmp' 'icmp_ln104_5' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 128 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_5, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 129 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 130 [2/2] (0.42ns)   --->   "%call_ln646 = call void @operator+.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_3, i32 %agg_result_num2_3, i2 %base_0_lcssa_i2023, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_4_loc, i32 %agg_result_num2_4_loc" [../src/ban.cpp:646]   --->   Operation 130 'call' 'call_ln646' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.13>
ST_14 : Operation 131 [1/2] (1.13ns)   --->   "%call_ln646 = call void @operator+.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_3, i32 %agg_result_num2_3, i2 %base_0_lcssa_i2023, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_4_loc, i32 %agg_result_num2_4_loc" [../src/ban.cpp:646]   --->   Operation 131 'call' 'call_ln646' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.62>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i3 0, void %.preheader.preheader, i3 %add_ln100_2, void %.lr.ph7.i" [../src/ban.cpp:100]   --->   Operation 132 'phi' 'agg_result_p_0' <Predicate = (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln104) | (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i3 %agg_result_p_0" [../src/ban.cpp:104]   --->   Operation 133 'sext' 'sext_ln104' <Predicate = (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln104) | (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc_load = load i32 %agg_result_num_4_loc"   --->   Operation 134 'load' 'agg_result_num_4_loc_load' <Predicate = (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln104) | (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%agg_result_num16_4_loc_load = load i32 %agg_result_num16_4_loc"   --->   Operation 135 'load' 'agg_result_num16_4_loc_load' <Predicate = (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln104) | (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%agg_result_num2_4_loc_load = load i32 %agg_result_num2_4_loc"   --->   Operation 136 'load' 'agg_result_num2_4_loc_load' <Predicate = (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln104) | (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.62ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.61.exit"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln104) | (!and_ln642 & !tmp_104 & tmp_105 & and_ln77 & !icmp_ln92)> <Delay = 0.62>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%phi_ln665 = phi i32 %this_1_load_13, void, i32 %phitmp17, void %codeRepl5, i32 %agg_result_num16_4_loc_load, void %.lr.ph.i, i32 %this_1_load_16, void, i32 %agg_result_num16_0, void %branch9, i32 %agg_result_num16_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:665]   --->   Operation 138 'phi' 'phi_ln665' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%phi_ln665_1 = phi i32 %this_1_load_14, void, i32 %phitmp18, void %codeRepl5, i32 %agg_result_num2_4_loc_load, void %.lr.ph.i, i32 %this_1_load_17, void, i32 %agg_result_num2_0, void %branch9, i32 %agg_result_num2_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:665]   --->   Operation 139 'phi' 'phi_ln665_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%phi_ln665_2 = phi i32 %this_1_load, void, i32 %phitmp, void %codeRepl5, i32 %agg_result_num_4_loc_load, void %.lr.ph.i, i32 %this_1_load_15, void, i32 %agg_result_num_0, void %branch9, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:665]   --->   Operation 140 'phi' 'phi_ln665_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %this_p_read14, void, i32 0, void %codeRepl5, i32 %sext_ln104, void %.lr.ph.i, i32 %this_p_read14, void, i32 %this_p_read14, void %branch9, i32 %tmp_107, void %.lr.ph7.i"   --->   Operation 141 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [../src/ban.cpp:665]   --->   Operation 142 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %phi_ln665_2" [../src/ban.cpp:665]   --->   Operation 143 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %phi_ln665" [../src/ban.cpp:665]   --->   Operation 144 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %phi_ln665_1" [../src/ban.cpp:665]   --->   Operation 145 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln665 = ret i128 %mrv_3" [../src/ban.cpp:665]   --->   Operation 146 'ret' 'ret_ln665' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 0.87>
ST_16 : Operation 147 [1/2] (0.87ns)   --->   "%call_ln643 = call void @operator+.1_Pipeline_VITIS_LOOP_627_1, i32 %sub_i1, i6 %empty, i6 %sub_ln643, i32 %this_1, i32 %num_res_1_02_loc, i32 %num_res_2_01_loc" [../src/ban.cpp:643]   --->   Operation 147 'call' 'call_ln643' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 3> <Delay = 0.47>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%num_res_1_02_loc_load = load i32 %num_res_1_02_loc"   --->   Operation 148 'load' 'num_res_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%num_res_2_01_loc_load = load i32 %num_res_2_01_loc"   --->   Operation 149 'load' 'num_res_2_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [2/2] (0.47ns)   --->   "%call_ln0 = call void @operator+.1_Pipeline_VITIS_LOOP_21_1, i32 %n_read, i32 %num_res_1_02_loc_load, i32 %num_res_2_01_loc_load, i1 %write_flag4_6_loc, i32 %agg_result_num_6_loc, i32 %agg_result_num16_6_loc, i1 %write_flag8_6_loc, i1 %write_flag_6_loc, i32 %agg_result_num2_6_loc"   --->   Operation 150 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 4> <Delay = 0.87>
ST_18 : Operation 151 [1/2] (0.87ns)   --->   "%call_ln0 = call void @operator+.1_Pipeline_VITIS_LOOP_21_1, i32 %n_read, i32 %num_res_1_02_loc_load, i32 %num_res_2_01_loc_load, i1 %write_flag4_6_loc, i32 %agg_result_num_6_loc, i32 %agg_result_num16_6_loc, i1 %write_flag8_6_loc, i1 %write_flag_6_loc, i32 %agg_result_num2_6_loc"   --->   Operation 151 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 5> <Delay = 0.62>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%write_flag4_6_loc_load = load i1 %write_flag4_6_loc"   --->   Operation 152 'load' 'write_flag4_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%agg_result_num_6_loc_load = load i32 %agg_result_num_6_loc"   --->   Operation 153 'load' 'agg_result_num_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%agg_result_num16_6_loc_load = load i32 %agg_result_num16_6_loc"   --->   Operation 154 'load' 'agg_result_num16_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%write_flag8_6_loc_load = load i1 %write_flag8_6_loc"   --->   Operation 155 'load' 'write_flag8_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%write_flag_6_loc_load = load i1 %write_flag_6_loc"   --->   Operation 156 'load' 'write_flag_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%agg_result_num2_6_loc_load = load i32 %agg_result_num2_6_loc"   --->   Operation 157 'load' 'agg_result_num2_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.44ns)   --->   "%phitmp = select i1 %write_flag_6_loc_load, i32 %agg_result_num_6_loc_load, i32 %p_read11"   --->   Operation 158 'select' 'phitmp' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.44ns)   --->   "%phitmp17 = select i1 %write_flag4_6_loc_load, i32 %agg_result_num16_6_loc_load, i32 %p_read112"   --->   Operation 159 'select' 'phitmp17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.44ns)   --->   "%phitmp18 = select i1 %write_flag8_6_loc_load, i32 %agg_result_num2_6_loc_load, i32 %p_read213"   --->   Operation 160 'select' 'phitmp18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.62ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.61.exit"   --->   Operation 161 'br' 'br_ln0' <Predicate = true> <Delay = 0.62>

State 20 <SV = 12> <Delay = 1.23>
ST_20 : Operation 162 [2/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:643]   --->   Operation 162 'load' 'this_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 163 [2/2] (1.23ns)   --->   "%this_1_load_13 = load i6 %this_1_addr_8" [../src/ban.cpp:643]   --->   Operation 163 'load' 'this_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_20 : Operation 164 [2/2] (1.23ns)   --->   "%this_1_load_14 = load i6 %this_1_addr_9" [../src/ban.cpp:643]   --->   Operation 164 'load' 'this_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 21 <SV = 13> <Delay = 1.23>
ST_21 : Operation 165 [1/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:643]   --->   Operation 165 'load' 'this_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_21 : Operation 166 [1/2] (1.23ns)   --->   "%this_1_load_13 = load i6 %this_1_addr_8" [../src/ban.cpp:643]   --->   Operation 166 'load' 'this_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_21 : Operation 167 [1/2] (1.23ns)   --->   "%this_1_load_14 = load i6 %this_1_addr_9" [../src/ban.cpp:643]   --->   Operation 167 'load' 'this_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_21 : Operation 168 [1/1] (0.62ns)   --->   "%br_ln643 = br void %_ZN3BanC2EiPKf.61.exit" [../src/ban.cpp:643]   --->   Operation 168 'br' 'br_ln643' <Predicate = true> <Delay = 0.62>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11133333333333333]; IO mode=ap_memory:ce=0
Port [ this_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read                      (read          ) [ 0011111100000000111000]
agg_result_num2_6_loc       (alloca        ) [ 0010000000000000111100]
write_flag_6_loc            (alloca        ) [ 0010000000000000111100]
write_flag8_6_loc           (alloca        ) [ 0010000000000000111100]
agg_result_num16_6_loc      (alloca        ) [ 0010000000000000111100]
agg_result_num_6_loc        (alloca        ) [ 0010000000000000111100]
write_flag4_6_loc           (alloca        ) [ 0010000000000000111100]
num_res_2_01_loc            (alloca        ) [ 0010000000000000110000]
num_res_1_02_loc            (alloca        ) [ 0010000000000000110000]
agg_result_num2_4_loc       (alloca        ) [ 0011111111111111111111]
agg_result_num16_4_loc      (alloca        ) [ 0011111111111111111111]
agg_result_num_4_loc        (alloca        ) [ 0011111111111111111111]
agg_result_num2_1_loc       (alloca        ) [ 0011111111111100000000]
agg_result_num16_1_loc      (alloca        ) [ 0011111111111100000000]
agg_result_num_1_loc        (alloca        ) [ 0011111111111100000000]
idx_tmp_loc                 (alloca        ) [ 0011111111110000000000]
this_1_offset_read          (read          ) [ 0000000000000000000000]
this_p_read14               (read          ) [ 0001111111111111111111]
p_read213                   (read          ) [ 0000000000000000111100]
p_read112                   (read          ) [ 0000000000000000111100]
p_read11                    (read          ) [ 0000000000000000111100]
zext_ln643                  (zext          ) [ 0000000000000000000000]
tmp_103                     (bitconcatenate) [ 0000000000000000000000]
sub_ln643                   (sub           ) [ 0000000000000000100000]
zext_ln643_1                (zext          ) [ 0000000000000000000000]
this_1_addr                 (getelementptr ) [ 0001000000000000000011]
add_ln643                   (add           ) [ 0000000000000000000000]
zext_ln643_2                (zext          ) [ 0000000000000000000000]
this_1_addr_8               (getelementptr ) [ 0001000000000000000011]
add_ln643_1                 (add           ) [ 0000000000000000000000]
zext_ln643_3                (zext          ) [ 0000000000000000000000]
this_1_addr_9               (getelementptr ) [ 0001000000000000000011]
empty                       (trunc         ) [ 0000000000000000100000]
bitcast_ln642               (bitcast       ) [ 0000000000000000000000]
tmp                         (partselect    ) [ 0000000000000000000000]
trunc_ln642                 (trunc         ) [ 0000000000000000000000]
icmp_ln642                  (icmp          ) [ 0000000000000000000000]
icmp_ln642_1                (icmp          ) [ 0000000000000000000000]
or_ln642                    (or            ) [ 0000000000000000000000]
tmp_s                       (fcmp          ) [ 0000000000000000000000]
and_ln642                   (and           ) [ 0011111111111111111111]
br_ln642                    (br            ) [ 0000000000000000000000]
tmp_104                     (bitselect     ) [ 0011111111111111111111]
br_ln645                    (br            ) [ 0000000000000000000000]
sub_i1                      (sub           ) [ 0000000000000000100000]
this_1_load_15              (load          ) [ 0000111111111111000101]
this_1_load_16              (load          ) [ 0000111111111111000101]
this_1_load_17              (load          ) [ 0000111111111111000101]
trunc_ln648                 (trunc         ) [ 0000011111111100000000]
add_ln648                   (add           ) [ 0000011111111100000000]
tmp_105                     (bitselect     ) [ 0000111111111111000000]
br_ln648                    (br            ) [ 0000111111111111000101]
trunc_ln655                 (trunc         ) [ 0000011100000000000000]
tmp_100                     (mux           ) [ 0000011100000000000000]
add                         (fadd          ) [ 0000000111000000000000]
switch_ln655                (switch        ) [ 0000000111000000000000]
br_ln655                    (br            ) [ 0000000111000000000000]
br_ln655                    (br            ) [ 0000000111000000000000]
agg_result_num_0            (phi           ) [ 0000100011111111000101]
agg_result_num16_0          (phi           ) [ 0000100011111111000101]
agg_result_num2_0           (phi           ) [ 0000100011111111000101]
bitcast_ln77                (bitcast       ) [ 0000000000000000000000]
tmp_101                     (partselect    ) [ 0000000000000000000000]
trunc_ln77                  (trunc         ) [ 0000000000000000000000]
icmp_ln77                   (icmp          ) [ 0000000000000000000000]
icmp_ln77_5                 (icmp          ) [ 0000000000000000000000]
or_ln77                     (or            ) [ 0000000000000000000000]
tmp_102                     (fcmp          ) [ 0000000000000000000000]
and_ln77                    (and           ) [ 0000000001111111000000]
br_ln77                     (br            ) [ 0000100001111111000101]
call_ln646                  (call          ) [ 0000000000000000000000]
idx_tmp_loc_load            (load          ) [ 0000000000000000000000]
empty_54                    (trunc         ) [ 0000000000001100000000]
icmp_ln92                   (icmp          ) [ 0000000000011111000000]
br_ln92                     (br            ) [ 0000000000011111000000]
xor_ln92                    (xor           ) [ 0000000000001000000000]
call_ln646                  (call          ) [ 0000000000000000000000]
agg_result_num_1_loc_load   (load          ) [ 0000100001000111000101]
agg_result_num16_1_loc_load (load          ) [ 0000100001000111000101]
agg_result_num2_1_loc_load  (load          ) [ 0000100001000111000101]
sub_ln92                    (sub           ) [ 0000000000000000000000]
base                        (add           ) [ 0000000000000000000000]
zext_ln91                   (zext          ) [ 0000000000000000000000]
add_ln100                   (add           ) [ 0000000000000000000000]
zext_ln100                  (zext          ) [ 0000000000000000000000]
tmp_107                     (add           ) [ 0000100001000111000101]
add_ln100_2                 (add           ) [ 0000000000010111000000]
icmp_ln104                  (icmp          ) [ 0000000000000111000000]
br_ln104                    (br            ) [ 0000100001010111000101]
agg_result_num_3            (phi           ) [ 0000000000001110000000]
agg_result_num16_3          (phi           ) [ 0000000000001110000000]
agg_result_num2_3           (phi           ) [ 0000000000001110000000]
base_0_lcssa_i2023          (phi           ) [ 0000000000001110000000]
zext_ln104                  (zext          ) [ 0000000000000000000000]
icmp_ln104_5                (icmp          ) [ 0000000000000000000000]
add_ln104                   (add           ) [ 0000000000000000000000]
select_ln104                (select        ) [ 0000000000000010000000]
call_ln646                  (call          ) [ 0000000000000000000000]
agg_result_p_0              (phi           ) [ 0000000000000001000000]
sext_ln104                  (sext          ) [ 0000000000000000000000]
agg_result_num_4_loc_load   (load          ) [ 0000000000000000000000]
agg_result_num16_4_loc_load (load          ) [ 0000000000000000000000]
agg_result_num2_4_loc_load  (load          ) [ 0000000000000000000000]
br_ln0                      (br            ) [ 0000000000000000000000]
phi_ln665                   (phi           ) [ 0000000000000001000000]
phi_ln665_1                 (phi           ) [ 0000000000000001000000]
phi_ln665_2                 (phi           ) [ 0000000000000001000000]
this_p_write_assign         (phi           ) [ 0000000000000001000000]
mrv                         (insertvalue   ) [ 0000000000000000000000]
mrv_1                       (insertvalue   ) [ 0000000000000000000000]
mrv_2                       (insertvalue   ) [ 0000000000000000000000]
mrv_3                       (insertvalue   ) [ 0000000000000000000000]
ret_ln665                   (ret           ) [ 0000000000000000000000]
call_ln643                  (call          ) [ 0000000000000000000000]
num_res_1_02_loc_load       (load          ) [ 0000000000000000001000]
num_res_2_01_loc_load       (load          ) [ 0000000000000000001000]
call_ln0                    (call          ) [ 0000000000000000000000]
write_flag4_6_loc_load      (load          ) [ 0000000000000000000000]
agg_result_num_6_loc_load   (load          ) [ 0000000000000000000000]
agg_result_num16_6_loc_load (load          ) [ 0000000000000000000000]
write_flag8_6_loc_load      (load          ) [ 0000000000000000000000]
write_flag_6_loc_load       (load          ) [ 0000000000000000000000]
agg_result_num2_6_loc_load  (load          ) [ 0000000000000000000000]
phitmp                      (select        ) [ 0000100001000101000101]
phitmp17                    (select        ) [ 0000100001000101000101]
phitmp18                    (select        ) [ 0000100001000101000101]
br_ln0                      (br            ) [ 0000100001000101000101]
this_1_load                 (load          ) [ 0000100001000101000101]
this_1_load_13              (load          ) [ 0000100001000101000101]
this_1_load_14              (load          ) [ 0000100001000101000101]
br_ln643                    (br            ) [ 0000100001000101000101]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1"/><MemPortTyVec>1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_1_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="n">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.1_Pipeline_VITIS_LOOP_627_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.1_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.1_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.1_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.1_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="agg_result_num2_6_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_6_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_flag_6_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_6_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_flag8_6_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag8_6_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="agg_result_num16_6_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_6_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="agg_result_num_6_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_6_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_flag4_6_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag4_6_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="num_res_2_01_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_01_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="num_res_1_02_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_1_02_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="agg_result_num2_4_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_4_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="agg_result_num16_4_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_4_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="agg_result_num_4_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_4_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="agg_result_num2_1_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_1_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="agg_result_num16_1_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_1_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="agg_result_num_1_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_1_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="idx_tmp_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="n_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="this_1_offset_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_offset_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="this_p_read14_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p_read14/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read213_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read213/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read112_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read112/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_read11_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="this_1_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="this_1_addr_8_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr_8/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="this_1_addr_9_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr_9/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="204" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="205" dir="0" index="5" bw="32" slack="0"/>
<pin id="206" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="8" bw="6" slack="2147483647"/>
<pin id="209" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="1"/>
<pin id="207" dir="1" index="7" bw="32" slack="1"/>
<pin id="211" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_load_15/2 this_1_load_16/2 this_1_load_17/2 this_1_load/20 this_1_load_13/20 this_1_load_14/20 "/>
</bind>
</comp>

<comp id="215" class="1005" name="agg_result_num_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_num_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="agg_result_num_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="5"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="5"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="32" slack="1"/>
<pin id="224" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_0/8 "/>
</bind>
</comp>

<comp id="227" class="1005" name="agg_result_num16_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_num16_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="agg_result_num16_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="6"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="2"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="4" bw="32" slack="6"/>
<pin id="236" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_0/9 "/>
</bind>
</comp>

<comp id="239" class="1005" name="agg_result_num2_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_num2_0 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="agg_result_num2_0_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="6"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="4" bw="32" slack="6"/>
<pin id="248" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_0/9 "/>
</bind>
</comp>

<comp id="251" class="1005" name="agg_result_num_3_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_3 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="agg_result_num_3_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="5"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_3/13 "/>
</bind>
</comp>

<comp id="262" class="1005" name="agg_result_num16_3_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num16_3 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="agg_result_num16_3_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="4"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_3/13 "/>
</bind>
</comp>

<comp id="273" class="1005" name="agg_result_num2_3_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_3 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="agg_result_num2_3_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="4"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_3/13 "/>
</bind>
</comp>

<comp id="284" class="1005" name="base_0_lcssa_i2023_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i2023 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="base_0_lcssa_i2023_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="2"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i2023/13 "/>
</bind>
</comp>

<comp id="296" class="1005" name="agg_result_p_0_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="4"/>
<pin id="298" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_p_0 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="agg_result_p_0_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="4"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="3" slack="2"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_0/15 "/>
</bind>
</comp>

<comp id="307" class="1005" name="phi_ln665_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="309" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln665 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="phi_ln665_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="32" slack="9"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="4" bw="32" slack="0"/>
<pin id="316" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="32" slack="12"/>
<pin id="318" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="8" bw="32" slack="6"/>
<pin id="320" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln665/15 "/>
</bind>
</comp>

<comp id="325" class="1005" name="phi_ln665_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="327" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln665_1 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="phi_ln665_1_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="32" slack="9"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="4" bw="32" slack="0"/>
<pin id="334" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="6" bw="32" slack="12"/>
<pin id="336" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="8" bw="32" slack="6"/>
<pin id="338" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln665_1/15 "/>
</bind>
</comp>

<comp id="343" class="1005" name="phi_ln665_2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="345" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln665_2 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="phi_ln665_2_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="32" slack="9"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="4" bw="32" slack="0"/>
<pin id="352" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="6" bw="32" slack="12"/>
<pin id="354" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="8" bw="32" slack="7"/>
<pin id="356" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln665_2/15 "/>
</bind>
</comp>

<comp id="361" class="1005" name="this_p_write_assign_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="9"/>
<pin id="363" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="this_p_write_assign_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="13"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="1" slack="9"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="4" bw="3" slack="0"/>
<pin id="371" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="6" bw="32" slack="13"/>
<pin id="373" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="8" bw="32" slack="13"/>
<pin id="375" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="10" bw="32" slack="2"/>
<pin id="377" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/15 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="6" slack="0"/>
<pin id="384" dir="0" index="3" bw="6" slack="0"/>
<pin id="385" dir="0" index="4" bw="32" slack="0"/>
<pin id="386" dir="0" index="5" bw="32" slack="1"/>
<pin id="387" dir="0" index="6" bw="32" slack="1"/>
<pin id="388" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln643/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="0" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="0" index="3" bw="32" slack="0"/>
<pin id="396" dir="0" index="4" bw="32" slack="8"/>
<pin id="397" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln646/9 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="3"/>
<pin id="405" dir="0" index="2" bw="32" slack="2"/>
<pin id="406" dir="0" index="3" bw="32" slack="2"/>
<pin id="407" dir="0" index="4" bw="2" slack="0"/>
<pin id="408" dir="0" index="5" bw="2" slack="0"/>
<pin id="409" dir="0" index="6" bw="32" slack="10"/>
<pin id="410" dir="0" index="7" bw="32" slack="10"/>
<pin id="411" dir="0" index="8" bw="32" slack="10"/>
<pin id="412" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln646/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="0" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="32" slack="0"/>
<pin id="421" dir="0" index="3" bw="32" slack="0"/>
<pin id="422" dir="0" index="4" bw="2" slack="0"/>
<pin id="423" dir="0" index="5" bw="3" slack="0"/>
<pin id="424" dir="0" index="6" bw="32" slack="12"/>
<pin id="425" dir="0" index="7" bw="32" slack="12"/>
<pin id="426" dir="0" index="8" bw="32" slack="12"/>
<pin id="427" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln646/13 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="3"/>
<pin id="436" dir="0" index="2" bw="32" slack="0"/>
<pin id="437" dir="0" index="3" bw="32" slack="0"/>
<pin id="438" dir="0" index="4" bw="1" slack="3"/>
<pin id="439" dir="0" index="5" bw="32" slack="3"/>
<pin id="440" dir="0" index="6" bw="32" slack="3"/>
<pin id="441" dir="0" index="7" bw="1" slack="3"/>
<pin id="442" dir="0" index="8" bw="1" slack="3"/>
<pin id="443" dir="0" index="9" bw="32" slack="3"/>
<pin id="444" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="3"/>
<pin id="449" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/1 tmp_102/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln643_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_103_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_103/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln643_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="4" slack="0"/>
<pin id="472" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln643/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln643_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln643_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln643_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643_2/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln643_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln643_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln643_3/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="empty_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="bitcast_ln642_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln642/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="0" index="3" bw="6" slack="0"/>
<pin id="516" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln642_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln642/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln642_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln642/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln642_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="23" slack="0"/>
<pin id="533" dir="0" index="1" bw="23" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln642_1/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln642_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln642/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="and_ln642_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln642/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_104_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="6" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sub_i1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i1/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln648_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="2"/>
<pin id="566" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln648/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln648_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="2"/>
<pin id="569" dir="0" index="1" bw="3" slack="0"/>
<pin id="570" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln648/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_105_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_105/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln655_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="2"/>
<pin id="582" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln655/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_100_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="1"/>
<pin id="586" dir="0" index="2" bw="32" slack="1"/>
<pin id="587" dir="0" index="3" bw="32" slack="1"/>
<pin id="588" dir="0" index="4" bw="2" slack="0"/>
<pin id="589" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_100/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="bitcast_ln77_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_101_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="0"/>
<pin id="601" dir="0" index="3" bw="6" slack="0"/>
<pin id="602" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_101/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="trunc_ln77_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln77_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="8" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln77_5_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="23" slack="0"/>
<pin id="619" dir="0" index="1" bw="23" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_5/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="or_ln77_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="and_ln77_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="idx_tmp_loc_load_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="10"/>
<pin id="637" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="empty_54_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_54/11 "/>
</bind>
</comp>

<comp id="643" class="1004" name="icmp_ln92_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/11 "/>
</bind>
</comp>

<comp id="649" class="1004" name="xor_ln92_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="0" index="1" bw="2" slack="0"/>
<pin id="652" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/11 "/>
</bind>
</comp>

<comp id="656" class="1004" name="agg_result_num_1_loc_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="12"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_1_loc_load/13 "/>
</bind>
</comp>

<comp id="660" class="1004" name="agg_result_num16_1_loc_load_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="12"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_1_loc_load/13 "/>
</bind>
</comp>

<comp id="664" class="1004" name="agg_result_num2_1_loc_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="12"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_1_loc_load/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sub_ln92_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="0"/>
<pin id="670" dir="0" index="1" bw="2" slack="2"/>
<pin id="671" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/13 "/>
</bind>
</comp>

<comp id="673" class="1004" name="base_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/13 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln91_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln100_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="9"/>
<pin id="686" dir="0" index="1" bw="3" slack="0"/>
<pin id="687" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/13 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln100_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="2" slack="0"/>
<pin id="691" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/13 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_107_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="9"/>
<pin id="696" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_107/13 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln100_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="0"/>
<pin id="700" dir="0" index="1" bw="3" slack="0"/>
<pin id="701" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_2/13 "/>
</bind>
</comp>

<comp id="704" class="1004" name="icmp_ln104_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="0"/>
<pin id="706" dir="0" index="1" bw="2" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/13 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln104_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="0"/>
<pin id="712" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/13 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln104_5_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="0"/>
<pin id="716" dir="0" index="1" bw="2" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_5/13 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln104_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="2" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/13 "/>
</bind>
</comp>

<comp id="726" class="1004" name="select_ln104_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="3" slack="0"/>
<pin id="729" dir="0" index="2" bw="3" slack="0"/>
<pin id="730" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/13 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln104_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="0"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/15 "/>
</bind>
</comp>

<comp id="740" class="1004" name="agg_result_num_4_loc_load_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="14"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_4_loc_load/15 "/>
</bind>
</comp>

<comp id="744" class="1004" name="agg_result_num16_4_loc_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="14"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_4_loc_load/15 "/>
</bind>
</comp>

<comp id="748" class="1004" name="agg_result_num2_4_loc_load_load_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="14"/>
<pin id="750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_4_loc_load/15 "/>
</bind>
</comp>

<comp id="752" class="1004" name="mrv_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="128" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/15 "/>
</bind>
</comp>

<comp id="758" class="1004" name="mrv_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="128" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/15 "/>
</bind>
</comp>

<comp id="764" class="1004" name="mrv_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="128" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/15 "/>
</bind>
</comp>

<comp id="770" class="1004" name="mrv_3_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="128" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/15 "/>
</bind>
</comp>

<comp id="776" class="1004" name="num_res_1_02_loc_load_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="3"/>
<pin id="778" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_1_02_loc_load/17 "/>
</bind>
</comp>

<comp id="780" class="1004" name="num_res_2_01_loc_load_load_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="3"/>
<pin id="782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_01_loc_load/17 "/>
</bind>
</comp>

<comp id="784" class="1004" name="write_flag4_6_loc_load_load_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="5"/>
<pin id="786" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag4_6_loc_load/19 "/>
</bind>
</comp>

<comp id="787" class="1004" name="agg_result_num_6_loc_load_load_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="5"/>
<pin id="789" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_6_loc_load/19 "/>
</bind>
</comp>

<comp id="790" class="1004" name="agg_result_num16_6_loc_load_load_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="5"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_6_loc_load/19 "/>
</bind>
</comp>

<comp id="793" class="1004" name="write_flag8_6_loc_load_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="5"/>
<pin id="795" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag8_6_loc_load/19 "/>
</bind>
</comp>

<comp id="796" class="1004" name="write_flag_6_loc_load_load_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="5"/>
<pin id="798" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_6_loc_load/19 "/>
</bind>
</comp>

<comp id="799" class="1004" name="agg_result_num2_6_loc_load_load_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="5"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_6_loc_load/19 "/>
</bind>
</comp>

<comp id="802" class="1004" name="phitmp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="0"/>
<pin id="805" dir="0" index="2" bw="32" slack="4"/>
<pin id="806" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp/19 "/>
</bind>
</comp>

<comp id="809" class="1004" name="phitmp17_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="0" index="2" bw="32" slack="4"/>
<pin id="813" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp17/19 "/>
</bind>
</comp>

<comp id="816" class="1004" name="phitmp18_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="0" index="2" bw="32" slack="4"/>
<pin id="820" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp18/19 "/>
</bind>
</comp>

<comp id="823" class="1005" name="n_read_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="831" class="1005" name="agg_result_num2_6_loc_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="3"/>
<pin id="833" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="agg_result_num2_6_loc "/>
</bind>
</comp>

<comp id="837" class="1005" name="write_flag_6_loc_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="3"/>
<pin id="839" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="write_flag_6_loc "/>
</bind>
</comp>

<comp id="843" class="1005" name="write_flag8_6_loc_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="3"/>
<pin id="845" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="write_flag8_6_loc "/>
</bind>
</comp>

<comp id="849" class="1005" name="agg_result_num16_6_loc_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="3"/>
<pin id="851" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="agg_result_num16_6_loc "/>
</bind>
</comp>

<comp id="855" class="1005" name="agg_result_num_6_loc_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="3"/>
<pin id="857" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="agg_result_num_6_loc "/>
</bind>
</comp>

<comp id="861" class="1005" name="write_flag4_6_loc_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="3"/>
<pin id="863" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="write_flag4_6_loc "/>
</bind>
</comp>

<comp id="867" class="1005" name="num_res_2_01_loc_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_2_01_loc "/>
</bind>
</comp>

<comp id="873" class="1005" name="num_res_1_02_loc_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_1_02_loc "/>
</bind>
</comp>

<comp id="879" class="1005" name="agg_result_num2_4_loc_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="12"/>
<pin id="881" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="agg_result_num2_4_loc "/>
</bind>
</comp>

<comp id="885" class="1005" name="agg_result_num16_4_loc_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="12"/>
<pin id="887" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="agg_result_num16_4_loc "/>
</bind>
</comp>

<comp id="891" class="1005" name="agg_result_num_4_loc_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="12"/>
<pin id="893" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="agg_result_num_4_loc "/>
</bind>
</comp>

<comp id="897" class="1005" name="agg_result_num2_1_loc_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="10"/>
<pin id="899" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num2_1_loc "/>
</bind>
</comp>

<comp id="903" class="1005" name="agg_result_num16_1_loc_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="10"/>
<pin id="905" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num16_1_loc "/>
</bind>
</comp>

<comp id="909" class="1005" name="agg_result_num_1_loc_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="10"/>
<pin id="911" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num_1_loc "/>
</bind>
</comp>

<comp id="915" class="1005" name="idx_tmp_loc_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="8"/>
<pin id="917" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="921" class="1005" name="this_p_read14_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="2"/>
<pin id="923" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="this_p_read14 "/>
</bind>
</comp>

<comp id="931" class="1005" name="p_read213_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="4"/>
<pin id="933" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read213 "/>
</bind>
</comp>

<comp id="936" class="1005" name="p_read112_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="4"/>
<pin id="938" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read112 "/>
</bind>
</comp>

<comp id="941" class="1005" name="p_read11_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="4"/>
<pin id="943" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_read11 "/>
</bind>
</comp>

<comp id="946" class="1005" name="sub_ln643_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="6" slack="1"/>
<pin id="948" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln643 "/>
</bind>
</comp>

<comp id="951" class="1005" name="this_1_addr_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="6" slack="1"/>
<pin id="953" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_1_addr "/>
</bind>
</comp>

<comp id="956" class="1005" name="this_1_addr_8_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="1"/>
<pin id="958" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_1_addr_8 "/>
</bind>
</comp>

<comp id="961" class="1005" name="this_1_addr_9_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="6" slack="1"/>
<pin id="963" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_1_addr_9 "/>
</bind>
</comp>

<comp id="966" class="1005" name="empty_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="1"/>
<pin id="968" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="971" class="1005" name="and_ln642_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="13"/>
<pin id="973" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln642 "/>
</bind>
</comp>

<comp id="975" class="1005" name="tmp_104_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="13"/>
<pin id="977" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="979" class="1005" name="sub_i1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="this_1_load_15_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_15 "/>
</bind>
</comp>

<comp id="992" class="1005" name="this_1_load_16_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_16 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="this_1_load_17_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_17 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="trunc_ln648_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="3" slack="9"/>
<pin id="1010" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln648 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="add_ln648_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="9"/>
<pin id="1015" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="add_ln648 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_105_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="11"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="trunc_ln655_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="2" slack="3"/>
<pin id="1024" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln655 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="tmp_100_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="add_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1038" class="1005" name="and_ln77_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="6"/>
<pin id="1040" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="empty_54_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="2" slack="1"/>
<pin id="1044" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_54 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="icmp_ln92_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="2"/>
<pin id="1050" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="xor_ln92_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="2" slack="1"/>
<pin id="1054" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_107_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="2"/>
<pin id="1068" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="add_ln100_2_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="3" slack="2"/>
<pin id="1073" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="add_ln100_2 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="icmp_ln104_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="2"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="select_ln104_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="3" slack="1"/>
<pin id="1082" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="phitmp_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="9"/>
<pin id="1093" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1096" class="1005" name="phitmp17_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="9"/>
<pin id="1098" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="phitmp17 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="phitmp18_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="9"/>
<pin id="1103" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="phitmp18 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="this_1_load_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load "/>
</bind>
</comp>

<comp id="1111" class="1005" name="this_1_load_13_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="1"/>
<pin id="1113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_13 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="this_1_load_14_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="212"><net_src comp="178" pin="3"/><net_sink comp="199" pin=5"/></net>

<net id="213"><net_src comp="185" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="214"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="226"><net_src comp="218" pin="6"/><net_sink comp="215" pin=0"/></net>

<net id="238"><net_src comp="230" pin="6"/><net_sink comp="227" pin=0"/></net>

<net id="250"><net_src comp="242" pin="6"/><net_sink comp="239" pin=0"/></net>

<net id="260"><net_src comp="215" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="271"><net_src comp="227" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="282"><net_src comp="239" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="76" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="324"><net_src comp="227" pin="1"/><net_sink comp="310" pin=8"/></net>

<net id="342"><net_src comp="239" pin="1"/><net_sink comp="328" pin=8"/></net>

<net id="360"><net_src comp="215" pin="1"/><net_sink comp="346" pin=8"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="379"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="8" pin="0"/><net_sink comp="380" pin=4"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="215" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="230" pin="6"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="242" pin="6"/><net_sink comp="391" pin=3"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="414"><net_src comp="215" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="415"><net_src comp="227" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="416"><net_src comp="239" pin="1"/><net_sink comp="402" pin=3"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="429"><net_src comp="254" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="430"><net_src comp="265" pin="4"/><net_sink comp="417" pin=2"/></net>

<net id="431"><net_src comp="276" pin="4"/><net_sink comp="417" pin=3"/></net>

<net id="432"><net_src comp="288" pin="4"/><net_sink comp="417" pin=4"/></net>

<net id="445"><net_src comp="80" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="454"><net_src comp="142" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="18" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="218" pin="6"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="148" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="24" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="148" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="26" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="457" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="469" pin="2"/><net_sink comp="380" pin=3"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="485"><net_src comp="469" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="496"><net_src comp="469" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="32" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="506"><net_src comp="154" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="517"><net_src comp="34" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="36" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="38" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="524"><net_src comp="508" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="511" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="40" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="521" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="42" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="525" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="450" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="44" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="154" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="46" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="48" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="154" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="557" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="571"><net_src comp="52" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="44" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="46" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="580" pin="1"/><net_sink comp="583" pin=4"/></net>

<net id="592"><net_src comp="583" pin="5"/><net_sink comp="446" pin=0"/></net>

<net id="596"><net_src comp="215" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="34" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="36" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="38" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="610"><net_src comp="593" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="597" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="40" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="607" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="42" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="611" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="450" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="647"><net_src comp="635" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="60" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="638" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="62" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="655"><net_src comp="649" pin="2"/><net_sink comp="402" pin=5"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="667"><net_src comp="664" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="672"><net_src comp="66" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="56" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="673" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="683"><net_src comp="673" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="68" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="673" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="680" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="689" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="684" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="673" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="62" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="288" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="288" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="62" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="710" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="70" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="714" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="72" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="720" pin="2"/><net_sink comp="726" pin=2"/></net>

<net id="734"><net_src comp="726" pin="3"/><net_sink comp="417" pin=5"/></net>

<net id="738"><net_src comp="300" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="365" pin=4"/></net>

<net id="743"><net_src comp="740" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="747"><net_src comp="744" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="751"><net_src comp="748" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="756"><net_src comp="78" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="365" pin="12"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="346" pin="12"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="310" pin="12"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="328" pin="12"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="776" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="783"><net_src comp="780" pin="1"/><net_sink comp="433" pin=3"/></net>

<net id="807"><net_src comp="796" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="787" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="814"><net_src comp="784" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="790" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="821"><net_src comp="793" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="799" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="142" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="834"><net_src comp="82" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="433" pin=9"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="840"><net_src comp="86" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="433" pin=8"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="846"><net_src comp="90" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="433" pin=7"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="852"><net_src comp="94" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="433" pin=6"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="858"><net_src comp="98" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="433" pin=5"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="864"><net_src comp="102" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="433" pin=4"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="870"><net_src comp="106" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="380" pin=6"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="876"><net_src comp="110" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="380" pin=5"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="882"><net_src comp="114" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="417" pin=8"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="888"><net_src comp="118" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="417" pin=7"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="894"><net_src comp="122" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="417" pin=6"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="900"><net_src comp="126" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="402" pin=8"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="906"><net_src comp="130" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="402" pin=7"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="912"><net_src comp="134" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="402" pin=6"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="918"><net_src comp="138" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="391" pin=4"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="924"><net_src comp="154" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="927"><net_src comp="921" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="928"><net_src comp="921" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="929"><net_src comp="921" pin="1"/><net_sink comp="365" pin=6"/></net>

<net id="930"><net_src comp="921" pin="1"/><net_sink comp="365" pin=8"/></net>

<net id="934"><net_src comp="160" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="939"><net_src comp="166" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="944"><net_src comp="172" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="949"><net_src comp="469" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="380" pin=3"/></net>

<net id="954"><net_src comp="178" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="199" pin=5"/></net>

<net id="959"><net_src comp="185" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="964"><net_src comp="192" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="969"><net_src comp="503" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="974"><net_src comp="543" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="549" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="557" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="987"><net_src comp="199" pin="11"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="990"><net_src comp="984" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="991"><net_src comp="984" pin="1"/><net_sink comp="346" pin=6"/></net>

<net id="995"><net_src comp="199" pin="7"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="998"><net_src comp="992" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="999"><net_src comp="992" pin="1"/><net_sink comp="310" pin=6"/></net>

<net id="1003"><net_src comp="199" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="583" pin=3"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1006"><net_src comp="1000" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="1007"><net_src comp="1000" pin="1"/><net_sink comp="328" pin=6"/></net>

<net id="1011"><net_src comp="564" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1016"><net_src comp="567" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1021"><net_src comp="572" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="580" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="583" pin="5"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1034"><net_src comp="446" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1037"><net_src comp="1031" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1041"><net_src comp="629" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="638" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1051"><net_src comp="643" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="649" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="402" pin=5"/></net>

<net id="1069"><net_src comp="693" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="365" pin=10"/></net>

<net id="1074"><net_src comp="698" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1079"><net_src comp="704" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="726" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="417" pin=5"/></net>

<net id="1094"><net_src comp="802" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1099"><net_src comp="809" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1104"><net_src comp="816" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1109"><net_src comp="199" pin="11"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1114"><net_src comp="199" pin="7"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1119"><net_src comp="199" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="328" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+.1 : p_read | {2 }
	Port: operator+.1 : p_read1 | {2 }
	Port: operator+.1 : p_read2 | {2 }
	Port: operator+.1 : this_p_read | {2 }
	Port: operator+.1 : this_1 | {2 3 16 20 21 }
	Port: operator+.1 : this_1_offset | {2 }
	Port: operator+.1 : n | {1 }
  - Chain level:
	State 1
	State 2
		sub_ln643 : 1
		zext_ln643_1 : 2
		this_1_addr : 3
		add_ln643 : 2
		zext_ln643_2 : 3
		this_1_addr_8 : 4
		add_ln643_1 : 2
		zext_ln643_3 : 3
		this_1_addr_9 : 4
		tmp : 1
		trunc_ln642 : 1
		icmp_ln642 : 2
		icmp_ln642_1 : 2
		or_ln642 : 3
		and_ln642 : 3
		br_ln642 : 3
		br_ln645 : 1
		this_1_load_15 : 4
		this_1_load_16 : 5
		this_1_load_17 : 5
		call_ln643 : 2
	State 3
	State 4
		tmp_105 : 1
		br_ln648 : 2
		tmp_100 : 1
		add : 2
	State 5
	State 6
	State 7
	State 8
		tmp_102 : 1
	State 9
		tmp_101 : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_5 : 2
		or_ln77 : 3
		and_ln77 : 3
		br_ln77 : 3
		call_ln646 : 1
	State 10
	State 11
		empty_54 : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln646 : 2
	State 12
	State 13
		base : 1
		zext_ln91 : 2
		zext_ln100 : 2
		tmp_107 : 3
		add_ln100_2 : 3
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_num_3 : 4
		agg_result_num16_3 : 4
		agg_result_num2_3 : 4
		base_0_lcssa_i2023 : 4
		zext_ln104 : 5
		icmp_ln104_5 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln646 : 8
	State 14
	State 15
		sext_ln104 : 1
		phi_ln665 : 1
		phi_ln665_1 : 1
		phi_ln665_2 : 1
		this_p_write_assign : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		ret_ln665 : 7
	State 16
	State 17
		call_ln0 : 1
	State 18
	State 19
		phitmp : 1
		phitmp17 : 1
		phitmp18 : 1
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          | grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380 |    0    |  0.427  |    74   |   176   |
|          |  grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391 |    0    |  0.427  |   199   |   131   |
|   call   |  grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402 |    0    |    0    |   199   |    41   |
|          | grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417 |    0    |    0    |   224   |   100   |
|          |  grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433 |    0    |    0    |   101   |    31   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_446                   |    2    |    0    |   227   |   214   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln643_fu_481                |    0    |    0    |    0    |    13   |
|          |                add_ln643_1_fu_492               |    0    |    0    |    0    |    13   |
|          |                 add_ln648_fu_567                |    0    |    0    |    0    |    39   |
|    add   |                   base_fu_673                   |    0    |    0    |    0    |    4    |
|          |                 add_ln100_fu_684                |    0    |    0    |    0    |    4    |
|          |                  tmp_107_fu_693                 |    0    |    0    |    0    |    39   |
|          |                add_ln100_2_fu_698               |    0    |    0    |    0    |    4    |
|          |                 add_ln104_fu_720                |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |               select_ln104_fu_726               |    0    |    0    |    0    |    3    |
|  select  |                  phitmp_fu_802                  |    0    |    0    |    0    |    32   |
|          |                 phitmp17_fu_809                 |    0    |    0    |    0    |    32   |
|          |                 phitmp18_fu_816                 |    0    |    0    |    0    |    32   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln642_fu_525                |    0    |    0    |    0    |    11   |
|          |               icmp_ln642_1_fu_531               |    0    |    0    |    0    |    16   |
|          |                 icmp_ln77_fu_611                |    0    |    0    |    0    |    11   |
|   icmp   |                icmp_ln77_5_fu_617               |    0    |    0    |    0    |    16   |
|          |                 icmp_ln92_fu_643                |    0    |    0    |    0    |    20   |
|          |                icmp_ln104_fu_704                |    0    |    0    |    0    |    8    |
|          |               icmp_ln104_5_fu_714               |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 sub_ln643_fu_469                |    0    |    0    |    0    |    13   |
|    sub   |                  sub_i1_fu_557                  |    0    |    0    |    0    |    39   |
|          |                 sub_ln92_fu_668                 |    0    |    0    |    0    |    4    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    mux   |                  tmp_100_fu_583                 |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln642_fu_537                 |    0    |    0    |    0    |    2    |
|          |                  or_ln77_fu_623                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln642_fu_543                |    0    |    0    |    0    |    2    |
|          |                 and_ln77_fu_629                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    xor   |                 xor_ln92_fu_649                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                n_read_read_fu_142               |    0    |    0    |    0    |    0    |
|          |          this_1_offset_read_read_fu_148         |    0    |    0    |    0    |    0    |
|   read   |            this_p_read14_read_fu_154            |    0    |    0    |    0    |    0    |
|          |              p_read213_read_fu_160              |    0    |    0    |    0    |    0    |
|          |              p_read112_read_fu_166              |    0    |    0    |    0    |    0    |
|          |               p_read11_read_fu_172              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                    grp_fu_450                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln643_fu_457                |    0    |    0    |    0    |    0    |
|          |               zext_ln643_1_fu_476               |    0    |    0    |    0    |    0    |
|          |               zext_ln643_2_fu_487               |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln643_3_fu_498               |    0    |    0    |    0    |    0    |
|          |                 zext_ln91_fu_680                |    0    |    0    |    0    |    0    |
|          |                zext_ln100_fu_689                |    0    |    0    |    0    |    0    |
|          |                zext_ln104_fu_710                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                  tmp_103_fu_461                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                   empty_fu_503                  |    0    |    0    |    0    |    0    |
|          |                trunc_ln642_fu_521               |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln648_fu_564               |    0    |    0    |    0    |    0    |
|          |                trunc_ln655_fu_580               |    0    |    0    |    0    |    0    |
|          |                trunc_ln77_fu_607                |    0    |    0    |    0    |    0    |
|          |                 empty_54_fu_638                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|partselect|                    tmp_fu_511                   |    0    |    0    |    0    |    0    |
|          |                  tmp_101_fu_597                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_104_fu_549                 |    0    |    0    |    0    |    0    |
|          |                  tmp_105_fu_572                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln104_fu_735                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    mrv_fu_752                   |    0    |    0    |    0    |    0    |
|insertvalue|                   mrv_1_fu_758                  |    0    |    0    |    0    |    0    |
|          |                   mrv_2_fu_764                  |    0    |    0    |    0    |    0    |
|          |                   mrv_3_fu_770                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    2    |  0.854  |   1024  |   1087  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln100_2_reg_1071     |    3   |
|      add_ln648_reg_1013      |   32   |
|         add_reg_1031         |   32   |
|  agg_result_num16_0_reg_227  |   32   |
|agg_result_num16_1_loc_reg_903|   32   |
|  agg_result_num16_3_reg_262  |   32   |
|agg_result_num16_4_loc_reg_885|   32   |
|agg_result_num16_6_loc_reg_849|   32   |
|   agg_result_num2_0_reg_239  |   32   |
| agg_result_num2_1_loc_reg_897|   32   |
|   agg_result_num2_3_reg_273  |   32   |
| agg_result_num2_4_loc_reg_879|   32   |
| agg_result_num2_6_loc_reg_831|   32   |
|   agg_result_num_0_reg_215   |   32   |
| agg_result_num_1_loc_reg_909 |   32   |
|   agg_result_num_3_reg_251   |   32   |
| agg_result_num_4_loc_reg_891 |   32   |
| agg_result_num_6_loc_reg_855 |   32   |
|    agg_result_p_0_reg_296    |    3   |
|       and_ln642_reg_971      |    1   |
|       and_ln77_reg_1038      |    1   |
|  base_0_lcssa_i2023_reg_284  |    2   |
|       empty_54_reg_1042      |    2   |
|         empty_reg_966        |    6   |
|      icmp_ln104_reg_1076     |    1   |
|      icmp_ln92_reg_1048      |    1   |
|      idx_tmp_loc_reg_915     |   32   |
|        n_read_reg_823        |   32   |
|   num_res_1_02_loc_reg_873   |   32   |
|   num_res_2_01_loc_reg_867   |   32   |
|       p_read112_reg_936      |   32   |
|       p_read11_reg_941       |   32   |
|       p_read213_reg_931      |   32   |
|      phi_ln665_1_reg_325     |   32   |
|      phi_ln665_2_reg_343     |   32   |
|       phi_ln665_reg_307      |   32   |
|       phitmp17_reg_1096      |   32   |
|       phitmp18_reg_1101      |   32   |
|        phitmp_reg_1091       |   32   |
|     select_ln104_reg_1080    |    3   |
|        sub_i1_reg_979        |   32   |
|       sub_ln643_reg_946      |    6   |
|     this_1_addr_8_reg_956    |    6   |
|     this_1_addr_9_reg_961    |    6   |
|      this_1_addr_reg_951     |    6   |
|    this_1_load_13_reg_1111   |   32   |
|    this_1_load_14_reg_1116   |   32   |
|    this_1_load_15_reg_984    |   32   |
|    this_1_load_16_reg_992    |   32   |
|    this_1_load_17_reg_1000   |   32   |
|     this_1_load_reg_1106     |   32   |
|     this_p_read14_reg_921    |   32   |
|  this_p_write_assign_reg_361 |   32   |
|       tmp_100_reg_1026       |   32   |
|        tmp_104_reg_975       |    1   |
|       tmp_105_reg_1018       |    1   |
|       tmp_107_reg_1066       |   32   |
|     trunc_ln648_reg_1008     |    3   |
|     trunc_ln655_reg_1022     |    2   |
|   write_flag4_6_loc_reg_861  |    1   |
|   write_flag8_6_loc_reg_843  |    1   |
|   write_flag_6_loc_reg_837   |    1   |
|       xor_ln92_reg_1052      |    2   |
+------------------------------+--------+
|             Total            |  1371  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_199                |  p0  |   2  |   6  |   12   ||    9    |
|                grp_access_fu_199                |  p2  |   2  |   0  |    0   ||    9    |
|                grp_access_fu_199                |  p5  |   2  |  32  |   64   ||    9    |
|            base_0_lcssa_i2023_reg_284           |  p0  |   2  |   2  |    4   ||    9    |
| grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380 |  p1  |   2  |  32  |   64   ||    9    |
| grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380 |  p2  |   2  |   6  |   12   ||    9    |
| grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380 |  p3  |   2  |   6  |   12   ||    9    |
|  grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402 |  p5  |   2  |   2  |    4   ||    9    |
| grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417 |  p5  |   2  |   3  |    6   ||    9    |
|                    grp_fu_446                   |  p0  |   2  |  32  |   64   ||    9    |
|                    grp_fu_450                   |  p0  |   3  |  32  |   96   ||    14   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   342  ||  5.173  ||   113   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |  1024  |  1087  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   113  |
|  Register |    -   |    -   |  1371  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |  2395  |  1200  |
+-----------+--------+--------+--------+--------+
