# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:40 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins_valid[0] ins_valid[1] outs_ready \
 index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs_valid index[0] index[1] index[2] index_valid

.latch        n64 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n69 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n74 control.tehb.dataReg[0]  0
.latch        n79 control.tehb.dataReg[1]  0
.latch        n84 control.tehb.dataReg[2]  0
.latch        n89 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n51
01 1
.names control.tehb.control.fullReg new_n51 ins_ready[1]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n53
11 1
.names ins_ready[1] new_n53 index[0]
00 0
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names index[1] index[2] new_n57
11 1
.names ins[0] new_n57 new_n58
10 1
.names index[0] new_n58 new_n59
01 1
.names ins[2] new_n57 new_n60
10 1
.names index[0] new_n60 new_n61
11 1
.names new_n59 new_n61 new_n62
00 1
.names index[0] index[1] new_n63
11 1
.names index[0] index[1] new_n64_1
00 1
.names new_n63 new_n64_1 new_n65
00 1
.names new_n62 new_n65 new_n66
00 1
.names ins[4] new_n57 new_n67
10 1
.names index[0] new_n67 new_n68
01 1
.names ins[6] new_n57 new_n69_1
10 1
.names index[0] new_n69_1 new_n70
11 1
.names new_n68 new_n70 new_n71
00 1
.names new_n65 new_n71 new_n72
10 1
.names new_n66 new_n72 new_n73
00 1
.names index[1] index[2] new_n74_1
10 1
.names index[1] index[2] new_n75
01 1
.names new_n74_1 new_n75 new_n76
00 1
.names new_n63 new_n76 new_n77
10 1
.names new_n63 new_n76 new_n78
01 1
.names new_n77 new_n78 new_n79_1
00 1
.names new_n73 new_n79_1 new_n80
00 1
.names ins[8] new_n57 new_n81
10 1
.names index[0] new_n81 new_n82
01 1
.names ins[10] new_n57 new_n83
10 1
.names index[0] new_n83 new_n84_1
11 1
.names new_n82 new_n84_1 new_n85
00 1
.names new_n65 new_n85 new_n86
00 1
.names new_n79_1 new_n86 new_n87
11 1
.names new_n80 new_n87 new_n88
00 1
.names new_n75 new_n77 new_n89_1
00 1
.names new_n88 new_n89_1 outs[0]
01 1
.names ins[1] new_n57 new_n91
10 1
.names index[0] new_n91 new_n92
01 1
.names ins[3] new_n57 new_n93
10 1
.names index[0] new_n93 new_n94
11 1
.names new_n92 new_n94 new_n95
00 1
.names new_n65 new_n95 new_n96
00 1
.names ins[5] new_n57 new_n97
10 1
.names index[0] new_n97 new_n98
01 1
.names ins[7] new_n57 new_n99
10 1
.names index[0] new_n99 new_n100
11 1
.names new_n98 new_n100 new_n101
00 1
.names new_n65 new_n101 new_n102
10 1
.names new_n96 new_n102 new_n103
00 1
.names new_n79_1 new_n103 new_n104
00 1
.names ins[9] new_n57 new_n105
10 1
.names index[0] new_n105 new_n106
01 1
.names ins[11] new_n57 new_n107
10 1
.names index[0] new_n107 new_n108
11 1
.names new_n106 new_n108 new_n109
00 1
.names new_n65 new_n109 new_n110
00 1
.names new_n79_1 new_n110 new_n111
11 1
.names new_n104 new_n111 new_n112
00 1
.names new_n89_1 new_n112 outs[1]
10 1
.names index[0] new_n60 new_n114
01 1
.names index[0] new_n67 new_n115
11 1
.names new_n114 new_n115 new_n116
00 1
.names new_n65 new_n116 new_n117
00 1
.names index[0] new_n69_1 new_n118
01 1
.names index[0] new_n81 new_n119
11 1
.names new_n118 new_n119 new_n120
00 1
.names new_n65 new_n120 new_n121
10 1
.names new_n117 new_n121 new_n122
00 1
.names new_n79_1 new_n122 new_n123
00 1
.names new_n64_1 new_n83 new_n124
11 1
.names new_n79_1 new_n124 new_n125
11 1
.names new_n123 new_n125 new_n126
00 1
.names new_n89_1 new_n126 new_n127
10 1
.names index[0] new_n75 new_n128
11 1
.names ins[0] new_n57 new_n129
11 1
.names new_n128 new_n129 new_n130
11 1
.names new_n127 new_n130 outs[2]
00 0
.names index[0] new_n93 new_n132
01 1
.names index[0] new_n97 new_n133
11 1
.names new_n132 new_n133 new_n134
00 1
.names new_n65 new_n134 new_n135
00 1
.names index[0] new_n99 new_n136
01 1
.names index[0] new_n105 new_n137
11 1
.names new_n136 new_n137 new_n138
00 1
.names new_n65 new_n138 new_n139
10 1
.names new_n135 new_n139 new_n140
00 1
.names new_n79_1 new_n140 new_n141
00 1
.names new_n64_1 new_n107 new_n142
11 1
.names new_n79_1 new_n142 new_n143
11 1
.names new_n141 new_n143 new_n144
00 1
.names new_n89_1 new_n144 new_n145
10 1
.names ins[1] new_n57 new_n146
11 1
.names new_n128 new_n146 new_n147
11 1
.names new_n145 new_n147 outs[3]
00 0
.names new_n65 new_n71 new_n149
00 1
.names new_n65 new_n85 new_n150
10 1
.names new_n149 new_n150 new_n151
00 1
.names new_n78 new_n151 new_n152
10 1
.names ins[2] new_n57 new_n153
11 1
.names new_n128 new_n153 new_n154
11 1
.names new_n152 new_n154 outs[4]
00 0
.names new_n65 new_n101 new_n156
00 1
.names new_n65 new_n109 new_n157
10 1
.names new_n156 new_n157 new_n158
00 1
.names new_n78 new_n158 new_n159
10 1
.names ins[3] new_n57 new_n160
11 1
.names new_n128 new_n160 new_n161
11 1
.names new_n159 new_n161 outs[5]
00 0
.names ins_valid[0] new_n51 new_n163
00 1
.names control.tehb.control.fullReg new_n163 new_n164
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n164 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n164 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n167
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n168
01 1
.names new_n167 new_n168 new_n169
00 1
.names rst new_n169 new_n170
00 1
.names new_n164 new_n170 n89
01 1
.names new_n167 n89 n64
01 0
.names new_n168 n89 n69
01 0
.names control.tehb.control.fullReg new_n163 new_n174
00 1
.names new_n169 new_n174 new_n175
01 1
.names control.tehb.dataReg[0] new_n175 new_n176
10 1
.names new_n51 new_n175 new_n177
11 1
.names new_n176 new_n177 new_n178
00 1
.names rst new_n178 n74
00 1
.names rst control.tehb.dataReg[1] new_n180
01 1
.names new_n175 new_n180 n79
01 1
.names rst control.tehb.dataReg[2] new_n182
01 1
.names new_n175 new_n182 n84
01 1
.end
