{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654081481741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654081481741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  1 12:04:41 2022 " "Processing started: Wed Jun  1 12:04:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654081481741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1654081481741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1654081481741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1654081482054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1654081482054 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys.qsys " "Elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1654081497622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:04 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys " "2022.06.01.12:05:04 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081504458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:04 Progress: Reading input file " "2022.06.01.12:05:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081504874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:05 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\] " "2022.06.01.12:05:05 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081505003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:07 Progress: Parameterizing module EEE_IMGPROC_0 " "2022.06.01.12:05:07 Progress: Parameterizing module EEE_IMGPROC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081507507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:07 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2022.06.01.12:05:07 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081507509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:07 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2022.06.01.12:05:07 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081507573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:07 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2022.06.01.12:05:07 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081507574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:10 Progress: Parameterizing module TERASIC_CAMERA_0 " "2022.06.01.12:05:10 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081510029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:10 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2022.06.01.12:05:10 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081510029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:10 Progress: Parameterizing module alt_vip_itc_0 " "2022.06.01.12:05:10 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081510072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:10 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\] " "2022.06.01.12:05:10 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081510076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Parameterizing module alt_vip_vfb_0 " "2022.06.01.12:05:12 Progress: Parameterizing module alt_vip_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Adding altpll_0 \[altpll 16.1\] " "2022.06.01.12:05:12 Progress: Adding altpll_0 \[altpll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512683 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll_0: Used altpll 18.1 (instead of 16.1) " "Altpll_0: Used altpll 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081512743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Parameterizing module altpll_0 " "2022.06.01.12:05:12 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Adding clk_50 \[clock_source 16.1\] " "2022.06.01.12:05:12 Progress: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512747 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_50: Used clock_source 18.1 (instead of 16.1) " "Clk_50: Used clock_source 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081512899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Parameterizing module clk_50 " "2022.06.01.12:05:12 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2022.06.01.12:05:12 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Parameterizing module i2c_opencores_camera " "2022.06.01.12:05:12 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2022.06.01.12:05:12 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Parameterizing module i2c_opencores_mipi " "2022.06.01.12:05:12 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\] " "2022.06.01.12:05:12 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512974 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 16.1) " "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081512997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Parameterizing module jtag_uart " "2022.06.01.12:05:12 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:12 Progress: Adding key \[altera_avalon_pio 16.1\] " "2022.06.01.12:05:12 Progress: Adding key \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081512997 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Key: Used altera_avalon_pio 18.1 (instead of 16.1) " "Key: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module key " "2022.06.01.12:05:13 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Adding led \[altera_avalon_pio 16.1\] " "2022.06.01.12:05:13 Progress: Adding led \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513021 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Led: Used altera_avalon_pio 18.1 (instead of 16.1) " "Led: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module led " "2022.06.01.12:05:13 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 16.1\] " "2022.06.01.12:05:13 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513021 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mipi_pwdn_n: Used altera_avalon_pio 18.1 (instead of 16.1) " "Mipi_pwdn_n: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module mipi_pwdn_n " "2022.06.01.12:05:13 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Adding mipi_reset_n \[altera_avalon_pio 16.1\] " "2022.06.01.12:05:13 Progress: Adding mipi_reset_n \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513021 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mipi_reset_n: Used altera_avalon_pio 18.1 (instead of 16.1) " "Mipi_reset_n: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module mipi_reset_n " "2022.06.01.12:05:13 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Adding nios2_gen2 \[altera_nios2_gen2 16.1\] " "2022.06.01.12:05:13 Progress: Adding nios2_gen2 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513027 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_gen2: Used altera_nios2_gen2 18.1 (instead of 16.1) " "Nios2_gen2: Used altera_nios2_gen2 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module nios2_gen2 " "2022.06.01.12:05:13 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\] " "2022.06.01.12:05:13 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513184 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 16.1) " "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module onchip_memory2_0 " "2022.06.01.12:05:13 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\] " "2022.06.01.12:05:13 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513207 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sdram: Used altera_avalon_new_sdram_controller 18.1 (instead of 16.1) " "Sdram: Used altera_avalon_new_sdram_controller 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module sdram " "2022.06.01.12:05:13 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Adding sw \[altera_avalon_pio 16.1\] " "2022.06.01.12:05:13 Progress: Adding sw \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513236 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sw: Used altera_avalon_pio 18.1 (instead of 16.1) " "Sw: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module sw " "2022.06.01.12:05:13 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\] " "2022.06.01.12:05:13 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513236 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sysid_qsys: Used altera_avalon_sysid_qsys 18.1 (instead of 16.1) " "Sysid_qsys: Used altera_avalon_sysid_qsys 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module sysid_qsys " "2022.06.01.12:05:13 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Adding timer \[altera_avalon_timer 16.1\] " "2022.06.01.12:05:13 Progress: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513259 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer: Used altera_avalon_timer 18.1 (instead of 16.1) " "Timer: Used altera_avalon_timer 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module timer " "2022.06.01.12:05:13 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Adding uart_0 \[altera_avalon_uart 16.1\] " "2022.06.01.12:05:13 Progress: Adding uart_0 \[altera_avalon_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513321 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart_0: Used altera_avalon_uart 18.1 (instead of 16.1) " "Uart_0: Used altera_avalon_uart 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Design Software" 0 -1 1654081513360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing module uart_0 " "2022.06.01.12:05:13 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Building connections " "2022.06.01.12:05:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Parameterizing connections " "2022.06.01.12:05:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:13 Progress: Validating " "2022.06.01.12:05:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081513439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.12:05:14 Progress: Done reading input file " "2022.06.01.12:05:14 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081514815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II. " "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081515644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081515647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081515647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081515647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081515647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081515647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081515647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH " "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081517292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081520564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0 " "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081520588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081520598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14 " "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081520609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\" " "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081525994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\" " "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081525995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081528474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\" " "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081532336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\" " "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081541634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\" " "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=/tmp/alt9144_6689074965270981613.dir/0011_jtag_uart_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=/tmp/alt9144_6689074965270981613.dir/0011_jtag_uart_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'Qsys_key' " "Key: Starting RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=/tmp/alt9144_6689074965270981613.dir/0012_key_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=/tmp/alt9144_6689074965270981613.dir/0012_key_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'Qsys_key' " "Key: Done RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"Qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"Qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'Qsys_led' " "Led: Starting RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=/tmp/alt9144_6689074965270981613.dir/0013_led_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=/tmp/alt9144_6689074965270981613.dir/0013_led_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'Qsys_led' " "Led: Done RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"Qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"Qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=/tmp/alt9144_6689074965270981613.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \] " "Mipi_pwdn_n:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=/tmp/alt9144_6689074965270981613.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081543872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\" " "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=/tmp/alt9144_6689074965270981613.dir/0015_onchip_memory2_0_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=/tmp/alt9144_6689074965270981613.dir/0015_onchip_memory2_0_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'Qsys_sdram' " "Sdram: Starting RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=/tmp/alt9144_6689074965270981613.dir/0016_sdram_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=/tmp/alt9144_6689074965270981613.dir/0016_sdram_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'Qsys_sdram' " "Sdram: Done RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'Qsys_sw' " "Sw: Starting RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=/tmp/alt9144_6689074965270981613.dir/0017_sw_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=/tmp/alt9144_6689074965270981613.dir/0017_sw_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081544882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'Qsys_sw' " "Sw: Done RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'Qsys_timer' " "Timer: Starting RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=/tmp/alt9144_6689074965270981613.dir/0019_timer_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=/tmp/alt9144_6689074965270981613.dir/0019_timer_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'Qsys_timer' " "Timer: Done RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'Qsys_uart_0' " "Uart_0: Starting RTL generation for module 'Qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=/tmp/alt9144_6689074965270981613.dir/0020_uart_0_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0020_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=/tmp/alt9144_6689074965270981613.dir/0020_uart_0_gen/ --quartus_dir=/home/joachimls/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9144_6689074965270981613.dir/0020_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'Qsys_uart_0' " "Uart_0: Done RTL generation for module 'Qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"Qsys\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"Qsys\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081545752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081547976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081548023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081548100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081549533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081549766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_packet_write_address_au_l_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxbin2 \"vfb_writer_packet_write_address_au_l_muxinst\" " "Vfb_writer_packet_write_address_au_l_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxbin2 \"vfb_writer_packet_write_address_au_l_muxinst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_packet_write_address_au: \"alt_vip_vfb_0\" instantiated alt_au \"vfb_writer_packet_write_address_au\" " "Vfb_writer_packet_write_address_au: \"alt_vip_vfb_0\" instantiated alt_au \"vfb_writer_packet_write_address_au\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_overflow_flag_reg: \"alt_vip_vfb_0\" instantiated alt_reg \"vfb_writer_overflow_flag_reg\" " "Vfb_writer_overflow_flag_reg: \"alt_vip_vfb_0\" instantiated alt_reg \"vfb_writer_overflow_flag_reg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_length_counter_au_enable_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxhot16 \"vfb_writer_length_counter_au_enable_muxinst\" " "Vfb_writer_length_counter_au_enable_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxhot16 \"vfb_writer_length_counter_au_enable_muxinst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Din: \"alt_vip_vfb_0\" instantiated alt_avalon_st_input \"din\" " "Din: \"alt_vip_vfb_0\" instantiated alt_avalon_st_input \"din\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dout: \"alt_vip_vfb_0\" instantiated alt_avalon_st_output \"dout\" " "Dout: \"alt_vip_vfb_0\" instantiated alt_avalon_st_output \"dout\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_master: \"alt_vip_vfb_0\" instantiated alt_avalon_mm_bursting_master_fifo \"read_master\" " "Read_master: \"alt_vip_vfb_0\" instantiated alt_avalon_mm_bursting_master_fifo \"read_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_master_pull: \"alt_vip_vfb_0\" instantiated alt_cusp_pulling_width_adapter \"read_master_pull\" " "Read_master_pull: \"alt_vip_vfb_0\" instantiated alt_cusp_pulling_width_adapter \"read_master_pull\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Write_master_push: \"alt_vip_vfb_0\" instantiated alt_cusp_pushing_width_adapter \"write_master_push\" " "Write_master_push: \"alt_vip_vfb_0\" instantiated alt_cusp_pushing_width_adapter \"write_master_push\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pc0: \"alt_vip_vfb_0\" instantiated alt_pc \"pc0\" " "Pc0: \"alt_vip_vfb_0\" instantiated alt_pc \"pc0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fu_id_4494_line325_93: \"alt_vip_vfb_0\" instantiated alt_cmp \"fu_id_4494_line325_93\" " "Fu_id_4494_line325_93: \"alt_vip_vfb_0\" instantiated alt_cmp \"fu_id_4494_line325_93\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clocksource: \"alt_vip_vfb_0\" instantiated alt_cusp_testbench_clock \"clocksource\" " "Clocksource: \"alt_vip_vfb_0\" instantiated alt_cusp_testbench_clock \"clocksource\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu' " "Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=/tmp/alt9144_6689074965270981613.dir/0023_cpu_gen/ --quartus_bindir=/home/joachimls/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9144_6689074965270981613.dir/0023_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/joachimls/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/joachimls/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/joachimls/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=/tmp/alt9144_6689074965270981613.dir/0023_cpu_gen/ --quartus_bindir=/home/joachimls/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9144_6689074965270981613.dir/0023_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081550297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:50 (*) Starting Nios II generation " "Cpu: # 2022.06.01 12:05:50 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:50 (*)   Checking for plaintext license. " "Cpu: # 2022.06.01 12:05:50 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:51 (*)   Couldn't query license setup in Quartus directory /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2022.06.01 12:05:51 (*)   Couldn't query license setup in Quartus directory /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.06.01 12:05:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:51 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.06.01 12:05:51 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:51 (*)   Plaintext license not found. " "Cpu: # 2022.06.01 12:05:51 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:51 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.06.01 12:05:51 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:52 (*)   Couldn't query license setup in Quartus directory /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2022.06.01 12:05:52 (*)   Couldn't query license setup in Quartus directory /home/joachimls/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.06.01 12:05:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:52 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.06.01 12:05:52 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:52 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.06.01 12:05:52 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:52 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.06.01 12:05:52 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:52 (*)   Creating all objects for CPU " "Cpu: # 2022.06.01 12:05:52 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:52 (*)     Testbench " "Cpu: # 2022.06.01 12:05:52 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:52 (*)     Instruction decoding " "Cpu: # 2022.06.01 12:05:52 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:52 (*)       Instruction fields " "Cpu: # 2022.06.01 12:05:52 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:52 (*)       Instruction decodes " "Cpu: # 2022.06.01 12:05:52 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:53 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.06.01 12:05:53 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:53 (*)       Instruction controls " "Cpu: # 2022.06.01 12:05:53 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:53 (*)     Pipeline frontend " "Cpu: # 2022.06.01 12:05:53 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:53 (*)     Pipeline backend " "Cpu: # 2022.06.01 12:05:53 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:55 (*)   Generating RTL from CPU objects " "Cpu: # 2022.06.01 12:05:55 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:57 (*)   Creating encrypted RTL " "Cpu: # 2022.06.01 12:05:57 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 12:05:58 (*) Done Nios II generation " "Cpu: # 2022.06.01 12:05:58 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu' " "Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\" " "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\" " "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\" " "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081558964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"Qsys\" with 68 modules, 143 files " "Qsys: Done \"Qsys\" with 68 modules, 143 files" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1654081559415 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Qsys.qsys " "Finished elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1654081561719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FpsMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file FpsMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "FpsMonitor.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/STREAM_REG.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/STREAM_REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_REG " "Found entity 1: STREAM_REG" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_D8M_VIP.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_D8M_VIP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_D8M_VIP " "Found entity 1: DE10_LITE_D8M_VIP" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562160 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "STREAM_REG_TEST.v(14) " "Verilog HDL information at STREAM_REG_TEST.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "ip/EEE_IMGPROC/STREAM_REG_TEST.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1654081562162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/STREAM_REG_TEST.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/STREAM_REG_TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_REG_TEST " "Found entity 1: STREAM_REG_TEST" {  } { { "ip/EEE_IMGPROC/STREAM_REG_TEST.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/MSG_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/MSG_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSG_FIFO " "Found entity 1: MSG_FIFO" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/EEE_IMGPROC/EEE_IMGPROC.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/EEE_IMGPROC.v" { { "Info" "ISGN_ENTITY_NAME" "1 EEE_IMGPROC " "Found entity 1: EEE_IMGPROC" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/Qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/Qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys " "Found entity 1: Qsys" {  } { { "db/ip/Qsys/Qsys.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Bayer2RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Bayer2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "db/ip/Qsys/submodules/Bayer2RGB.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer2RGB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Bayer_LineBuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Bayer_LineBuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "db/ip/Qsys/submodules/Bayer_LineBuffer.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer_LineBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/CAMERA_Bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/CAMERA_Bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "db/ip/Qsys/submodules/CAMERA_Bayer.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/CAMERA_Bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/CAMERA_RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/CAMERA_RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "db/ip/Qsys/submodules/CAMERA_RGB.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/CAMERA_RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/EEE_IMGPROC.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/EEE_IMGPROC.v" { { "Info" "ISGN_ENTITY_NAME" "1 EEE_IMGPROC " "Found entity 1: EEE_IMGPROC" {  } { { "db/ip/Qsys/submodules/EEE_IMGPROC.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/F_VCM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/F_VCM.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "db/ip/Qsys/submodules/F_VCM.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/I2C_VCM_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/I2C_VCM_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Config " "Found entity 1: I2C_VCM_Config" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Config.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Config.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/I2C_VCM_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/I2C_VCM_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Controller " "Found entity 1: I2C_VCM_Controller" {  } { { "db/ip/Qsys/submodules/I2C_VCM_Controller.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081562184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081562184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0-rtl" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0 " "Found entity 1: Qsys_alt_vip_vfb_0" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0_tb-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0_tb-rtl" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564069 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0_tb " "Found entity 1: Qsys_alt_vip_vfb_0_tb" {  } { { "db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/Qsys/submodules/Qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_altpll_0_dffpipe_l2c " "Found entity 1: Qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564071 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_altpll_0_stdsync_sv6 " "Found entity 2: Qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564071 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_altpll_0_altpll_u3t2 " "Found entity 3: Qsys_altpll_0_altpll_u3t2" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564071 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_altpll_0 " "Found entity 4: Qsys_altpll_0" {  } { { "db/ip/Qsys/submodules/Qsys_altpll_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_irq_mapper " "Found entity 1: Qsys_irq_mapper" {  } { { "db/ip/Qsys/submodules/Qsys_irq_mapper.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/Qsys/submodules/Qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: Qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564074 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_jtag_uart_scfifo_w " "Found entity 2: Qsys_jtag_uart_scfifo_w" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564074 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: Qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564074 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_jtag_uart_scfifo_r " "Found entity 4: Qsys_jtag_uart_scfifo_r" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564074 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_jtag_uart " "Found entity 5: Qsys_jtag_uart" {  } { { "db/ip/Qsys/submodules/Qsys_jtag_uart.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_key " "Found entity 1: Qsys_key" {  } { { "db/ip/Qsys/submodules/Qsys_key.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_led " "Found entity 1: Qsys_led" {  } { { "db/ip/Qsys/submodules/Qsys_led.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mipi_pwdn_n " "Found entity 1: Qsys_mipi_pwdn_n" {  } { { "db/ip/Qsys/submodules/Qsys_mipi_pwdn_n.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0 " "Found entity 1: Qsys_mm_interconnect_0" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564100 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router " "Found entity 2: Qsys_mm_interconnect_0_router" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564102 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_001 " "Found entity 2: Qsys_mm_interconnect_0_router_001" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564103 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_002 " "Found entity 2: Qsys_mm_interconnect_0_router_002" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564105 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_006 " "Found entity 2: Qsys_mm_interconnect_0_router_006" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1 " "Found entity 1: Qsys_mm_interconnect_1" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_demux " "Found entity 1: Qsys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_mux " "Found entity 1: Qsys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564128 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router " "Found entity 2: Qsys_mm_interconnect_1_router" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081564129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564130 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router_002 " "Found entity 2: Qsys_mm_interconnect_1_router_002" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_demux " "Found entity 1: Qsys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_mux " "Found entity 1: Qsys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2 " "Found entity 1: Qsys_nios2_gen2" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081564134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081564134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_ic_data_module " "Found entity 1: Qsys_nios2_gen2_cpu_ic_data_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_nios2_gen2_cpu_ic_tag_module " "Found entity 2: Qsys_nios2_gen2_cpu_ic_tag_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_nios2_gen2_cpu_bht_module " "Found entity 3: Qsys_nios2_gen2_cpu_bht_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: Qsys_nios2_gen2_cpu_register_bank_a_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: Qsys_nios2_gen2_cpu_register_bank_b_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_nios2_gen2_cpu_dc_tag_module " "Found entity 6: Qsys_nios2_gen2_cpu_dc_tag_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_nios2_gen2_cpu_dc_data_module " "Found entity 7: Qsys_nios2_gen2_cpu_dc_data_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_nios2_gen2_cpu_dc_victim_module " "Found entity 8: Qsys_nios2_gen2_cpu_dc_victim_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: Qsys_nios2_gen2_cpu_nios2_oci_debug" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: Qsys_nios2_gen2_cpu_nios2_oci_break" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: Qsys_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: Qsys_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: Qsys_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: Qsys_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: Qsys_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: Qsys_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: Qsys_nios2_gen2_cpu_nios2_oci_pib" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: Qsys_nios2_gen2_cpu_nios2_oci_im" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "22 Qsys_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: Qsys_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "23 Qsys_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: Qsys_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "24 Qsys_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: Qsys_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "25 Qsys_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: Qsys_nios2_gen2_cpu_nios2_ocimem" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "26 Qsys_nios2_gen2_cpu_nios2_oci " "Found entity 26: Qsys_nios2_gen2_cpu_nios2_oci" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""} { "Info" "ISGN_ENTITY_NAME" "27 Qsys_nios2_gen2_cpu " "Found entity 27: Qsys_nios2_gen2_cpu" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_tck" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_mult_cell " "Found entity 1: Qsys_nios2_gen2_cpu_mult_cell" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_mult_cell.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_test_bench " "Found entity 1: Qsys_nios2_gen2_cpu_test_bench" {  } { { "db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_test_bench.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_onchip_memory2_0 " "Found entity 1: Qsys_onchip_memory2_0" {  } { { "db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_input_efifo_module " "Found entity 1: Qsys_sdram_input_efifo_module" {  } { { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565230 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram " "Found entity 2: Qsys_sdram" {  } { { "db/ip/Qsys/submodules/Qsys_sdram.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Qsys_sdram_test_component.v(236) " "Verilog HDL warning at Qsys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/Qsys/submodules/Qsys_sdram_test_component.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1654081565232 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Qsys_sdram_test_component.v(237) " "Verilog HDL warning at Qsys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/Qsys/submodules/Qsys_sdram_test_component.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1654081565232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/Qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_test_component_ram_module " "Found entity 1: Qsys_sdram_test_component_ram_module" {  } { { "db/ip/Qsys/submodules/Qsys_sdram_test_component.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565233 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram_test_component " "Found entity 2: Qsys_sdram_test_component" {  } { { "db/ip/Qsys/submodules/Qsys_sdram_test_component.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sw " "Found entity 1: Qsys_sw" {  } { { "db/ip/Qsys/submodules/Qsys_sw.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sysid_qsys " "Found entity 1: Qsys_sysid_qsys" {  } { { "db/ip/Qsys/submodules/Qsys_sysid_qsys.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_timer " "Found entity 1: Qsys_timer" {  } { { "db/ip/Qsys/submodules/Qsys_timer.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/Qsys_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/Qsys/submodules/Qsys_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_uart_0_tx " "Found entity 1: Qsys_uart_0_tx" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565243 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_uart_0_rx_stimulus_source " "Found entity 2: Qsys_uart_0_rx_stimulus_source" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565243 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_uart_0_rx " "Found entity 3: Qsys_uart_0_rx" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565243 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_uart_0_regs " "Found entity 4: Qsys_uart_0_regs" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565243 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_uart_0 " "Found entity 5: Qsys_uart_0" {  } { { "db/ip/Qsys/submodules/Qsys_uart_0.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_AUTO_FOCUS " "Found entity 1: TERASIC_AUTO_FOCUS" {  } { { "db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/TERASIC_CAMERA.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/TERASIC_CAMERA.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "db/ip/Qsys/submodules/TERASIC_CAMERA.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_CAMERA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/VCM_CTRL_P.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/VCM_CTRL_P.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "db/ip/Qsys/submodules/VCM_CTRL_P.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "db/ip/Qsys/submodules/add2.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "db/ip/Qsys/submodules/add4.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp181_asc_carrypropagator-WYSI" {  } { { "db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp181_addsubcarry-RTL " "Found design unit 2: alt_cusp181_addsubcarry-RTL" {  } { { "db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565252 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_asc_carrypropagator " "Found entity 1: alt_cusp181_asc_carrypropagator" {  } { { "db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565252 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp181_addsubcarry " "Found entity 2: alt_cusp181_addsubcarry" {  } { { "db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_atlantic_reporter-rtl " "Found design unit 1: alt_cusp181_atlantic_reporter-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565253 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_atlantic_reporter " "Found entity 1: alt_cusp181_atlantic_reporter" {  } { { "db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_AU-rtl " "Found design unit 1: ALT_CUSP181_AU-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_au.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565254 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP181_AU " "Found entity 1: ALT_CUSP181_AU" {  } { { "db/ip/Qsys/submodules/alt_cusp181_au.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_cusp181_avalon_mm_bursting_master_fifo-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565256 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_avalon_mm_bursting_master_fifo " "Found entity 1: alt_cusp181_avalon_mm_bursting_master_fifo" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_avalon_st_input-rtl " "Found design unit 1: alt_cusp181_avalon_st_input-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565257 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_avalon_st_input " "Found entity 1: alt_cusp181_avalon_st_input" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP181_AVALON_ST_OUTPUT-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565258 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP181_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP181_AVALON_ST_OUTPUT" {  } { { "db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_clock_reset-rtl " "Found design unit 1: alt_cusp181_clock_reset-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565259 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_clock_reset " "Found entity 1: alt_cusp181_clock_reset" {  } { { "db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_cmp-rtl " "Found design unit 1: alt_cusp181_cmp-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_cmp.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565260 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_cmp " "Found entity 1: alt_cusp181_cmp" {  } { { "db/ip/Qsys/submodules/alt_cusp181_cmp.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_fifo-rtl " "Found design unit 1: alt_cusp181_fifo-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565262 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_fifo " "Found entity 1: alt_cusp181_fifo" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_fifo_usedw_calculator-rtl " "Found design unit 1: alt_cusp181_fifo_usedw_calculator-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565263 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_fifo_usedw_calculator " "Found entity 1: alt_cusp181_fifo_usedw_calculator" {  } { { "db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_general_fifo-rtl " "Found design unit 1: alt_cusp181_general_fifo-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565264 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_general_fifo " "Found entity 1: alt_cusp181_general_fifo" {  } { { "db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_gray_clock_crosser-rtl " "Found design unit 1: alt_cusp181_gray_clock_crosser-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565265 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_gray_clock_crosser " "Found entity 1: alt_cusp181_gray_clock_crosser" {  } { { "db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_logic_fifo-rtl " "Found design unit 1: alt_cusp181_logic_fifo-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565266 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_logic_fifo " "Found entity 1: alt_cusp181_logic_fifo" {  } { { "db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_muxbin2-rtl " "Found design unit 1: alt_cusp181_muxbin2-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565267 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_muxbin2 " "Found entity 1: alt_cusp181_muxbin2" {  } { { "db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_muxhot16-rtl " "Found design unit 1: alt_cusp181_muxhot16-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565267 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_muxhot16 " "Found entity 1: alt_cusp181_muxhot16" {  } { { "db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_one_bit_delay-rtl " "Found design unit 1: alt_cusp181_one_bit_delay-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565268 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_one_bit_delay " "Found entity 1: alt_cusp181_one_bit_delay" {  } { { "db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_one_bit_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/Qsys/submodules/alt_cusp181_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_PACKAGE (altera) " "Found design unit 1: ALT_CUSP181_PACKAGE (altera)" {  } { { "db/ip/Qsys/submodules/alt_cusp181_package.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565277 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP181_PACKAGE-body " "Found design unit 2: ALT_CUSP181_PACKAGE-body" {  } { { "db/ip/Qsys/submodules/alt_cusp181_package.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" 3655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pc-syn " "Found design unit 1: alt_cusp181_pc-syn" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pc.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565279 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pc " "Found entity 1: alt_cusp181_pc" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pc.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pulling_width_adapter-rtl " "Found design unit 1: alt_cusp181_pulling_width_adapter-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565280 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pulling_width_adapter " "Found entity 1: alt_cusp181_pulling_width_adapter" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pushing_width_adapter-rtl " "Found design unit 1: alt_cusp181_pushing_width_adapter-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565281 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pushing_width_adapter " "Found entity 1: alt_cusp181_pushing_width_adapter" {  } { { "db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_ram_fifo-rtl " "Found design unit 1: alt_cusp181_ram_fifo-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565282 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_ram_fifo " "Found entity 1: alt_cusp181_ram_fifo" {  } { { "db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_reg-rtl " "Found design unit 1: alt_cusp181_reg-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_reg.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565283 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_reg " "Found entity 1: alt_cusp181_reg" {  } { { "db/ip/Qsys/submodules/alt_cusp181_reg.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_std_logic_vector_delay-rtl " "Found design unit 1: alt_cusp181_std_logic_vector_delay-rtl" {  } { { "db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565284 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_std_logic_vector_delay " "Found entity 1: alt_cusp181_std_logic_vector_delay" {  } { { "db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565290 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1654081565292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_sync.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1654081565301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_to_binary.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "db/ip/Qsys/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/Qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/Qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/Qsys/submodules/altera_default_burst_converter.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/Qsys/submodules/altera_incr_burst_converter.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565316 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565325 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565325 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565325 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565325 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/Qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/Qsys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565341 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/Qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/Qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/Qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/Qsys/submodules/altera_reset_controller.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/Qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/Qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/Qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1654081565362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/Qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/Qsys/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/Qsys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/Qsys/submodules/i2c_master_top.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "db/ip/Qsys/submodules/i2c_opencores.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Qsys/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "db/ip/Qsys/submodules/rgb_fifo.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/rgb_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654081565375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1654081565375 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "i EEE_IMGPROC.v(137) " "Verilog HDL error at EEE_IMGPROC.v(137): value must not be assigned to nonvariable \"i\"" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 137 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Design Software" 0 -1 1654081565456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg " "Generated suppressed messages file /home/joachimls/Imperial/ProjectEE2/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1654081565573 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1277 " "Peak virtual memory: 1277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654081565606 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun  1 12:06:05 2022 " "Processing ended: Wed Jun  1 12:06:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654081565606 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654081565606 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:52 " "Total CPU time (on all processors): 00:02:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654081565606 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1654081565606 ""}
