
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    44969000                       # Number of ticks simulated
final_tick                                   44969000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173048                       # Simulator instruction rate (inst/s)
host_op_rate                                   180335                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15701984                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733968                       # Number of bytes of host memory used
host_seconds                                     2.86                       # Real time elapsed on the host
sim_insts                                      495586                       # Number of instructions simulated
sim_ops                                        516458                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         38080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         28352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             133504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        38080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 25                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        846805577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        630478774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         74006538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         25617648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         72583335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         24194445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         72583335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         24194445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         72583335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         24194445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         74006538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         27040850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         72583335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         24194445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         75429740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         25617648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         75429740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         25617648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         74006538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         25617648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         75429740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         25617648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         78276146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         25617648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         74006538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         25617648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         75429740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         25617648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         74006538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         25617648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         71160133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         25617648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2968800729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    846805577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     74006538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     72583335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     72583335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     72583335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     74006538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     72583335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     75429740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     75429740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     74006538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     75429740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     78276146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     74006538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     75429740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     74006538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     71160133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1958326847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        35580066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35580066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        35580066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       846805577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       630478774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        74006538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        25617648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        72583335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        24194445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        72583335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        24194445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        72583335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        24194445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        74006538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        27040850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        72583335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        24194445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        75429740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        25617648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        75429740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        25617648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        74006538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        25617648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        75429740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        25617648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        78276146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        25617648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        74006538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        25617648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        75429740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        25617648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        74006538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        25617648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        71160133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        25617648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3004380796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2087                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         25                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2087                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       25                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 131200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  133568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           21                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        27                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      44961500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2087                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   25                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     32                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.685279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.567634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.721945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          187     47.46%     47.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     13.96%     61.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29      7.36%     68.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      5.08%     73.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      4.06%     77.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      2.54%     80.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      3.30%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.27%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           59     14.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          394                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     84115250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               122552750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10250000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     41031.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59781.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2917.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2970.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1644                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21288.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2388960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1303500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11271000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26687970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               124500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               44318730                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1129.859273                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        28500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37909750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1193400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             22970430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3365250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30375690                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            775.063056                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      7808250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33242750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 10991                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            8676                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             977                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               7961                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  4741                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           59.552820                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   940                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                512                       # Number of system calls
system.cpu00.numCycles                          89939                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            19509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        60437                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     10991                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             5681                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       33323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2129                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    6604                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 620                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            53898                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.297581                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.704082                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  41980     77.89%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    859      1.59%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   1234      2.29%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    702      1.30%     83.07% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                    882      1.64%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    578      1.07%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   1005      1.86%     87.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   1208      2.24%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                   5450     10.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              53898                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.122205                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.671978                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  16032                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               27167                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                    8360                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                1578                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  761                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                968                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 314                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                61305                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1145                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  761                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  16954                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  3066                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        13164                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                    8962                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               10991                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                59161                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                  754                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                   88                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                 9723                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             69707                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              282033                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          77385                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               49805                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  19902                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              158                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          157                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    6459                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               8332                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              8675                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             602                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            568                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    55882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               303                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   48400                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             560                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         14505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        42520                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           75                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        53898                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.897993                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.509488                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             37275     69.16%     69.16% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              3741      6.94%     76.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              2250      4.17%     80.27% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3              2369      4.40%     84.67% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4              8263     15.33%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         53898                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               31808     65.72%     65.72% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               1376      2.84%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     68.56% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     68.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     68.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.57% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.57% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               7557     15.61%     84.18% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              7656     15.82%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                48400                       # Type of FU issued
system.cpu00.iq.rate                         0.538143                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.000021                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           151203                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           70719                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        46583                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                48373                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            125                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2839                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1536                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          106                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  761                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  1959                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 982                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             56193                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             219                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                8332                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               8675                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              152                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 959                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          185                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          548                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                733                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               47549                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                7195                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             851                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           8                       # number of nop insts executed
system.cpu00.iew.exec_refs                      14683                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   7007                       # Number of branches executed
system.cpu00.iew.exec_stores                     7488                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.528681                       # Inst execution rate
system.cpu00.iew.wb_sent                        46902                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       46611                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   26943                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   59011                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.518251                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.456576                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         14525                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             674                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        51644                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.807064                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.807634                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        38670     74.88%     74.88% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         4422      8.56%     83.44% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         2131      4.13%     87.57% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         1177      2.28%     89.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         1855      3.59%     93.44% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         1163      2.25%     95.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          648      1.25%     96.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          282      0.55%     97.49% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8         1296      2.51%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        51644                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              35668                       # Number of instructions committed
system.cpu00.commit.committedOps                41680                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        12632                       # Number of memory references committed
system.cpu00.commit.loads                        5493                       # Number of loads committed
system.cpu00.commit.membars                       120                       # Number of memory barriers committed
system.cpu00.commit.branches                     6075                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   36241                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                360                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          27724     66.52%     66.52% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          1321      3.17%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.69% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          5493     13.18%     82.87% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         7139     17.13%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           41680                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                1296                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     105889                       # The number of ROB reads
system.cpu00.rob.rob_writes                    114675                       # The number of ROB writes
system.cpu00.timesIdled                           400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         36041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     35668                       # Number of Instructions Simulated
system.cpu00.committedOps                       41680                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.521560                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.521560                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.396580                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.396580                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  60409                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 27097                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  162378                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  28639                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 16063                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  118                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              40                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         220.388543                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             10350                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             394                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           26.269036                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   220.388543                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.215223                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.215223                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.345703                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           28220                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          28220                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         6505                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          6505                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3721                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3721                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           51                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        10226                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          10226                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        10231                       # number of overall hits
system.cpu00.dcache.overall_hits::total         10231                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          279                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          279                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         3265                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         3265                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         3544                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3544                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         3544                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3544                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     16271245                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     16271245                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    194745707                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    194745707                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       180250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       180250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        39499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        39499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    211016952                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    211016952                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    211016952                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    211016952                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         6784                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         6784                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         6986                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         6986                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        13770                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        13770                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        13775                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        13775                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.041126                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.041126                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.467363                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.467363                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.257371                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.257371                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.257278                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.257278                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 58319.874552                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 58319.874552                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 59646.464625                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 59646.464625                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        36050                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        36050                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 13166.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 13166.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 59542.029345                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 59542.029345                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 59542.029345                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 59542.029345                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          465                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu00.dcache.writebacks::total              25                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          118                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2964                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2964                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         3082                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         3082                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         3082                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         3082                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          161                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          301                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          301                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          462                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          462                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     10356250                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     10356250                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     18989763                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     18989763                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       163750                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       163750                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        29001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        29001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     29346013                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     29346013                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     29346013                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     29346013                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.023732                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.023732                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.043086                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.043086                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.033551                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.033551                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.033539                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.033539                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 64324.534161                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 64324.534161                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 63088.913621                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 63088.913621                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        32750                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        32750                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         9667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         9667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 63519.508658                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 63519.508658                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 63519.508658                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 63519.508658                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             219                       # number of replacements
system.cpu00.icache.tags.tagsinuse         259.905910                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              5813                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             595                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            9.769748                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   259.905910                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.507629                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.507629                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           13803                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          13803                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         5813                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          5813                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         5813                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           5813                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         5813                       # number of overall hits
system.cpu00.icache.overall_hits::total          5813                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          791                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          791                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          791                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          791                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          791                       # number of overall misses
system.cpu00.icache.overall_misses::total          791                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     44949000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     44949000                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     44949000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     44949000                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     44949000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     44949000                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         6604                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         6604                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         6604                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         6604                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         6604                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         6604                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.119776                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.119776                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.119776                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.119776                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.119776                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.119776                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 56825.537295                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 56825.537295                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 56825.537295                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 56825.537295                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 56825.537295                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 56825.537295                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          195                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          195                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          195                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          596                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          596                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          596                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          596                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          596                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          596                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     34280500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     34280500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     34280500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     34280500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     34280500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     34280500                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.090248                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.090248                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.090248                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.090248                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.090248                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.090248                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 57517.617450                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 57517.617450                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 57517.617450                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 57517.617450                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 57517.617450                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 57517.617450                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 12229                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           11595                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             158                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               9326                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  6276                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           67.295732                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   279                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          23852                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             3190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        53691                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     12229                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             6555                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       14739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   425                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    1749                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  76                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            18162                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.099604                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.764302                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  10380     57.15%     57.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    253      1.39%     58.55% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                     84      0.46%     59.01% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    283      1.56%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    219      1.21%     61.77% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    230      1.27%     63.04% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    193      1.06%     64.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                    319      1.76%     65.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   6201     34.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              18162                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.512703                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      2.251006                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   4387                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                6620                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    2598                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                4372                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  185                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                293                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                52397                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  185                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   4779                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  1380                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         2233                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    6526                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3059                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                51442                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 2685                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                   90                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands             88476                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              249871                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          70488                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               79713                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   8759                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               65                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           64                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    7449                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               7643                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1278                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             572                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            613                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    50569                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               111                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   48043                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             428                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          4942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        16238                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        18162                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       2.645248                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.809423                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              5201     28.64%     28.64% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1               777      4.28%     32.91% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2               557      3.07%     35.98% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3               356      1.96%     37.94% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             11271     62.06%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         18162                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               38434     80.00%     80.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                772      1.61%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.61% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               7765     16.16%     97.77% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1072      2.23%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                48043                       # Type of FU issued
system.cpu01.iq.rate                         2.014213                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.000021                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           114673                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           55636                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        47272                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                48044                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          792                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          325                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           56                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          432                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  185                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   638                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 544                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             50683                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              26                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                7643                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1278                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               51                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 531                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           70                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                135                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               47946                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                7724                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts              93                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                       8767                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  10442                       # Number of branches executed
system.cpu01.iew.exec_stores                     1043                       # Number of stores executed
system.cpu01.iew.exec_rate                   2.010146                       # Inst execution rate
system.cpu01.iew.wb_sent                        47348                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       47272                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   34269                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   67977                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.981888                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.504126                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          4883                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             131                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        17462                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.619288                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.502287                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         5876     33.65%     33.65% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         1967     11.26%     44.91% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          317      1.82%     46.73% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         3718     21.29%     68.02% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          165      0.94%     68.97% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3839     21.98%     90.95% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          190      1.09%     92.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          132      0.76%     92.80% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         1258      7.20%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        17462                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              44304                       # Number of instructions committed
system.cpu01.commit.committedOps                45738                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         7804                       # Number of memory references committed
system.cpu01.commit.loads                        6851                       # Number of loads committed
system.cpu01.commit.membars                        55                       # Number of memory barriers committed
system.cpu01.commit.branches                    10181                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   35804                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                151                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          37163     81.25%     81.25% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           771      1.69%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.94% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          6851     14.98%     97.92% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          953      2.08%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           45738                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                1258                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      66227                       # The number of ROB reads
system.cpu01.rob.rob_writes                    102013                       # The number of ROB writes
system.cpu01.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      66086                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     44304                       # Number of Instructions Simulated
system.cpu01.committedOps                       45738                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.538371                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.538371                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.857454                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.857454                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  65258                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 21936                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  165198                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  60299                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  9176                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           9.419300                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              7976                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          120.848485                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     9.419300                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.009199                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.009199                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           16420                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          16420                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         7058                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          7058                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          922                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          922                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data         7980                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           7980                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         7982                       # number of overall hits
system.cpu01.dcache.overall_hits::total          7982                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          154                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          154                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           25                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            3                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            3                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          179                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          179                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          182                       # number of overall misses
system.cpu01.dcache.overall_misses::total          182                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      8593347                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      8593347                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      3676244                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      3676244                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        36500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        36500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        40500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        40500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     12269591                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     12269591                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     12269591                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     12269591                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         7212                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         7212                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          947                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          947                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         8159                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         8159                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         8164                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         8164                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.021353                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.021353                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.026399                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.026399                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.021939                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.021939                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.022293                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022293                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 55800.954545                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 55800.954545                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 147049.760000                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 147049.760000                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 12166.666667                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 12166.666667                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data        13500                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total        13500                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 68545.201117                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 68545.201117                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 67415.335165                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 67415.335165                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs          487                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          158                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    16.233333                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          158                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           88                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data          103                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data          103                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           66                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            3                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           76                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           78                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      3223551                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      3223551                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      1150003                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      1150003                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        31500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        31500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      4373554                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      4373554                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      4392054                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      4392054                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.009151                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.009151                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.010560                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.010560                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.009315                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.009315                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.009554                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.009554                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 48841.681818                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 48841.681818                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 115000.300000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 115000.300000                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         9250                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data        10500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total        10500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 57546.763158                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 57546.763158                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 56308.384615                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 56308.384615                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          10.092909                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              1672                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           32.153846                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    10.092909                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.019713                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.019713                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3550                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3550                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         1672                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1672                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         1672                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1672                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         1672                       # number of overall hits
system.cpu01.icache.overall_hits::total          1672                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           77                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           77                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           77                       # number of overall misses
system.cpu01.icache.overall_misses::total           77                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      6915000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      6915000                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      6915000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      6915000                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      6915000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      6915000                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         1749                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1749                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         1749                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1749                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         1749                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1749                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.044025                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.044025                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.044025                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.044025                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.044025                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.044025                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 89805.194805                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 89805.194805                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 89805.194805                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 89805.194805                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 89805.194805                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 89805.194805                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs          151                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          151                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           25                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           25                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           25                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           52                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           52                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      5330000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      5330000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      5330000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      5330000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      5330000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      5330000                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.029731                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.029731                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.029731                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.029731                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.029731                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.029731                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst       102500                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total       102500                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst       102500                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total       102500                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst       102500                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total       102500                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 11245                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           10640                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             149                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              10909                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  5775                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           52.937941                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   263                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          23326                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             3003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        49777                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     11245                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             6038                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       14633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   401                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    1681                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  76                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            17857                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.924455                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.721916                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  10622     59.48%     59.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    241      1.35%     60.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                     80      0.45%     61.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    259      1.45%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    203      1.14%     63.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    235      1.32%     65.18% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    178      1.00%     66.18% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    323      1.81%     67.99% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   5716     32.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              17857                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.482080                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.133971                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   4078                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                7178                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    2462                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                3966                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  173                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                277                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                48365                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  173                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   4461                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  1268                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         3131                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    5991                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2833                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                47514                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 2431                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  129                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands             81387                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              230745                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          65198                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               73162                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   8221                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               74                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           74                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    7246                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               7134                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1223                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             514                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            536                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    46715                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               114                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   44300                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             433                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          4694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        15614                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        17857                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       2.480820                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.861762                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              5855     32.79%     32.79% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1               770      4.31%     37.10% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2               548      3.07%     40.17% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3               302      1.69%     41.86% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             10382     58.14%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         17857                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               35276     79.63%     79.63% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                772      1.74%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.37% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               7230     16.32%     97.69% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1022      2.31%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                44300                       # Type of FU issued
system.cpu02.iq.rate                         1.899168                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.000068                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           106889                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           51537                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        43542                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                44303                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          771                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          316                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          423                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  173                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   598                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 353                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             46832                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                7134                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1223                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               62                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 338                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           61                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                124                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               44202                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                7198                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts              94                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       8191                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   9536                       # Number of branches executed
system.cpu02.iew.exec_stores                      993                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.894967                       # Inst execution rate
system.cpu02.iew.wb_sent                        43614                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       43542                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   31602                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   62711                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.866672                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.503931                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          4636                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           110                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             122                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        17194                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.450564                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.546611                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         6470     37.63%     37.63% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         2107     12.25%     49.88% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          275      1.60%     51.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         3207     18.65%     70.13% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          125      0.73%     70.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         3431     19.95%     90.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          152      0.88%     91.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          126      0.73%     92.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         1301      7.57%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        17194                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              40797                       # Number of instructions committed
system.cpu02.commit.committedOps                42135                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         7270                       # Number of memory references committed
system.cpu02.commit.loads                        6363                       # Number of loads committed
system.cpu02.commit.membars                        51                       # Number of memory barriers committed
system.cpu02.commit.branches                     9311                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   33055                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                141                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          34094     80.92%     80.92% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           771      1.83%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.75% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          6363     15.10%     97.85% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          907      2.15%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           42135                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                1301                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      62105                       # The number of ROB reads
system.cpu02.rob.rob_writes                     94276                       # The number of ROB writes
system.cpu02.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5469                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      66612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     40797                       # Number of Instructions Simulated
system.cpu02.committedOps                       42135                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.571758                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.571758                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.748993                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.748993                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  60212                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 20422                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  152457                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  55056                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  8613                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   69                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           9.694495                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              7410                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          112.272727                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     9.694495                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.009467                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.009467                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           15293                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          15293                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         6548                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          6548                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          863                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          863                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.demand_hits::cpu02.data         7411                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           7411                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         7413                       # number of overall hits
system.cpu02.dcache.overall_hits::total          7413                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          136                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          136                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           25                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            3                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           17                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            5                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          161                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          161                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          164                       # number of overall misses
system.cpu02.dcache.overall_misses::total          164                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      8759662                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      8759662                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      3824986                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      3824986                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       350989                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       350989                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        64500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        64500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     12584648                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     12584648                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     12584648                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     12584648                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         6684                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         6684                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          888                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          888                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         7572                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7572                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         7577                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7577                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.020347                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.020347                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.028153                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.028153                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.021263                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.021263                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.021644                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.021644                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 64409.279412                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 64409.279412                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 152999.440000                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 152999.440000                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 20646.411765                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 20646.411765                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         7500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 78165.515528                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 78165.515528                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 76735.658537                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 76735.658537                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs          459                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          274                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              31                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    14.806452                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          274                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           71                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           15                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           86                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           86                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           65                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           17                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            5                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           75                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           77                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      3133292                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      3133292                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1179507                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1179507                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       291011                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       291011                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        58500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        58500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      4312799                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      4312799                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      4331299                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      4331299                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.009725                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.009725                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.011261                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.011261                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.009905                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.009905                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.010162                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.010162                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 48204.492308                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 48204.492308                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 117950.700000                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 117950.700000                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         9250                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 17118.294118                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17118.294118                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         5700                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 57503.986667                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 57503.986667                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 56250.636364                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 56250.636364                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           9.913580                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              1610                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           31.568627                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     9.913580                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.019362                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.019362                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            3413                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           3413                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         1610                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          1610                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         1610                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           1610                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         1610                       # number of overall hits
system.cpu02.icache.overall_hits::total          1610                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           71                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           71                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           71                       # number of overall misses
system.cpu02.icache.overall_misses::total           71                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      6936249                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      6936249                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      6936249                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      6936249                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      6936249                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      6936249                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         1681                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         1681                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         1681                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         1681                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         1681                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         1681                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.042237                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.042237                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.042237                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.042237                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.042237                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.042237                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 97693.647887                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 97693.647887                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 97693.647887                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 97693.647887                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 97693.647887                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 97693.647887                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           20                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           20                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           20                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           51                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           51                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5441751                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5441751                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5441751                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5441751                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5441751                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5441751                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.030339                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.030339                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.030339                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.030339                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.030339                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.030339                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst       106701                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total       106701                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst       106701                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total       106701                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst       106701                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total       106701                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 11635                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           11027                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             157                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               9349                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  5999                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           64.167291                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   269                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          23027                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             3332                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        51204                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     11635                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             6268                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       14011                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   415                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    1699                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            17589                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.052135                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.750803                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  10148     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    249      1.42%     59.11% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                     86      0.49%     59.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    266      1.51%     61.11% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    217      1.23%     62.35% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    235      1.34%     63.68% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    176      1.00%     64.68% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    330      1.88%     66.56% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   5882     33.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              17589                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.505276                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.223650                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   4241                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                6500                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    2670                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                3998                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  180                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                280                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                49976                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  180                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   4684                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   675                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         2923                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6176                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2951                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                49025                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 2493                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  138                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands             84206                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              238072                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          67184                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               75837                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   8367                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               69                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    7642                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               7317                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1208                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             542                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            580                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    48179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               119                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   45748                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             415                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          4657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        15205                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        17589                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       2.600944                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.823301                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              5213     29.64%     29.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1               770      4.38%     34.02% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2               557      3.17%     37.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3               332      1.89%     39.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             10717     60.93%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         17589                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               36610     80.03%     80.03% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                773      1.69%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.72% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               7329     16.02%     97.74% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1036      2.26%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                45748                       # Type of FU issued
system.cpu03.iq.rate                         1.986711                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.000044                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           109502                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           52963                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        45099                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                45750                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          750                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          267                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          332                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  180                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   518                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   6                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             48301                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              38                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                7317                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1208                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               62                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           69                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                134                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               45654                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                7290                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts              94                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                       8298                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   9930                       # Number of branches executed
system.cpu03.iew.exec_stores                     1008                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.982629                       # Inst execution rate
system.cpu03.iew.wb_sent                        45161                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       45099                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   32713                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   64823                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.958527                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.504651                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          4657                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           111                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             130                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        16921                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.579103                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.593139                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         5831     34.46%     34.46% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         2353     13.91%     48.37% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          314      1.86%     50.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         3106     18.36%     68.58% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          160      0.95%     69.52% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         3353     19.82%     89.34% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          176      1.04%     90.38% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          143      0.85%     91.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         1485      8.78%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        16921                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              42249                       # Number of instructions committed
system.cpu03.commit.committedOps                43641                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7508                       # Number of memory references committed
system.cpu03.commit.loads                        6567                       # Number of loads committed
system.cpu03.commit.membars                        53                       # Number of memory barriers committed
system.cpu03.commit.branches                     9669                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   34212                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                147                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          35362     81.03%     81.03% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           771      1.77%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.80% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          6567     15.05%     97.84% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          941      2.16%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           43641                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                1485                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      63162                       # The number of ROB reads
system.cpu03.rob.rob_writes                     97268                       # The number of ROB writes
system.cpu03.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      66911                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     42249                       # Number of Instructions Simulated
system.cpu03.committedOps                       43641                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.545031                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.545031                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.834759                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.834759                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  62151                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 21028                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  157386                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  57271                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  8848                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   62                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           9.615447                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              7605                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          120.714286                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     9.615447                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.009390                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.009390                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           15743                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          15743                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         6716                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          6716                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          897                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          897                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.demand_hits::cpu03.data         7613                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7613                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         7615                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7615                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          159                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           27                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            3                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           15                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          186                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          186                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          189                       # number of overall misses
system.cpu03.dcache.overall_misses::total          189                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      7202437                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      7202437                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      2220740                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      2220740                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       371996                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       371996                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        51497                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        51497                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      9423177                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      9423177                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      9423177                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      9423177                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         6875                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         6875                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          924                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          924                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7799                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7799                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7804                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7804                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.023127                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.023127                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.029221                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.029221                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.023849                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.023849                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.024218                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.024218                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 45298.345912                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 45298.345912                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 82249.629630                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 82249.629630                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 24799.733333                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 24799.733333                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 17165.666667                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 17165.666667                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 50662.241935                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 50662.241935                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 49858.079365                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 49858.079365                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs          321                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          189                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              29                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    11.068966                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          189                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           87                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           16                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data          103                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data          103                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           72                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           11                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           15                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           83                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           85                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      2714538                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      2714538                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data       649505                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total       649505                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       320504                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       320504                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        41003                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        41003                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      3364043                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      3364043                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      3382543                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      3382543                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.010473                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.010473                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.011905                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.011905                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.010642                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.010642                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.010892                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.010892                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 37701.916667                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 37701.916667                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 59045.909091                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 59045.909091                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         9250                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 21366.933333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21366.933333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 13667.666667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 13667.666667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 40530.638554                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 40530.638554                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 39794.623529                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 39794.623529                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           9.722265                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              1620                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           31.764706                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     9.722265                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.018989                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.018989                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            3449                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           3449                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         1620                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          1620                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         1620                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           1620                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         1620                       # number of overall hits
system.cpu03.icache.overall_hits::total          1620                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           79                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           79                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           79                       # number of overall misses
system.cpu03.icache.overall_misses::total           79                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      7333250                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      7333250                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      7333250                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      7333250                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      7333250                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      7333250                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         1699                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         1699                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         1699                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         1699                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         1699                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         1699                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.046498                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.046498                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.046498                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.046498                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.046498                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.046498                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 92825.949367                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 92825.949367                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 92825.949367                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 92825.949367                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 92825.949367                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 92825.949367                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          180                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           90                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           28                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           28                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           28                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           51                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           51                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5392500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5392500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5392500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5392500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5392500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5392500                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.030018                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.030018                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.030018                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.030018                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.030018                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.030018                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 105735.294118                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 105735.294118                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 105735.294118                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 105735.294118                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 105735.294118                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 105735.294118                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 10283                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            9699                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             152                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               8037                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  5290                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           65.820580                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   249                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          22443                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             3005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        45849                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     10283                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             5539                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       13464                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   395                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    1640                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            16687                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.887877                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.707248                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                   9983     59.83%     59.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    230      1.38%     61.20% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                     83      0.50%     61.70% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    248      1.49%     63.19% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    190      1.14%     64.33% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    223      1.34%     65.66% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    170      1.02%     66.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    325      1.95%     68.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   5235     31.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              16687                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.458183                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.042909                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   3875                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                6672                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    2363                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                3607                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  170                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                271                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                44728                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  170                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   4224                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  1191                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         2973                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    5575                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2554                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                43852                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 2219                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                   82                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands             74669                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              212936                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          60183                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               67021                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   7644                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               70                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    6440                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6629                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1177                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             486                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            508                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    43033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               111                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   40768                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             384                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        14831                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        16687                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       2.443099                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.868115                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              5603     33.58%     33.58% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1               742      4.45%     38.02% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2               506      3.03%     41.06% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3               330      1.98%     43.03% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              9506     56.97%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         16687                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    6    100.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               32316     79.27%     79.27% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                772      1.89%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.16% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6732     16.51%     97.67% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               948      2.33%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                40768                       # Type of FU issued
system.cpu04.iq.rate                         1.816513                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         6                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.000147                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads            98609                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           47621                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        40029                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                40774                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          748                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          357                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           51                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          414                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  170                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   611                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 372                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             43147                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              35                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6629                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1177                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               57                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 355                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                127                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               40663                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6689                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             101                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       7606                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   8718                       # Number of branches executed
system.cpu04.iew.exec_stores                      917                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.811834                       # Inst execution rate
system.cpu04.iew.wb_sent                        40097                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       40029                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   29042                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   57378                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.783585                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.506152                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          4408                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            99                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             125                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        16046                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.410383                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.551027                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         6179     38.51%     38.51% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         1976     12.31%     50.82% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          310      1.93%     52.75% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         2863     17.84%     70.60% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          154      0.96%     71.56% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         3053     19.03%     90.58% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          161      1.00%     91.59% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          155      0.97%     92.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         1195      7.45%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        16046                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              37475                       # Number of instructions committed
system.cpu04.commit.committedOps                38677                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         6701                       # Number of memory references committed
system.cpu04.commit.loads                        5881                       # Number of loads committed
system.cpu04.commit.membars                        47                       # Number of memory barriers committed
system.cpu04.commit.branches                     8495                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   30389                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                127                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          31205     80.68%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           771      1.99%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.67% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          5881     15.21%     97.88% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          820      2.12%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           38677                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                1195                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      57442                       # The number of ROB reads
system.cpu04.rob.rob_writes                     86883                       # The number of ROB writes
system.cpu04.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      67495                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     37475                       # Number of Instructions Simulated
system.cpu04.committedOps                       38677                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.598879                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.598879                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.669786                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.669786                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  55430                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 18974                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  140373                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  50151                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  8034                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   60                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           9.351220                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6825                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          103.409091                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     9.351220                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.009132                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.009132                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           14131                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          14131                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         6048                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          6048                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          778                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          778                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            2                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6826                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6826                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6828                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6828                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          141                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          141                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           25                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            3                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           13                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            7                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          166                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          166                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          169                       # number of overall misses
system.cpu04.dcache.overall_misses::total          169                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      8275120                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      8275120                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      3563746                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      3563746                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       245986                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       245986                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        37499                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       120500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       120500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     11838866                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     11838866                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     11838866                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     11838866                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         6189                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         6189                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          803                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          803                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         6992                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         6992                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         6997                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         6997                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.022782                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.022782                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.031133                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.031133                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.023741                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.023741                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.024153                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.024153                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 58688.794326                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 58688.794326                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 142549.840000                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 142549.840000                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        18922                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        18922                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         5357                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         5357                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 71318.469880                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 71318.469880                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 70052.461538                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 70052.461538                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs          539                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          159                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              31                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    17.387097                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          159                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           76                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           15                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           91                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           91                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           65                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           13                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            7                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           75                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           77                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      3210293                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      3210293                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      1137752                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      1137752                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       200514                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       200514                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       108500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       108500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      4348045                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      4348045                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      4366545                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      4366545                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.010503                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.010503                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.012453                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.012453                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.010727                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.010727                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.011005                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.011005                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 49389.123077                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 49389.123077                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 113775.200000                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 113775.200000                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         9250                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 15424.153846                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15424.153846                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  3857.285714                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  3857.285714                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 57973.933333                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 57973.933333                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 56708.376623                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 56708.376623                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           9.429347                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              1571                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           30.803922                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     9.429347                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.018417                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.018417                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            3331                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           3331                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         1571                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          1571                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         1571                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           1571                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         1571                       # number of overall hits
system.cpu04.icache.overall_hits::total          1571                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           69                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           69                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           69                       # number of overall misses
system.cpu04.icache.overall_misses::total           69                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      6711750                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      6711750                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      6711750                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      6711750                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      6711750                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      6711750                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         1640                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         1640                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         1640                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         1640                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         1640                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         1640                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.042073                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.042073                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.042073                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.042073                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.042073                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.042073                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 97271.739130                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 97271.739130                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 97271.739130                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 97271.739130                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 97271.739130                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 97271.739130                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          131                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    65.500000                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           18                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           18                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           18                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           51                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           51                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           51                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      5428250                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      5428250                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      5428250                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      5428250                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      5428250                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      5428250                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.031098                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.031098                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.031098                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.031098                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.031098                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.031098                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 106436.274510                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 106436.274510                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 106436.274510                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 106436.274510                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 106436.274510                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 106436.274510                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  9841                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            9282                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             151                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               7183                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  5069                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           70.569400                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   236                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          21937                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             3072                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        44071                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      9841                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             5305                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       12738                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   395                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    1614                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  81                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            16028                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.889693                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.706498                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                   9579     59.76%     59.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    221      1.38%     61.14% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                     85      0.53%     61.67% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    239      1.49%     63.16% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    182      1.14%     64.30% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    217      1.35%     65.65% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    163      1.02%     66.67% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    319      1.99%     68.66% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5023     31.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              16028                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.448603                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.008980                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   3785                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                6334                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    2351                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                3388                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  170                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                260                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                42957                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  170                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   4143                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   849                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         3057                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    5337                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2472                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                42144                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 2129                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                   79                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands             71603                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              204672                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          57903                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               63958                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   7630                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               71                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    6384                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6420                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1141                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             455                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            500                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    41358                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               111                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   39177                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             417                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          4453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        14262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        16028                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       2.444285                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.865029                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              5340     33.32%     33.32% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1               751      4.69%     38.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2               509      3.18%     41.18% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3               304      1.90%     43.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              9124     56.93%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         16028                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               30964     79.04%     79.04% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                772      1.97%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.01% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               6516     16.63%     97.64% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               925      2.36%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                39177                       # Type of FU issued
system.cpu05.iq.rate                         1.785887                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.000051                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads            94797                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           45936                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        38457                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                39179                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          758                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          336                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          405                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  170                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   522                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 134                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             41472                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              31                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6420                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1141                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               58                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 123                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                128                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               39081                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6487                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts              92                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       7385                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   8336                       # Number of branches executed
system.cpu05.iew.exec_stores                      898                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.781511                       # Inst execution rate
system.cpu05.iew.wb_sent                        38524                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       38457                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   27933                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   55108                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.753066                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.506877                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          4391                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           100                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             124                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        15397                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.404105                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.586634                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         5949     38.64%     38.64% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         2049     13.31%     51.95% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          309      2.01%     53.95% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         2581     16.76%     70.72% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          148      0.96%     71.68% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         2800     18.19%     89.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          162      1.05%     90.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          150      0.97%     91.89% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         1249      8.11%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        15397                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              35843                       # Number of instructions committed
system.cpu05.commit.committedOps                37016                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         6467                       # Number of memory references committed
system.cpu05.commit.loads                        5662                       # Number of loads committed
system.cpu05.commit.membars                        46                       # Number of memory barriers committed
system.cpu05.commit.branches                     8089                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   29129                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                124                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          29778     80.45%     80.45% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           771      2.08%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.53% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          5662     15.30%     97.83% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          805      2.17%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           37016                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                1249                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      55074                       # The number of ROB reads
system.cpu05.rob.rob_writes                     83517                       # The number of ROB writes
system.cpu05.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      68001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     35843                       # Number of Instructions Simulated
system.cpu05.committedOps                       37016                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.612030                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.612030                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.633906                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.633906                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  53295                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 18342                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  135057                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  47923                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  7836                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   73                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           9.436345                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6595                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           98.432836                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     9.436345                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.009215                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.009215                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           13719                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          13719                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         5839                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          5839                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          757                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          757                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            2                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6596                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6596                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6598                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6598                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          157                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           28                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            3                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           16                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            7                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          185                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          185                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          188                       # number of overall misses
system.cpu05.dcache.overall_misses::total          188                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      7843336                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      7843336                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      3505494                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      3505494                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       270002                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       270002                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37499                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       159500                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       159500                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     11348830                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     11348830                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     11348830                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     11348830                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5996                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5996                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          785                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          785                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         6781                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         6781                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         6786                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         6786                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.026184                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.026184                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.035669                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.035669                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.027282                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.027282                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.027704                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.027704                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 49957.554140                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 49957.554140                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 125196.214286                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 125196.214286                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 16875.125000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 16875.125000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5357                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5357                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 61345.027027                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 61345.027027                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 60366.117021                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 60366.117021                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs          433                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          158                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              31                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    13.967742                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          158                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           91                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           18                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data          109                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data          109                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           66                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           16                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            7                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           76                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           78                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      2990298                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      2990298                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      1096253                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      1096253                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       215998                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       215998                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       147500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       147500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      4086551                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      4086551                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      4105051                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      4105051                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.011007                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.011007                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.012739                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.012739                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.011208                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.011208                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.011494                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.011494                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 45307.545455                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 45307.545455                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 109625.300000                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 109625.300000                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         9250                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 13499.875000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13499.875000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  3857.285714                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  3857.285714                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 53770.407895                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 53770.407895                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 52628.858974                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 52628.858974                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           9.254910                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              1539                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           29.596154                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     9.254910                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.018076                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.018076                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            3280                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           3280                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         1539                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          1539                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         1539                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           1539                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         1539                       # number of overall hits
system.cpu05.icache.overall_hits::total          1539                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           75                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           75                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           75                       # number of overall misses
system.cpu05.icache.overall_misses::total           75                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      7368999                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      7368999                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      7368999                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      7368999                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      7368999                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      7368999                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         1614                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         1614                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         1614                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         1614                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         1614                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         1614                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.046468                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.046468                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.046468                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.046468                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.046468                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.046468                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 98253.320000                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 98253.320000                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 98253.320000                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 98253.320000                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 98253.320000                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 98253.320000                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          202                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           23                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           23                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           23                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           52                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           52                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           52                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5753501                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5753501                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5753501                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5753501                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5753501                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5753501                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.032218                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.032218                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.032218                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.032218                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.032218                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.032218                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 110644.250000                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 110644.250000                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 110644.250000                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 110644.250000                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 110644.250000                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 110644.250000                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  9614                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            9074                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             148                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               7331                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  4955                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           67.589688                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   230                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          21186                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             3259                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        42897                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      9614                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             5185                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       11793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   385                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    1558                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            15265                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.950934                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.722702                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                   8997     58.94%     58.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    220      1.44%     60.38% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                     76      0.50%     60.88% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    228      1.49%     62.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    183      1.20%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    200      1.31%     64.88% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    153      1.00%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    324      2.12%     68.01% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   4884     31.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              15265                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.453790                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.024781                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   3715                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                5756                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    2432                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                3197                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  165                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                254                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                42036                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  165                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   4127                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                   642                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2687                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    5178                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2466                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                41166                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 2046                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  128                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands             70010                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              199911                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          56542                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               62731                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   7268                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               65                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           65                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    6545                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               6239                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1091                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             451                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            477                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    40411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               103                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   38306                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             346                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          4200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        13571                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        15265                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       2.509401                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.847765                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              4844     31.73%     31.73% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1               705      4.62%     36.35% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2               460      3.01%     39.36% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3               343      2.25%     41.61% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              8913     58.39%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         15265                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               30325     79.17%     79.17% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                772      2.02%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.18% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               6325     16.51%     97.69% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               884      2.31%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                38306                       # Type of FU issued
system.cpu06.iq.rate                         1.808081                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.000078                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            92222                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           44728                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        37659                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                38309                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          679                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          309                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  165                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   466                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                   9                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             40517                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                6239                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1091                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               52                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   6                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           60                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                124                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               38203                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                6275                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts              99                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       7131                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   8163                       # Number of branches executed
system.cpu06.iew.exec_stores                      856                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.803219                       # Inst execution rate
system.cpu06.iew.wb_sent                        37719                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       37659                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   27358                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   53930                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.777542                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.507287                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          4138                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            93                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             121                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        14669                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.475561                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.630744                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         5416     36.92%     36.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         2158     14.71%     51.63% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          292      1.99%     53.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         2377     16.20%     69.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          144      0.98%     70.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2650     18.07%     88.87% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          153      1.04%     89.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          135      0.92%     90.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         1344      9.16%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        14669                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              35170                       # Number of instructions committed
system.cpu06.commit.committedOps                36314                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         6342                       # Number of memory references committed
system.cpu06.commit.loads                        5560                       # Number of loads committed
system.cpu06.commit.membars                        45                       # Number of memory barriers committed
system.cpu06.commit.branches                     7925                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   28586                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                121                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          29201     80.41%     80.41% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           771      2.12%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          5560     15.31%     97.85% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          782      2.15%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           36314                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                1344                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      53309                       # The number of ROB reads
system.cpu06.rob.rob_writes                     81567                       # The number of ROB writes
system.cpu06.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      68752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     35170                       # Number of Instructions Simulated
system.cpu06.committedOps                       36314                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.602388                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.602388                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.660059                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.660059                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  52144                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 17977                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  131997                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  46935                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  7634                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   52                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           9.337994                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6418                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           97.242424                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     9.337994                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.009119                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.009119                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           13372                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          13372                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         5680                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          5680                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          739                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          739                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            1                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6419                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6419                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6421                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6421                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          169                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          169                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           28                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            3                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           12                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          197                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          197                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          200                       # number of overall misses
system.cpu06.dcache.overall_misses::total          200                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      7864578                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      7864578                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      3313746                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      3313746                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       283996                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       283996                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     11178324                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     11178324                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     11178324                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     11178324                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         5849                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         5849                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          767                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          767                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         6616                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         6616                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         6621                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         6621                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.028894                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.028894                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.036506                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.036506                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.029776                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.029776                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.030207                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.030207                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 46535.964497                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 46535.964497                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 118348.071429                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 118348.071429                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 23666.333333                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 23666.333333                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12500                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 56742.761421                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 56742.761421                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 55891.620000                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 55891.620000                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs          287                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          228                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     9.566667                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          228                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           94                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           18                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data          112                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data          112                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           75                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           12                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           85                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           87                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      3021544                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      3021544                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data       991252                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total       991252                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       244504                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       244504                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      4012796                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      4012796                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      4031796                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      4031796                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.012823                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.012823                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.013038                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.013038                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.012848                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.012848                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.013140                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.013140                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 40287.253333                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 40287.253333                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 99125.200000                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 99125.200000                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 20375.333333                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20375.333333                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 47209.364706                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 47209.364706                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 46342.482759                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 46342.482759                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           8.812288                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              1478                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           28.980392                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     8.812288                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.017212                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.017212                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            3167                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           3167                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         1478                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1478                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         1478                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1478                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         1478                       # number of overall hits
system.cpu06.icache.overall_hits::total          1478                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           80                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           80                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           80                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           80                       # number of overall misses
system.cpu06.icache.overall_misses::total           80                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      7492750                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      7492750                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      7492750                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      7492750                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      7492750                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      7492750                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         1558                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         1558                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         1558                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         1558                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         1558                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         1558                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.051348                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.051348                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.051348                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.051348                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.051348                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.051348                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 93659.375000                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 93659.375000                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 93659.375000                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 93659.375000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 93659.375000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 93659.375000                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs    64.500000                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           29                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           29                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           29                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           51                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           51                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           51                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      5530250                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      5530250                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      5530250                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      5530250                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      5530250                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      5530250                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.032734                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.032734                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.032734                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.032734                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.032734                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.032734                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 108436.274510                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 108436.274510                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 108436.274510                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 108436.274510                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 108436.274510                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 108436.274510                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  8429                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            7913                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             148                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               5785                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  4337                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           74.969749                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   212                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          20701                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             3105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        38173                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      8429                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             4549                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       10959                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   373                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    1516                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            14271                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.816061                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.681714                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                   8656     60.65%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    201      1.41%     62.06% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                     76      0.53%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    207      1.45%     64.05% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    157      1.10%     65.15% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    196      1.37%     66.52% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    150      1.05%     67.57% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    318      2.23%     69.80% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   4310     30.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              14271                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.407178                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.844017                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   3485                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                5606                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    2216                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2805                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  159                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                237                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                37396                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  159                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   3823                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                   868                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         2611                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    4641                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2169                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                36630                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 1834                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                   79                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands             61735                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              177891                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          50395                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               54930                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   6801                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    5542                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               5638                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1015                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             394                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            421                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    35862                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   34050                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             330                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          4025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        12442                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        14271                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       2.385958                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.872198                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              4922     34.49%     34.49% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1               705      4.94%     39.43% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2               434      3.04%     42.47% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3               363      2.54%     45.01% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              7847     54.99%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         14271                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    1    100.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               26667     78.32%     78.32% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                772      2.27%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.58% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               5810     17.06%     97.65% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               801      2.35%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                34050                       # Type of FU issued
system.cpu07.iq.rate                         1.644848                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         1                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.000029                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            82698                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           39999                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        33341                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                34051                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          683                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          333                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           42                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          416                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  159                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   503                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 191                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             35963                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              35                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                5638                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1015                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               49                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 175                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                127                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               33944                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                5755                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             102                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       6528                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   7143                       # Number of branches executed
system.cpu07.iew.exec_stores                      773                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.639728                       # Inst execution rate
system.cpu07.iew.wb_sent                        33402                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       33341                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   24214                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   47399                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.610599                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.510855                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          3966                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             121                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        13698                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.331362                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.599119                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         5499     40.14%     40.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         1893     13.82%     53.96% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          311      2.27%     56.23% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2105     15.37%     71.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          166      1.21%     72.81% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2315     16.90%     89.71% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          141      1.03%     90.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          124      0.91%     91.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         1144      8.35%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        13698                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              30956                       # Number of instructions committed
system.cpu07.commit.committedOps                31935                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         5637                       # Number of memory references committed
system.cpu07.commit.loads                        4955                       # Number of loads committed
system.cpu07.commit.membars                        40                       # Number of memory barriers committed
system.cpu07.commit.branches                     6888                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   25215                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                104                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          25527     79.93%     79.93% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           771      2.41%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.35% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          4955     15.52%     97.86% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          682      2.14%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           31935                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                1144                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      48065                       # The number of ROB reads
system.cpu07.rob.rob_writes                     72446                       # The number of ROB writes
system.cpu07.timesIdled                            39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      69237                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     30956                       # Number of Instructions Simulated
system.cpu07.committedOps                       31935                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.668723                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.668723                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.495387                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.495387                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  46407                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 16209                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  117489                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  40909                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  6954                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           8.983133                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              5722                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           85.402985                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     8.983133                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.008773                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.008773                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           11994                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          11994                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         5087                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          5087                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          636                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          636                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            1                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data         5723                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           5723                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         5725                       # number of overall hits
system.cpu07.dcache.overall_hits::total          5725                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          173                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          173                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           28                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            3                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           15                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          201                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          204                       # number of overall misses
system.cpu07.dcache.overall_misses::total          204                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      8000366                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      8000366                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      3804994                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      3804994                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       289980                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       289980                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        38500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        88000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        88000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     11805360                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     11805360                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     11805360                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     11805360                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         5260                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         5260                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          664                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          664                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         5924                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         5924                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         5929                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         5929                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.032890                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.032890                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.042169                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.042169                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.033930                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.033930                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.034407                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.034407                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 46244.890173                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 46244.890173                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 135892.642857                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 135892.642857                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data        19332                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total        19332                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         7700                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         7700                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 58733.134328                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 58733.134328                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 57869.411765                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 57869.411765                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          451                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          139                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    15.033333                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          139                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          107                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           18                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data          125                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data          125                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           66                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           15                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           76                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           78                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      3052783                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      3052783                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      1192253                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      1192253                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       238520                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       238520                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        82000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        82000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      4245036                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      4245036                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      4264036                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      4264036                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.012548                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.012548                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.015060                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.015060                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.012829                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.012829                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.013156                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.013156                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 46254.287879                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 46254.287879                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 119225.300000                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 119225.300000                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 15901.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15901.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         5900                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         5900                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 55855.736842                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 55855.736842                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 54667.128205                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 54667.128205                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           8.650010                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              1440                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           27.169811                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     8.650010                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.016895                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.016895                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            3085                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           3085                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         1440                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          1440                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         1440                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           1440                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         1440                       # number of overall hits
system.cpu07.icache.overall_hits::total          1440                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           76                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           76                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           76                       # number of overall misses
system.cpu07.icache.overall_misses::total           76                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      7795000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      7795000                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      7795000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      7795000                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      7795000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      7795000                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         1516                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         1516                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         1516                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         1516                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         1516                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         1516                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.050132                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.050132                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.050132                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.050132                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.050132                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.050132                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 102565.789474                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 102565.789474                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 102565.789474                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 102565.789474                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 102565.789474                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 102565.789474                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          174                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           23                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           23                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           23                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           53                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           53                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           53                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      6071750                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      6071750                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      6071750                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      6071750                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      6071750                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      6071750                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.034960                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.034960                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.034960                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.034960                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.034960                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.034960                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 114561.320755                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 114561.320755                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 114561.320755                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 114561.320755                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 114561.320755                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 114561.320755                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  8945                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            8416                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             147                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               5885                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  4601                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           78.181818                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   217                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          19859                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             2965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        40403                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      8945                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             4818                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       10895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   375                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    1550                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  84                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            14086                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.018032                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.735499                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   8164     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    204      1.45%     59.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                     84      0.60%     60.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    214      1.52%     61.52% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    163      1.16%     62.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    194      1.38%     64.06% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    154      1.09%     65.15% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    320      2.27%     67.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   4589     32.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              14086                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.450425                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.034493                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   3528                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                5134                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    2309                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2955                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  160                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                242                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                39388                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  160                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   3902                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   638                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         2254                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    4850                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2282                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                38675                       # Number of instructions processed by rename
system.cpu08.rename.IQFullEvents                 1924                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                   85                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands             65401                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              187867                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          53255                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               58288                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   7109                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               50                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    6099                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               5943                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1054                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             408                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            448                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    37915                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                92                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   35879                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             398                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          4195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        13250                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        14086                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       2.547139                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.836061                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              4333     30.76%     30.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1               635      4.51%     35.27% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2               472      3.35%     38.62% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3               284      2.02%     40.64% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              8362     59.36%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         14086                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    2    100.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               28255     78.75%     78.75% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                772      2.15%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.90% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               6001     16.73%     97.63% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               851      2.37%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                35879                       # Type of FU issued
system.cpu08.iq.rate                         1.806687                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         2                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.000056                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            86240                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           42212                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        35212                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                35881                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          731                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          332                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          357                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  160                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   466                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                  85                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             38010                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                5943                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1054                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               43                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  78                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                124                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               35776                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                5969                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts              99                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       6787                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   7573                       # Number of branches executed
system.cpu08.iew.exec_stores                      818                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.801501                       # Inst execution rate
system.cpu08.iew.wb_sent                        35269                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       35212                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   25630                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   50439                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.773100                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.508139                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          4136                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            81                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             120                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        13493                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.505892                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.633998                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         4874     36.12%     36.12% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         2022     14.99%     51.11% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          278      2.06%     53.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2193     16.25%     69.42% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          141      1.04%     70.47% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2449     18.15%     88.62% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          155      1.15%     89.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          132      0.98%     90.74% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         1249      9.26%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        13493                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              32755                       # Number of instructions committed
system.cpu08.commit.committedOps                33812                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         5934                       # Number of memory references committed
system.cpu08.commit.loads                        5212                       # Number of loads committed
system.cpu08.commit.membars                        42                       # Number of memory barriers committed
system.cpu08.commit.branches                     7332                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   26662                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                112                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          27107     80.17%     80.17% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           771      2.28%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.45% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          5212     15.41%     97.86% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          722      2.14%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           33812                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                1249                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      49763                       # The number of ROB reads
system.cpu08.rob.rob_writes                     76560                       # The number of ROB writes
system.cpu08.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      70079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     32755                       # Number of Instructions Simulated
system.cpu08.committedOps                       33812                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.606289                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.606289                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.649378                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.649378                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  48894                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 16975                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  123705                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  43505                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  7222                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           8.781823                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              6059                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           91.803030                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     8.781823                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.008576                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.008576                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           12624                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          12624                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         5375                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          5375                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          685                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          685                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data         6060                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           6060                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         6062                       # number of overall hits
system.cpu08.dcache.overall_hits::total          6062                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          165                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          165                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           28                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            3                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            7                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          193                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          193                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          196                       # number of overall misses
system.cpu08.dcache.overall_misses::total          196                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      6937922                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      6937922                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      3115240                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      3115240                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       157999                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       157999                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     10053162                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     10053162                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     10053162                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     10053162                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         5540                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         5540                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          713                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          713                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         6253                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         6253                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         6258                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         6258                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.029783                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.029783                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.039271                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.039271                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.030865                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.030865                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.031320                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.031320                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 42048.012121                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 42048.012121                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 111258.571429                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 111258.571429                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 22571.285714                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 22571.285714                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data        12500                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 52088.922280                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 52088.922280                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 51291.642857                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 51291.642857                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          317                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           66                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    10.566667                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           95                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data          113                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data          113                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           70                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            7                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           80                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           82                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      2931034                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      2931034                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       987254                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       987254                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       135501                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       135501                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      3918288                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      3918288                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      3936288                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      3936288                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.012635                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.012635                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.014025                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.014025                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.012794                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.012794                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.013103                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.013103                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 41871.914286                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 41871.914286                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 98725.400000                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 98725.400000                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         9000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 19357.285714                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19357.285714                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         9500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 48978.600000                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 48978.600000                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 48003.512195                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 48003.512195                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           8.460629                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              1475                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           27.830189                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     8.460629                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.016525                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.016525                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            3153                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           3153                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         1475                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          1475                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         1475                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           1475                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         1475                       # number of overall hits
system.cpu08.icache.overall_hits::total          1475                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           75                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           75                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           75                       # number of overall misses
system.cpu08.icache.overall_misses::total           75                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      7109750                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      7109750                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      7109750                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      7109750                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      7109750                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      7109750                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         1550                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         1550                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         1550                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         1550                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         1550                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         1550                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.048387                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.048387                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.048387                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.048387                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.048387                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.048387                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 94796.666667                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 94796.666667                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 94796.666667                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 94796.666667                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 94796.666667                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 94796.666667                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs    83.500000                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           22                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           22                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           22                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           53                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           53                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5610500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5610500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5610500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5610500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5610500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5610500                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.034194                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.034194                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.034194                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.034194                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.034194                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.034194                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 105858.490566                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 105858.490566                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 105858.490566                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 105858.490566                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 105858.490566                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 105858.490566                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  8887                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            8366                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             152                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               5655                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  4565                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           80.725022                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   213                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          19207                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             3113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        39935                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      8887                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             4778                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       10807                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   383                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    1507                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            14132                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.971766                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.728126                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   8295     58.70%     58.70% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    203      1.44%     60.13% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                     70      0.50%     60.63% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    210      1.49%     62.11% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    155      1.10%     63.21% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    192      1.36%     64.57% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    145      1.03%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    322      2.28%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   4540     32.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              14132                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.462696                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.079190                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   3519                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                5203                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    2291                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2956                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  163                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                244                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                39185                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  163                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   3894                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   716                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         2231                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    4829                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2299                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                38372                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 1916                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  116                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands             65010                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              186368                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          52798                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               58382                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   6624                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               56                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           54                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    5999                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               5832                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1027                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             397                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            453                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    37638                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                91                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   35778                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             325                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          3890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        12382                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        14132                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       2.531701                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.839286                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              4397     31.11%     31.11% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1               648      4.59%     35.70% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2               435      3.08%     38.78% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3               348      2.46%     41.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              8304     58.76%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         14132                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               28220     78.88%     78.88% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                773      2.16%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.04% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               5966     16.68%     97.71% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               819      2.29%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                35778                       # Type of FU issued
system.cpu09.iq.rate                         1.862758                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.000112                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            86013                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           41629                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        35118                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                35782                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          621                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          319                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          362                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  163                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   449                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                  10                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             37732                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                5832                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1027                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               43                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           56                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                129                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               35669                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                5919                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             105                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       6708                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   7578                       # Number of branches executed
system.cpu09.iew.exec_stores                      789                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.857083                       # Inst execution rate
system.cpu09.iew.wb_sent                        35175                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       35118                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   25555                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   50211                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.828396                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.508952                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          3825                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             124                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        13569                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.493846                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.651702                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         4972     36.64%     36.64% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         2033     14.98%     51.63% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          304      2.24%     53.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         2126     15.67%     69.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          173      1.27%     70.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2376     17.51%     88.32% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          141      1.04%     89.36% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          150      1.11%     90.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         1294      9.54%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        13569                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              32802                       # Number of instructions committed
system.cpu09.commit.committedOps                33839                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         5919                       # Number of memory references committed
system.cpu09.commit.loads                        5211                       # Number of loads committed
system.cpu09.commit.membars                        42                       # Number of memory barriers committed
system.cpu09.commit.branches                     7346                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   26671                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                110                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          27149     80.23%     80.23% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           771      2.28%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.51% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          5211     15.40%     97.91% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          708      2.09%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           33839                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                1294                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      49523                       # The number of ROB reads
system.cpu09.rob.rob_writes                     75963                       # The number of ROB writes
system.cpu09.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          5075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      70731                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     32802                       # Number of Instructions Simulated
system.cpu09.committedOps                       33839                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.585544                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.585544                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.707815                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.707815                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  48769                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 16893                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  123276                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  43503                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  7153                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           8.664330                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              5982                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           94.952381                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     8.664330                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.008461                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.008461                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           12493                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          12493                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         5318                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          5318                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          670                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          670                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            1                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data         5988                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           5988                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         5990                       # number of overall hits
system.cpu09.dcache.overall_hits::total          5990                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          170                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          170                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           30                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            3                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            5                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          200                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          200                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          203                       # number of overall misses
system.cpu09.dcache.overall_misses::total          203                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      7999376                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      7999376                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      3022746                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      3022746                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        79498                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        79498                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     11022122                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     11022122                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     11022122                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     11022122                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5488                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5488                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          700                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          700                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         6188                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         6188                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         6193                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         6193                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.030977                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.030977                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.042857                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.042857                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.032321                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.032321                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.032779                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.032779                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 47055.152941                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 47055.152941                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 100758.200000                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 100758.200000                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 15899.600000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 15899.600000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        12500                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 55110.610000                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 55110.610000                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 54296.167488                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 54296.167488                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          341                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          257                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              28                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    12.178571                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          257                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           98                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           19                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data          117                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data          117                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           72                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           11                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            5                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           83                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           85                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      2658792                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      2658792                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data       890502                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total       890502                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        62502                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        62502                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      3549294                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      3549294                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      3567794                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      3567794                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.013120                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.013120                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.015714                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.015714                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.013413                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.013413                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.013725                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.013725                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 36927.666667                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 36927.666667                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 80954.727273                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 80954.727273                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         9250                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 12500.400000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12500.400000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         9500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 42762.578313                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 42762.578313                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 41974.047059                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 41974.047059                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           8.226551                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              1428                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           27.461538                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     8.226551                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.016067                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.016067                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            3066                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           3066                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         1428                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          1428                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         1428                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           1428                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         1428                       # number of overall hits
system.cpu09.icache.overall_hits::total          1428                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           79                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           79                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           79                       # number of overall misses
system.cpu09.icache.overall_misses::total           79                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      6872500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      6872500                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      6872500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      6872500                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      6872500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      6872500                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         1507                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         1507                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         1507                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         1507                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         1507                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         1507                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.052422                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.052422                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.052422                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.052422                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.052422                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.052422                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 86993.670886                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 86993.670886                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 86993.670886                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 86993.670886                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 86993.670886                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 86993.670886                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           27                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           27                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           27                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           52                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           52                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           52                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5167750                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5167750                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5167750                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5167750                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5167750                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5167750                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.034506                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.034506                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.034506                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.034506                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.034506                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.034506                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 99379.807692                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 99379.807692                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 99379.807692                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 99379.807692                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 99379.807692                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 99379.807692                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  6868                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            6397                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             144                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               4362                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  3538                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           81.109583                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   183                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          18519                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             2936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        31955                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      6868                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             3721                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                        9451                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   355                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    1436                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  80                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            12585                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.682638                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.635363                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   7863     62.48%     62.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    143      1.14%     63.62% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                     75      0.60%     64.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    182      1.45%     65.66% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    139      1.10%     66.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    175      1.39%     68.15% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    140      1.11%     69.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    293      2.33%     71.59% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   3575     28.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              12585                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.370862                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.725525                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   3241                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                5000                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    1821                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2373                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  150                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                219                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                31168                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  150                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   3463                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  1137                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         2176                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    3933                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                1726                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                30535                       # Number of instructions processed by rename
system.cpu10.rename.IQFullEvents                 1492                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                   84                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands             50722                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              148265                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          42176                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               44457                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   6250                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               56                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           54                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    4016                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               4850                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               908                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             336                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            365                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    29823                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                83                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   28212                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             361                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          3754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        11308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        12585                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       2.241716                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.893138                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              4752     37.76%     37.76% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1               669      5.32%     43.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2               421      3.35%     46.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3               271      2.15%     48.57% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              6472     51.43%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         12585                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               21729     77.02%     77.02% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                772      2.74%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               5014     17.77%     97.53% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               697      2.47%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                28212                       # Type of FU issued
system.cpu10.iq.rate                         1.523408                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.000142                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            69370                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           33674                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        27511                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                28216                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          676                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          319                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          421                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  150                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   507                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 464                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             29909                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                4850                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                908                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 445                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                122                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               28116                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                4987                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts              92                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       5653                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   5735                       # Number of branches executed
system.cpu10.iew.exec_stores                      666                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.518225                       # Inst execution rate
system.cpu10.iew.wb_sent                        27566                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       27511                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   20047                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   39045                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.485555                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.513433                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          3652                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             117                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        12056                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.169210                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.551905                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         5319     44.12%     44.12% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         1439     11.94%     56.06% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          354      2.94%     58.99% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1758     14.58%     73.57% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          221      1.83%     75.41% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1858     15.41%     90.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          104      0.86%     91.68% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7           91      0.75%     92.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8          912      7.56%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        12056                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              25318                       # Number of instructions committed
system.cpu10.commit.committedOps                26152                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         4763                       # Number of memory references committed
system.cpu10.commit.loads                        4174                       # Number of loads committed
system.cpu10.commit.membars                        35                       # Number of memory barriers committed
system.cpu10.commit.branches                     5494                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   20801                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 89                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          20618     78.84%     78.84% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           771      2.95%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.79% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4174     15.96%     97.75% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          589      2.25%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           26152                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                 912                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      40623                       # The number of ROB reads
system.cpu10.rob.rob_writes                     60244                       # The number of ROB writes
system.cpu10.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          5934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      71419                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     25318                       # Number of Instructions Simulated
system.cpu10.committedOps                       26152                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.731456                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.731456                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.367136                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.367136                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  38566                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 13848                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                   97665                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  32760                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  6006                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   52                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           8.344087                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              4863                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           72.582090                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     8.344087                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.008149                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.008149                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           10275                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          10275                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         4316                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4316                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          547                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          547                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            1                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data         4863                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           4863                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         4865                       # number of overall hits
system.cpu10.dcache.overall_hits::total          4865                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          179                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          179                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           27                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            3                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           12                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            5                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          206                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          206                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          209                       # number of overall misses
system.cpu10.dcache.overall_misses::total          209                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      8279017                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      8279017                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      3709750                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      3709750                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       253488                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       253488                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        37500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        56000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        56000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     11988767                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     11988767                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     11988767                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     11988767                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         4495                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         4495                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          574                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          574                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         5069                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         5069                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         5074                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         5074                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.039822                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.039822                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.047038                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.047038                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.040639                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.040639                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.041190                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.041190                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 46251.491620                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 46251.491620                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 137398.148148                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 137398.148148                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        21124                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        21124                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         7500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 58197.898058                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 58197.898058                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 57362.521531                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 57362.521531                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs          536                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    17.866667                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets           91                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          113                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           17                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data          130                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data          130                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           66                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           12                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           76                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           78                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      2855805                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      2855805                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1215000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1215000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       212512                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       212512                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      4070805                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      4070805                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      4088805                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      4088805                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.014683                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.014683                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.017422                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.017422                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.014993                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.014993                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.015372                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.015372                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 43269.772727                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 43269.772727                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data       121500                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total       121500                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 17709.333333                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17709.333333                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         5700                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 53563.223684                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 53563.223684                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 52420.576923                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 52420.576923                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           7.897675                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              1359                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           25.641509                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     7.897675                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.015425                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.015425                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            2925                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           2925                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         1359                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          1359                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         1359                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           1359                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         1359                       # number of overall hits
system.cpu10.icache.overall_hits::total          1359                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           77                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           77                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           77                       # number of overall misses
system.cpu10.icache.overall_misses::total           77                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      7261500                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      7261500                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      7261500                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      7261500                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      7261500                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      7261500                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         1436                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         1436                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         1436                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         1436                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         1436                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         1436                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.053621                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.053621                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.053621                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.053621                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.053621                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.053621                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 94305.194805                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 94305.194805                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 94305.194805                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 94305.194805                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 94305.194805                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 94305.194805                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          162                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          162                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           24                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           24                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           24                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           53                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           53                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5401000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5401000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5401000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5401000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5401000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5401000                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.036908                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.036908                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.036908                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.036908                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.036908                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.036908                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 101905.660377                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 101905.660377                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 101905.660377                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 101905.660377                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 101905.660377                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 101905.660377                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  6196                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            5713                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             157                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               3618                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  3160                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           87.341072                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   179                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          17745                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             2802                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        29324                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      6196                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             3339                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                        8431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   375                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    1436                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  76                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            11442                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.720591                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.631791                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   7018     61.34%     61.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    191      1.67%     63.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                     70      0.61%     63.62% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    174      1.52%     65.14% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    123      1.07%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    176      1.54%     67.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    135      1.18%     68.93% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    346      3.02%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   3209     28.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              11442                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.349169                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.652522                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   3080                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                4320                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    1856                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2028                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  158                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                226                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                28685                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 117                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  158                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   3314                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  1225                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1600                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    3616                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                1529                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                27989                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 1328                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                   61                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands             45904                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              135846                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          38668                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               39858                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   6045                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               51                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           50                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    3744                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               4511                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               898                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             303                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            323                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    27235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                75                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   25639                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             339                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          3758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        11298                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        11442                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.240780                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.887345                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              4308     37.65%     37.65% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1               587      5.13%     42.78% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2               409      3.57%     46.36% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3               318      2.78%     49.13% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              5820     50.87%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         11442                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    7    100.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               19543     76.22%     76.22% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                772      3.01%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               4676     18.24%     97.47% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               648      2.53%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                25639                       # Type of FU issued
system.cpu11.iq.rate                         1.444858                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         7                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.000273                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            63063                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           31082                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        24912                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                25646                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          703                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          373                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  158                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   471                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 623                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             27313                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              41                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                4511                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                898                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 613                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                134                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               25519                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                4629                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             117                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       5242                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   5120                       # Number of branches executed
system.cpu11.iew.exec_stores                      613                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.438095                       # Inst execution rate
system.cpu11.iew.wb_sent                        24970                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       24912                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   18167                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   35144                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.403888                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.516930                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          3703                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             128                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        10895                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.161726                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.578296                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         4833     44.36%     44.36% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         1400     12.85%     57.21% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          289      2.65%     59.86% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1502     13.79%     73.65% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          169      1.55%     75.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         1626     14.92%     90.12% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          115      1.06%     91.18% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          116      1.06%     92.24% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8          845      7.76%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        10895                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              22810                       # Number of instructions committed
system.cpu11.commit.committedOps                23552                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         4333                       # Number of memory references committed
system.cpu11.commit.loads                        3808                       # Number of loads committed
system.cpu11.commit.membars                        32                       # Number of memory barriers committed
system.cpu11.commit.branches                     4880                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   18799                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 79                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          18448     78.33%     78.33% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           771      3.27%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.60% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          3808     16.17%     97.77% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          525      2.23%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           23552                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                 845                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      37019                       # The number of ROB reads
system.cpu11.rob.rob_writes                     55130                       # The number of ROB writes
system.cpu11.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      72193                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     22810                       # Number of Instructions Simulated
system.cpu11.committedOps                       23552                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.777948                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.777948                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.285433                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.285433                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  35053                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 12807                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                   88791                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  29102                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  5581                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           8.344065                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              4457                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              69                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           64.594203                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     8.344065                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.008149                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.008149                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.067383                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            9433                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           9433                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         3966                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3966                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          490                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          490                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data         4456                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           4456                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         4458                       # number of overall hits
system.cpu11.dcache.overall_hits::total          4458                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          177                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          177                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           25                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            3                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            8                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          202                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          202                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          205                       # number of overall misses
system.cpu11.dcache.overall_misses::total          205                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      8369584                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      8369584                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3719742                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3719742                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       191992                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       191992                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        38500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     12089326                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     12089326                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     12089326                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     12089326                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         4143                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         4143                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          515                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          515                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         4658                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         4658                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         4663                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         4663                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.042723                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.042723                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.048544                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.048544                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.043366                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.043366                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.043963                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.043963                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 47285.785311                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 47285.785311                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 148789.680000                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 148789.680000                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data        23999                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total        23999                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 12833.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 12833.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 59848.148515                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 59848.148515                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 58972.321951                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 58972.321951                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs          444                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    14.800000                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          111                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           15                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data          126                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data          126                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           66                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            8                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           76                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           78                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      3023799                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      3023799                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1196004                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1196004                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       163508                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       163508                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      4219803                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      4219803                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      4238803                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      4238803                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.015930                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.015930                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.019417                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.019417                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.016316                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.016316                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.016727                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.016727                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 45815.136364                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 45815.136364                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 119600.400000                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 119600.400000                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 20438.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20438.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 55523.723684                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 55523.723684                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 54343.628205                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 54343.628205                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           7.565769                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              1360                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           24.727273                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     7.565769                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.014777                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.014777                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            2927                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           2927                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         1360                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          1360                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         1360                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           1360                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         1360                       # number of overall hits
system.cpu11.icache.overall_hits::total          1360                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           76                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           76                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           76                       # number of overall misses
system.cpu11.icache.overall_misses::total           76                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      7189750                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      7189750                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      7189750                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      7189750                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      7189750                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      7189750                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         1436                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         1436                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         1436                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         1436                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         1436                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         1436                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.052925                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.052925                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.052925                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.052925                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.052925                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.052925                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 94601.973684                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 94601.973684                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 94601.973684                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 94601.973684                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 94601.973684                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 94601.973684                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs    66.500000                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           21                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           21                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           21                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           55                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           55                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5651500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5651500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5651500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5651500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5651500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5651500                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.038301                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.038301                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.038301                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.038301                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.038301                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.038301                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 102754.545455                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 102754.545455                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 102754.545455                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 102754.545455                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 102754.545455                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 102754.545455                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  5780                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            5433                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             147                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               3441                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  2981                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           86.631793                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   160                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          16919                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2822                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        28167                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      5780                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             3141                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        7835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   351                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                    1321                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            10839                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.724790                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.652335                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   6704     61.85%     61.85% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    161      1.49%     63.34% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                     55      0.51%     63.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    123      1.13%     64.98% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    145      1.34%     66.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    129      1.19%     67.51% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    106      0.98%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    295      2.72%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   3121     28.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              10839                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.341628                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.664815                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   2940                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                4092                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    1679                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1980                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  148                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                150                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                27149                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  148                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   3142                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                   940                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1847                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    3403                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                1359                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                26534                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 1192                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                   14                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands             43670                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              129034                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          37067                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               38067                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   5601                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    3557                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               4394                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               742                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             295                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             90                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    25759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                64                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   24013                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             293                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          3281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        11157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        10839                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.215426                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.887987                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              4111     37.93%     37.93% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1               618      5.70%     43.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2               384      3.54%     47.17% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3               277      2.56%     49.73% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              5449     50.27%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         10839                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    5    100.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               18402     76.63%     76.63% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                772      3.21%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.85% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               4275     17.80%     97.65% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               564      2.35%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                24013                       # Type of FU issued
system.cpu12.iq.rate                         1.419292                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         5                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.000208                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            59162                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           29116                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        23476                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                24018                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             19                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          735                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          238                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          254                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  148                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   377                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 468                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             25826                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                4394                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                742                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 463                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           45                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                124                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               23912                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                4252                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             100                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       4793                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   4784                       # Number of branches executed
system.cpu12.iew.exec_stores                      541                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.413322                       # Inst execution rate
system.cpu12.iew.wb_sent                        23532                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       23476                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   17226                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   33253                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.387552                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.518028                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          3281                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             120                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        10346                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.178813                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.537399                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         4580     44.27%     44.27% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         1175     11.36%     55.63% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          248      2.40%     58.02% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1583     15.30%     73.32% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          117      1.13%     74.45% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         1740     16.82%     91.27% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           96      0.93%     92.20% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7           78      0.75%     92.95% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8          729      7.05%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        10346                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              21845                       # Number of instructions committed
system.cpu12.commit.committedOps                22542                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         4163                       # Number of memory references committed
system.cpu12.commit.loads                        3659                       # Number of loads committed
system.cpu12.commit.membars                        29                       # Number of memory barriers committed
system.cpu12.commit.branches                     4641                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   18021                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 75                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          17608     78.11%     78.11% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           771      3.42%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.53% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          3659     16.23%     97.76% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          504      2.24%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           22542                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                 729                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      35167                       # The number of ROB reads
system.cpu12.rob.rob_writes                     52148                       # The number of ROB writes
system.cpu12.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      73019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     21845                       # Number of Instructions Simulated
system.cpu12.committedOps                       22542                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.774502                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.774502                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.291152                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.291152                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  33071                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 12087                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                   83352                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  27488                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  5261                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   39                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           7.704296                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              4245                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           64.318182                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     7.704296                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.007524                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.007524                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            8979                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           8979                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         3777                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          3777                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          467                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          467                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data         4244                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           4244                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         4246                       # number of overall hits
system.cpu12.dcache.overall_hits::total          4246                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          158                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          158                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           25                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            3                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           10                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          183                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          183                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          186                       # number of overall misses
system.cpu12.dcache.overall_misses::total          186                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      6375348                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      6375348                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3450732                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3450732                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       247993                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       247993                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      9826080                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      9826080                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      9826080                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      9826080                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         3935                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         3935                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          492                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          492                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         4427                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         4427                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         4432                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         4432                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.040152                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.040152                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.050813                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.050813                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.041337                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.041337                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.041968                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.041968                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 40350.303797                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 40350.303797                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 138029.280000                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 138029.280000                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 24799.300000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 24799.300000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         9375                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 53694.426230                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 53694.426230                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 52828.387097                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 52828.387097                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          333                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              26                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    12.807692                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           93                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           15                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data          108                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data          108                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           65                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           10                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           75                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           77                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      2254294                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      2254294                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1137759                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1137759                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       214007                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       214007                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      3392053                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      3392053                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      3410553                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      3410553                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.016518                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.016518                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.020325                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.020325                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.016941                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.016941                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.017374                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.017374                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 34681.446154                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 34681.446154                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 113775.900000                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 113775.900000                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         9250                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 21400.700000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21400.700000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         7125                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 45227.373333                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 45227.373333                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 44292.896104                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 44292.896104                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           6.861878                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              1251                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           24.057692                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     6.861878                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.013402                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.013402                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            2694                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           2694                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         1251                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          1251                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         1251                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           1251                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         1251                       # number of overall hits
system.cpu12.icache.overall_hits::total          1251                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           70                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           70                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           70                       # number of overall misses
system.cpu12.icache.overall_misses::total           70                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      7149000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      7149000                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      7149000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      7149000                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      7149000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      7149000                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         1321                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         1321                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         1321                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         1321                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         1321                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         1321                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.052990                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.052990                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.052990                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.052990                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.052990                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.052990                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 102128.571429                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 102128.571429                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 102128.571429                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 102128.571429                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 102128.571429                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 102128.571429                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           18                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           18                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           18                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           52                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           52                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           52                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      5723750                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      5723750                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      5723750                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      5723750                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      5723750                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      5723750                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.039364                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.039364                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.039364                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.039364                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.039364                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.039364                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 110072.115385                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 110072.115385                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 110072.115385                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 110072.115385                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 110072.115385                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 110072.115385                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  5667                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            5315                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             160                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               3150                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  2926                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           92.888889                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   153                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          16315                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        28092                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      5667                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             3079                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        7310                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   373                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                    1348                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            10308                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.863989                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.697383                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   6213     60.27%     60.27% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    122      1.18%     61.46% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                     50      0.49%     61.94% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    130      1.26%     63.20% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    148      1.44%     64.64% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    122      1.18%     65.82% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    106      1.03%     66.85% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    264      2.56%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   3153     30.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              10308                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.347349                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.721851                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   2921                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                3586                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    1607                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2036                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  158                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                156                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                27100                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  158                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   3085                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   836                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1520                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    3423                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                1286                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                26445                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 1168                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                   12                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands             43092                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              128690                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          37038                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               37079                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   6009                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               28                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    3144                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               4387                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               839                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             293                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            109                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    25587                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                61                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   23649                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             293                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          3686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        12344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        10308                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.294237                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.868703                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              3664     35.55%     35.55% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1               605      5.87%     41.41% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2               402      3.90%     45.31% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3               308      2.99%     48.30% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5329     51.70%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         10308                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    6    100.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               18039     76.28%     76.28% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                772      3.26%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.54% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               4252     17.98%     97.52% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               586      2.48%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                23649                       # Type of FU issued
system.cpu13.iq.rate                         1.449525                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         6                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.000254                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            57901                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           29342                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        23049                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                23655                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             22                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          806                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          365                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          257                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  158                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   412                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 330                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             25651                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                4387                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                839                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 328                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           46                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                139                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               23503                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                4218                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             142                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       4768                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   4671                       # Number of branches executed
system.cpu13.iew.exec_stores                      550                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.440576                       # Inst execution rate
system.cpu13.iew.wb_sent                        23107                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       23049                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   16920                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   32694                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.412749                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.517526                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          3629                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             132                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples         9762                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.249744                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.513627                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         4106     42.06%     42.06% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         1058     10.84%     52.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          316      3.24%     56.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1605     16.44%     72.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          181      1.85%     74.43% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         1676     17.17%     91.60% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           72      0.74%     92.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7           63      0.65%     92.98% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8          685      7.02%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total         9762                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              21302                       # Number of instructions committed
system.cpu13.commit.committedOps                21962                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         4055                       # Number of memory references committed
system.cpu13.commit.loads                        3581                       # Number of loads committed
system.cpu13.commit.membars                        29                       # Number of memory barriers committed
system.cpu13.commit.branches                     4510                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   17565                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 71                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          17136     78.03%     78.03% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           771      3.51%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.54% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          3581     16.31%     97.84% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          474      2.16%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           21962                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                 685                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      34421                       # The number of ROB reads
system.cpu13.rob.rob_writes                     51801                       # The number of ROB writes
system.cpu13.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          6007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      73623                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     21302                       # Number of Instructions Simulated
system.cpu13.committedOps                       21962                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.765891                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.765891                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.305670                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.305670                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  32513                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 11923                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   81963                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  26838                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  5206                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           7.482699                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              4173                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           62.283582                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     7.482699                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.007307                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.007307                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            8835                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           8835                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         3731                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          3731                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          441                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          441                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data         4172                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           4172                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         4174                       # number of overall hits
system.cpu13.dcache.overall_hits::total          4174                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          165                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          165                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           25                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            3                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            6                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          190                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          190                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          193                       # number of overall misses
system.cpu13.dcache.overall_misses::total          193                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      6768886                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      6768886                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3289742                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3289742                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       133492                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       133492                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        37000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     10058628                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     10058628                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     10058628                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     10058628                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         3896                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         3896                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          466                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          466                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         4362                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         4362                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         4367                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         4367                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.042351                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.042351                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.053648                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.053648                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.043558                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.043558                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.044195                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.044195                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 41023.551515                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 41023.551515                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 131589.680000                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 131589.680000                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 22248.666667                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 22248.666667                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 12333.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 52940.147368                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 52940.147368                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 52117.243523                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 52117.243523                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs          297                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           23                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs              24                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    12.375000                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           23                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           99                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           15                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data          114                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data          114                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           66                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            6                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           76                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           78                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      2596535                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      2596535                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1106504                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1106504                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       113008                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       113008                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      3703039                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      3703039                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      3722039                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      3722039                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.016940                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.016940                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.021459                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.021459                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.017423                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.017423                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.017861                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.017861                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 39341.439394                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 39341.439394                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 110650.400000                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 110650.400000                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         9500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 18834.666667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18834.666667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 48724.197368                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 48724.197368                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 47718.448718                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 47718.448718                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           6.644890                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              1274                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           24.037736                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     6.644890                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.012978                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.012978                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            2749                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           2749                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         1274                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          1274                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         1274                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           1274                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         1274                       # number of overall hits
system.cpu13.icache.overall_hits::total          1274                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           74                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           74                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           74                       # number of overall misses
system.cpu13.icache.overall_misses::total           74                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      7229999                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      7229999                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      7229999                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      7229999                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      7229999                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      7229999                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         1348                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         1348                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         1348                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         1348                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         1348                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         1348                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.054896                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.054896                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.054896                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.054896                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.054896                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.054896                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 97702.689189                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 97702.689189                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 97702.689189                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 97702.689189                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 97702.689189                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 97702.689189                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          125                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           21                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           21                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           21                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           53                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           53                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           53                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5851001                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5851001                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5851001                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5851001                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5851001                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5851001                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.039318                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.039318                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.039318                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.039318                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.039318                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.039318                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 110396.245283                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 110396.245283                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 110396.245283                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 110396.245283                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 110396.245283                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 110396.245283                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  4976                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            4630                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             148                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               2715                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  2545                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           93.738490                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   152                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          15653                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             3001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        24419                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      4976                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2697                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        6859                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   341                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                    1261                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            10056                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.554992                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.591769                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   6443     64.07%     64.07% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    134      1.33%     65.40% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                     79      0.79%     66.19% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    105      1.04%     67.23% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    103      1.02%     68.26% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    120      1.19%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    121      1.20%     70.65% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    260      2.59%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   2691     26.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              10056                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.317894                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.560020                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   2801                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                3874                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    1499                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1740                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  142                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                147                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                23690                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  142                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   2944                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                   829                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1989                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    3070                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                1082                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                23152                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                 1001                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                   16                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands             37682                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              112593                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          32361                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               32776                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   4902                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           27                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    2465                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               3865                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               684                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             223                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             90                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    22407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                59                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   21042                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             173                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          2870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         9464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        10056                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.092482                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.893431                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              4123     41.00%     41.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1               547      5.44%     46.44% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2               349      3.47%     49.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3               351      3.49%     53.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              4686     46.60%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         10056                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    7    100.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               15838     75.27%     75.27% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                772      3.67%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.94% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               3928     18.67%     97.60% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               504      2.40%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                21042                       # Type of FU issued
system.cpu14.iq.rate                         1.344279                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         7                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.000333                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            52316                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           25343                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        20451                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                21049                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             17                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          601                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          242                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          250                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  142                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   311                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 441                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             22469                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              13                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                3865                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                684                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               27                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 436                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           42                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                126                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               20895                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                3851                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             143                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       4344                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4063                       # Number of branches executed
system.cpu14.iew.exec_stores                      493                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.334888                       # Inst execution rate
system.cpu14.iew.wb_sent                        20520                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       20451                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   14997                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   28634                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.306523                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.523748                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          2814                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             120                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples         9620                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.037006                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.479122                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         4550     47.30%     47.30% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          978     10.17%     57.46% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          287      2.98%     60.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1414     14.70%     75.15% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          162      1.68%     76.83% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1498     15.57%     92.40% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           59      0.61%     93.01% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           66      0.69%     93.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8          606      6.30%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total         9620                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              18994                       # Number of instructions committed
system.cpu14.commit.committedOps                19596                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         3706                       # Number of memory references committed
system.cpu14.commit.loads                        3264                       # Number of loads committed
system.cpu14.commit.membars                        27                       # Number of memory barriers committed
system.cpu14.commit.branches                     3938                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   15761                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 65                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          15119     77.15%     77.15% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           771      3.93%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.09% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          3264     16.66%     97.74% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          442      2.26%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           19596                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                 606                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      31203                       # The number of ROB reads
system.cpu14.rob.rob_writes                     45329                       # The number of ROB writes
system.cpu14.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      74285                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     18994                       # Number of Instructions Simulated
system.cpu14.committedOps                       19596                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.824102                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.824102                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.213442                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.213442                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  29031                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 10843                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   73113                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  23316                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  4793                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           7.085815                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              3791                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           57.439394                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     7.085815                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.006920                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.006920                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            8075                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           8075                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3385                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3385                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          405                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          405                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            6                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data         3790                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           3790                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         3792                       # number of overall hits
system.cpu14.dcache.overall_hits::total          3792                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          157                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           25                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            3                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            4                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            8                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          182                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          182                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          185                       # number of overall misses
system.cpu14.dcache.overall_misses::total          185                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      6200529                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      6200529                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3485246                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3485246                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        56000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        56000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        37499                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       231993                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       231993                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      9685775                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      9685775                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      9685775                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      9685775                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         3542                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         3542                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          430                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          430                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         3972                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         3972                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         3977                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         3977                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.044325                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.044325                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.058140                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.058140                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.045821                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.045821                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.046517                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.046517                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 39493.815287                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 39493.815287                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 139409.840000                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 139409.840000                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        14000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        14000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  4687.375000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  4687.375000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 53218.543956                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 53218.543956                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 52355.540541                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 52355.540541                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs          278                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs              24                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    11.583333                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           92                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           15                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data          107                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data          107                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           65                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            4                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           75                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           77                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      2131289                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      2131289                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      1119752                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      1119752                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        44000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        44000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data       214007                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       214007                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      3251041                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      3251041                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      3269541                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      3269541                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.018351                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.018351                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.023256                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.023256                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.400000                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.018882                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.018882                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.019361                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.019361                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 32789.061538                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 32789.061538                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 111975.200000                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 111975.200000                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         9250                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data        11000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  3375.125000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  3375.125000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 43347.213333                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 43347.213333                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 42461.571429                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 42461.571429                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           6.333848                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              1193                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           22.942308                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     6.333848                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.012371                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.012371                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            2574                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           2574                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         1193                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          1193                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         1193                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           1193                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         1193                       # number of overall hits
system.cpu14.icache.overall_hits::total          1193                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           68                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           68                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           68                       # number of overall misses
system.cpu14.icache.overall_misses::total           68                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      6458749                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      6458749                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      6458749                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      6458749                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      6458749                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      6458749                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         1261                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         1261                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         1261                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         1261                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         1261                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         1261                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.053925                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.053925                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.053925                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.053925                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.053925                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.053925                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 94981.602941                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 94981.602941                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 94981.602941                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 94981.602941                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 94981.602941                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 94981.602941                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           16                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           16                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           16                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           52                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           52                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           52                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      5290999                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      5290999                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      5290999                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      5290999                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      5290999                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      5290999                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.041237                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.041237                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.041237                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.041237                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.041237                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.041237                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 101749.980769                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 101749.980769                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 101749.980769                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 101749.980769                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 101749.980769                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 101749.980769                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  4449                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            4100                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             140                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               4134                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  2250                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           54.426705                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   155                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          15229                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2701                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        22266                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      4449                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             2405                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        6970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   329                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    1237                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples             9842                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.395651                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.521290                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   6468     65.72%     65.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    171      1.74%     67.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                     98      1.00%     68.45% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                     85      0.86%     69.32% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                     86      0.87%     70.19% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    116      1.18%     71.37% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    116      1.18%     72.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    280      2.84%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   2422     24.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total               9842                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.292140                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.462079                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   2735                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                3989                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    1511                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1472                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  135                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                141                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                21622                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 103                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  135                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2915                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   472                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         2546                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    2784                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                 990                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                21078                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                  883                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                   13                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands             33879                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              102540                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          29572                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               29590                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   4289                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    2482                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               3611                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               688                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             179                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             71                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    20374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                65                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   19057                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             160                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          2572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         9095                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples         9842                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.936293                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.892311                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              4402     44.73%     44.73% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1               552      5.61%     50.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2               354      3.60%     53.93% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3               339      3.44%     57.38% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              4195     42.62%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total          9842                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    7    100.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               14171     74.36%     74.36% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                772      4.05%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.41% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               3634     19.07%     97.48% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               480      2.52%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                19057                       # Type of FU issued
system.cpu15.iq.rate                         1.251363                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         7                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.000367                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            48123                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           23022                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        18505                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                19064                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          585                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          250                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  135                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   271                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 150                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             20442                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              13                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                3611                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                688                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 144                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                117                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               18890                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                3546                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             167                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       4016                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   3582                       # Number of branches executed
system.cpu15.iew.exec_stores                      470                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.240397                       # Inst execution rate
system.cpu15.iew.wb_sent                        18582                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       18505                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   13549                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   25647                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.215116                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.528288                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          2577                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             111                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples         9445                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.891689                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.434230                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         4766     50.46%     50.46% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          992     10.50%     60.96% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          214      2.27%     63.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1303     13.80%     77.02% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           80      0.85%     77.87% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         1415     14.98%     92.85% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           92      0.97%     93.83% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           73      0.77%     94.60% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8          510      5.40%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total         9445                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              17298                       # Number of instructions committed
system.cpu15.commit.committedOps                17867                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         3464                       # Number of memory references committed
system.cpu15.commit.loads                        3026                       # Number of loads committed
system.cpu15.commit.membars                        25                       # Number of memory barriers committed
system.cpu15.commit.branches                     3509                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   14454                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 61                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          13632     76.30%     76.30% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           771      4.32%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.61% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          3026     16.94%     97.55% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          438      2.45%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           17867                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                 510                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      29158                       # The number of ROB reads
system.cpu15.rob.rob_writes                     41287                       # The number of ROB writes
system.cpu15.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          5387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      74709                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     17298                       # Number of Instructions Simulated
system.cpu15.committedOps                       17867                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.880391                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.880391                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.135859                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.135859                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  26355                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 10100                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   66408                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  20483                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  4610                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   71                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.341458                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              3568                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              70                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           50.971429                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.341458                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.007169                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.007169                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            7562                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           7562                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         3163                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          3163                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          391                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          391                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data         3554                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           3554                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         3556                       # number of overall hits
system.cpu15.dcache.overall_hits::total          3556                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          121                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          121                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           26                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            3                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           16                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            8                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          147                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          147                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          150                       # number of overall misses
system.cpu15.dcache.overall_misses::total          150                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      5139444                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      5139444                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      2880744                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      2880744                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       330986                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       330986                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       110001                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       110001                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      8020188                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      8020188                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      8020188                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      8020188                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         3284                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         3284                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         3701                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         3701                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         3706                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         3706                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.036845                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.036845                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.062350                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.062350                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.842105                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.842105                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.039719                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.039719                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.040475                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.040475                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 42474.743802                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 42474.743802                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 110797.846154                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 110797.846154                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 20686.625000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 20686.625000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  4687.500000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  4687.500000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 54559.102041                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 54559.102041                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 53467.920000                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 53467.920000                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              19                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    12.052632                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           57                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           14                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           71                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           71                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           64                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           16                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            8                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           76                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           78                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      2471522                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      2471522                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       913503                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       913503                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       274014                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       274014                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        94499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        94499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      3385025                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      3385025                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      3403025                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      3403025                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.019488                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.019488                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.028777                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.028777                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.842105                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.020535                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.020535                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.021047                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.021047                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 38617.531250                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 38617.531250                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 76125.250000                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 76125.250000                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         9000                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 17125.875000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17125.875000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  3562.500000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  3562.500000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 44539.802632                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 44539.802632                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 43628.525641                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 43628.525641                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           5.983078                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              1177                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           23.540000                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     5.983078                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.011686                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.011686                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            2524                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           2524                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         1177                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          1177                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         1177                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           1177                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         1177                       # number of overall hits
system.cpu15.icache.overall_hits::total          1177                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           60                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           60                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           60                       # number of overall misses
system.cpu15.icache.overall_misses::total           60                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      5661000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      5661000                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      5661000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      5661000                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      5661000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      5661000                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         1237                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         1237                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         1237                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         1237                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         1237                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         1237                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.048504                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.048504                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.048504                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.048504                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.048504                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.048504                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst        94350                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total        94350                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst        94350                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total        94350                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst        94350                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total        94350                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          159                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           10                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           10                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           10                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           50                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           50                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      4674000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      4674000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      4674000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      4674000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      4674000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      4674000                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.040420                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.040420                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.040420                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.040420                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.040420                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.040420                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst        93480                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total        93480                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst        93480                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total        93480                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst        93480                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total        93480                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2741                       # Transaction distribution
system.membus.trans_dist::ReadResp               2730                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           10                       # Transaction distribution
system.membus.trans_dist::Writeback                25                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               34                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              82                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           25                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           25                       # Transaction distribution
system.membus.trans_dist::ReadExReq               421                       # Transaction distribution
system.membus.trans_dist::ReadExResp              421                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port          956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port          115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port          121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port          119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port          111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port          113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port          109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        38080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        29952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  135104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1161                       # Total snoops (count)
system.membus.snoop_fanout::samples              3321                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   3321    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                3321                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3984218                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3160000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2442981                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy             276000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             434946                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             272749                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer10.occupancy            514690                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer13.occupancy            267500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer14.occupancy            535450                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer17.occupancy            273250                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer18.occupancy            502940                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer21.occupancy            277999                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer22.occupancy            525950                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer25.occupancy            272750                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer26.occupancy            525200                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer29.occupancy            282250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer30.occupancy            510444                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer33.occupancy            281000                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer34.occupancy            475711                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer37.occupancy            277750                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer38.occupancy            477704                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer41.occupancy            280500                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer42.occupancy            493683                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer45.occupancy            295000                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer46.occupancy            459189                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer49.occupancy            276750                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer50.occupancy            466440                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer53.occupancy            282999                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer54.occupancy            447953                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer57.occupancy            276750                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer58.occupancy            457951                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer61.occupancy            266000                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer62.occupancy            510462                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
