    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; CapSense_CSD_IDAC1_cy_psoc4_idac
CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_CSD_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_CSD_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_CSD_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_CSD_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; CapSense_CSD_SampleClk
CapSense_CSD_SampleClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_CSD_SampleClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_CSD_SampleClk__ENABLE_MASK EQU 0x80000000
CapSense_CSD_SampleClk__MASK EQU 0x80000000
CapSense_CSD_SampleClk__REGISTER EQU CYREG_CLK_DIVIDER_A00

; CapSense_CSD_SenseClk
CapSense_CSD_SenseClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_CSD_SenseClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_CSD_SenseClk__ENABLE_MASK EQU 0x80000000
CapSense_CSD_SenseClk__MASK EQU 0x80000000
CapSense_CSD_SenseClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

; PWM_B_cy_m0s8_tcpwm_1
PWM_B_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_B_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_B_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_B_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_B_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_B_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_B_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_B_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_B_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_B_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_B_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_B_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_B_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_B_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_B_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; PWM_G_cy_m0s8_tcpwm_1
PWM_G_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_G_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_G_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_G_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_G_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_G_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_G_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_G_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_G_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_G_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_G_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_G_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_G_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_G_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_G_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_G_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_G_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; PWM_R_cy_m0s8_tcpwm_1
PWM_R_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_R_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_R_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_R_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_R_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_R_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_R_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_R_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_R_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_R_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_R_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_R_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_R_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_R_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; CapSense_CSD_CSD_FFB
CapSense_CSD_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS

; PWM_Tone_Mix_PWMUDB
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_Tone_Mix_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_Tone_Mix_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
PWM_Tone_Mix_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01

; CapSense_CSD_Cmod
CapSense_CSD_Cmod__0__DM__MASK EQU 0x1C0
CapSense_CSD_Cmod__0__DM__SHIFT EQU 6
CapSense_CSD_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_CSD_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_CSD_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_CSD_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_CSD_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_CSD_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_CSD_Cmod__0__MASK EQU 0x04
CapSense_CSD_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_CSD_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_CSD_Cmod__0__PORT EQU 4
CapSense_CSD_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_CSD_Cmod__0__SHIFT EQU 2
CapSense_CSD_Cmod__Cmod__DM__MASK EQU 0x1C0
CapSense_CSD_Cmod__Cmod__DM__SHIFT EQU 6
CapSense_CSD_Cmod__Cmod__DR EQU CYREG_PRT4_DR
CapSense_CSD_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_CSD_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_CSD_Cmod__Cmod__MASK EQU 0x04
CapSense_CSD_Cmod__Cmod__PC EQU CYREG_PRT4_PC
CapSense_CSD_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_CSD_Cmod__Cmod__PORT EQU 4
CapSense_CSD_Cmod__Cmod__PS EQU CYREG_PRT4_PS
CapSense_CSD_Cmod__Cmod__SHIFT EQU 2
CapSense_CSD_Cmod__DR EQU CYREG_PRT4_DR
CapSense_CSD_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_CSD_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_CSD_Cmod__MASK EQU 0x04
CapSense_CSD_Cmod__PC EQU CYREG_PRT4_PC
CapSense_CSD_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_CSD_Cmod__PORT EQU 4
CapSense_CSD_Cmod__PS EQU CYREG_PRT4_PS
CapSense_CSD_Cmod__SHIFT EQU 2

; CapSense_CSD_ISR
CapSense_CSD_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_CSD_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_CSD_ISR__INTC_MASK EQU 0x8000
CapSense_CSD_ISR__INTC_NUMBER EQU 15
CapSense_CSD_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_CSD_ISR__INTC_PRIOR_NUM EQU 3
CapSense_CSD_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_CSD_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_CSD_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CapSense_CSD_Sns
CapSense_CSD_Sns__0__DM__MASK EQU 0x07
CapSense_CSD_Sns__0__DM__SHIFT EQU 0
CapSense_CSD_Sns__0__DR EQU CYREG_PRT1_DR
CapSense_CSD_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_CSD_Sns__0__HSIOM_MASK EQU 0x0000000F
CapSense_CSD_Sns__0__HSIOM_SHIFT EQU 0
CapSense_CSD_Sns__0__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_CSD_Sns__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_CSD_Sns__0__MASK EQU 0x01
CapSense_CSD_Sns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_CSD_Sns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_CSD_Sns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_CSD_Sns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_CSD_Sns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_CSD_Sns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_CSD_Sns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_CSD_Sns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_CSD_Sns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_CSD_Sns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_CSD_Sns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_CSD_Sns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_CSD_Sns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_CSD_Sns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_CSD_Sns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_CSD_Sns__0__PC EQU CYREG_PRT1_PC
CapSense_CSD_Sns__0__PC2 EQU CYREG_PRT1_PC2
CapSense_CSD_Sns__0__PORT EQU 1
CapSense_CSD_Sns__0__PS EQU CYREG_PRT1_PS
CapSense_CSD_Sns__0__SHIFT EQU 0
CapSense_CSD_Sns__1__DM__MASK EQU 0x7000
CapSense_CSD_Sns__1__DM__SHIFT EQU 12
CapSense_CSD_Sns__1__DR EQU CYREG_PRT0_DR
CapSense_CSD_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_CSD_Sns__1__HSIOM_MASK EQU 0x000F0000
CapSense_CSD_Sns__1__HSIOM_SHIFT EQU 16
CapSense_CSD_Sns__1__INTCFG EQU CYREG_PRT0_INTCFG
CapSense_CSD_Sns__1__INTSTAT EQU CYREG_PRT0_INTSTAT
CapSense_CSD_Sns__1__MASK EQU 0x10
CapSense_CSD_Sns__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_CSD_Sns__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_CSD_Sns__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_CSD_Sns__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_CSD_Sns__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_CSD_Sns__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_CSD_Sns__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_CSD_Sns__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_CSD_Sns__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_CSD_Sns__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_CSD_Sns__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_CSD_Sns__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_CSD_Sns__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_CSD_Sns__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_CSD_Sns__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_CSD_Sns__1__PC EQU CYREG_PRT0_PC
CapSense_CSD_Sns__1__PC2 EQU CYREG_PRT0_PC2
CapSense_CSD_Sns__1__PORT EQU 0
CapSense_CSD_Sns__1__PS EQU CYREG_PRT0_PS
CapSense_CSD_Sns__1__SHIFT EQU 4
CapSense_CSD_Sns__ProximitySensor0_0__PROX__DM__MASK EQU 0x07
CapSense_CSD_Sns__ProximitySensor0_0__PROX__DM__SHIFT EQU 0
CapSense_CSD_Sns__ProximitySensor0_0__PROX__DR EQU CYREG_PRT1_DR
CapSense_CSD_Sns__ProximitySensor0_0__PROX__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_CSD_Sns__ProximitySensor0_0__PROX__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_CSD_Sns__ProximitySensor0_0__PROX__MASK EQU 0x01
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PC EQU CYREG_PRT1_PC
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PC2 EQU CYREG_PRT1_PC2
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PORT EQU 1
CapSense_CSD_Sns__ProximitySensor0_0__PROX__PS EQU CYREG_PRT1_PS
CapSense_CSD_Sns__ProximitySensor0_0__PROX__SHIFT EQU 0
CapSense_CSD_Sns__ProximitySensor1_0__PROX__DM__MASK EQU 0x7000
CapSense_CSD_Sns__ProximitySensor1_0__PROX__DM__SHIFT EQU 12
CapSense_CSD_Sns__ProximitySensor1_0__PROX__DR EQU CYREG_PRT0_DR
CapSense_CSD_Sns__ProximitySensor1_0__PROX__INTCFG EQU CYREG_PRT0_INTCFG
CapSense_CSD_Sns__ProximitySensor1_0__PROX__INTSTAT EQU CYREG_PRT0_INTSTAT
CapSense_CSD_Sns__ProximitySensor1_0__PROX__MASK EQU 0x10
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PC EQU CYREG_PRT0_PC
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PC2 EQU CYREG_PRT0_PC2
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PORT EQU 0
CapSense_CSD_Sns__ProximitySensor1_0__PROX__PS EQU CYREG_PRT0_PS
CapSense_CSD_Sns__ProximitySensor1_0__PROX__SHIFT EQU 4

; PWM_Tone_PWMUDB
PWM_Tone_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Tone_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Tone_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_Tone_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
PWM_Tone_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Tone_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
PWM_Tone_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Tone_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Tone_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Tone_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
PWM_Tone_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Tone_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Tone_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Tone_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Tone_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Tone_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Tone_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Tone_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_Tone_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_Tone_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_Tone_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
PWM_Tone_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Tone_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Tone_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_Tone_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_Tone_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Tone_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; P0_2_GreenLED
P0_2_GreenLED__0__DM__MASK EQU 0x1C0
P0_2_GreenLED__0__DM__SHIFT EQU 6
P0_2_GreenLED__0__DR EQU CYREG_PRT0_DR
P0_2_GreenLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_2_GreenLED__0__HSIOM_MASK EQU 0x00000F00
P0_2_GreenLED__0__HSIOM_SHIFT EQU 8
P0_2_GreenLED__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_2_GreenLED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2_GreenLED__0__MASK EQU 0x04
P0_2_GreenLED__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_2_GreenLED__0__OUT_SEL_SHIFT EQU 4
P0_2_GreenLED__0__OUT_SEL_VAL EQU 1
P0_2_GreenLED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2_GreenLED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2_GreenLED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2_GreenLED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2_GreenLED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2_GreenLED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2_GreenLED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2_GreenLED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2_GreenLED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2_GreenLED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2_GreenLED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2_GreenLED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2_GreenLED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2_GreenLED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2_GreenLED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2_GreenLED__0__PC EQU CYREG_PRT0_PC
P0_2_GreenLED__0__PC2 EQU CYREG_PRT0_PC2
P0_2_GreenLED__0__PORT EQU 0
P0_2_GreenLED__0__PS EQU CYREG_PRT0_PS
P0_2_GreenLED__0__SHIFT EQU 2
P0_2_GreenLED__DR EQU CYREG_PRT0_DR
P0_2_GreenLED__INTCFG EQU CYREG_PRT0_INTCFG
P0_2_GreenLED__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2_GreenLED__MASK EQU 0x04
P0_2_GreenLED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2_GreenLED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2_GreenLED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2_GreenLED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2_GreenLED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2_GreenLED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2_GreenLED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2_GreenLED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2_GreenLED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2_GreenLED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2_GreenLED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2_GreenLED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2_GreenLED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2_GreenLED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2_GreenLED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2_GreenLED__PC EQU CYREG_PRT0_PC
P0_2_GreenLED__PC2 EQU CYREG_PRT0_PC2
P0_2_GreenLED__PORT EQU 0
P0_2_GreenLED__PS EQU CYREG_PRT0_PS
P0_2_GreenLED__SHIFT EQU 2

; P0_3_BlueLED
P0_3_BlueLED__0__DM__MASK EQU 0xE00
P0_3_BlueLED__0__DM__SHIFT EQU 9
P0_3_BlueLED__0__DR EQU CYREG_PRT0_DR
P0_3_BlueLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_3_BlueLED__0__HSIOM_MASK EQU 0x0000F000
P0_3_BlueLED__0__HSIOM_SHIFT EQU 12
P0_3_BlueLED__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_3_BlueLED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_3_BlueLED__0__MASK EQU 0x08
P0_3_BlueLED__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_3_BlueLED__0__OUT_SEL_SHIFT EQU 6
P0_3_BlueLED__0__OUT_SEL_VAL EQU 2
P0_3_BlueLED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_3_BlueLED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_3_BlueLED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_3_BlueLED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_3_BlueLED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_3_BlueLED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_3_BlueLED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_3_BlueLED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_3_BlueLED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_3_BlueLED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_3_BlueLED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_3_BlueLED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_3_BlueLED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_3_BlueLED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_3_BlueLED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_3_BlueLED__0__PC EQU CYREG_PRT0_PC
P0_3_BlueLED__0__PC2 EQU CYREG_PRT0_PC2
P0_3_BlueLED__0__PORT EQU 0
P0_3_BlueLED__0__PS EQU CYREG_PRT0_PS
P0_3_BlueLED__0__SHIFT EQU 3
P0_3_BlueLED__DR EQU CYREG_PRT0_DR
P0_3_BlueLED__INTCFG EQU CYREG_PRT0_INTCFG
P0_3_BlueLED__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_3_BlueLED__MASK EQU 0x08
P0_3_BlueLED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_3_BlueLED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_3_BlueLED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_3_BlueLED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_3_BlueLED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_3_BlueLED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_3_BlueLED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_3_BlueLED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_3_BlueLED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_3_BlueLED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_3_BlueLED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_3_BlueLED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_3_BlueLED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_3_BlueLED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_3_BlueLED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_3_BlueLED__PC EQU CYREG_PRT0_PC
P0_3_BlueLED__PC2 EQU CYREG_PRT0_PC2
P0_3_BlueLED__PORT EQU 0
P0_3_BlueLED__PS EQU CYREG_PRT0_PS
P0_3_BlueLED__SHIFT EQU 3

; P2_0_Speaker
P2_0_Speaker__0__DM__MASK EQU 0x07
P2_0_Speaker__0__DM__SHIFT EQU 0
P2_0_Speaker__0__DR EQU CYREG_PRT2_DR
P2_0_Speaker__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_0_Speaker__0__HSIOM_MASK EQU 0x0000000F
P2_0_Speaker__0__HSIOM_SHIFT EQU 0
P2_0_Speaker__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_0_Speaker__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_0_Speaker__0__MASK EQU 0x01
P2_0_Speaker__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
P2_0_Speaker__0__OUT_SEL_SHIFT EQU 0
P2_0_Speaker__0__OUT_SEL_VAL EQU 0
P2_0_Speaker__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_0_Speaker__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_0_Speaker__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_0_Speaker__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_0_Speaker__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_0_Speaker__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_0_Speaker__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_0_Speaker__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_0_Speaker__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_0_Speaker__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_0_Speaker__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_0_Speaker__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_0_Speaker__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_0_Speaker__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_0_Speaker__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_0_Speaker__0__PC EQU CYREG_PRT2_PC
P2_0_Speaker__0__PC2 EQU CYREG_PRT2_PC2
P2_0_Speaker__0__PORT EQU 2
P2_0_Speaker__0__PS EQU CYREG_PRT2_PS
P2_0_Speaker__0__SHIFT EQU 0
P2_0_Speaker__DR EQU CYREG_PRT2_DR
P2_0_Speaker__INTCFG EQU CYREG_PRT2_INTCFG
P2_0_Speaker__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_0_Speaker__MASK EQU 0x01
P2_0_Speaker__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_0_Speaker__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_0_Speaker__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_0_Speaker__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_0_Speaker__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_0_Speaker__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_0_Speaker__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_0_Speaker__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_0_Speaker__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_0_Speaker__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_0_Speaker__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_0_Speaker__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_0_Speaker__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_0_Speaker__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_0_Speaker__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_0_Speaker__PC EQU CYREG_PRT2_PC
P2_0_Speaker__PC2 EQU CYREG_PRT2_PC2
P2_0_Speaker__PORT EQU 2
P2_0_Speaker__PS EQU CYREG_PRT2_PS
P2_0_Speaker__SHIFT EQU 0

; PlayMode_ISR
PlayMode_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PlayMode_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PlayMode_ISR__INTC_MASK EQU 0x01
PlayMode_ISR__INTC_NUMBER EQU 0
PlayMode_ISR__INTC_PRIOR_MASK EQU 0xC0
PlayMode_ISR__INTC_PRIOR_NUM EQU 3
PlayMode_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
PlayMode_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PlayMode_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SW2_PlayMode
SW2_PlayMode__0__DM__MASK EQU 0xE00000
SW2_PlayMode__0__DM__SHIFT EQU 21
SW2_PlayMode__0__DR EQU CYREG_PRT0_DR
SW2_PlayMode__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW2_PlayMode__0__HSIOM_MASK EQU 0xF0000000
SW2_PlayMode__0__HSIOM_SHIFT EQU 28
SW2_PlayMode__0__INTCFG EQU CYREG_PRT0_INTCFG
SW2_PlayMode__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW2_PlayMode__0__MASK EQU 0x80
SW2_PlayMode__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW2_PlayMode__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW2_PlayMode__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW2_PlayMode__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW2_PlayMode__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW2_PlayMode__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW2_PlayMode__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW2_PlayMode__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW2_PlayMode__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW2_PlayMode__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW2_PlayMode__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW2_PlayMode__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW2_PlayMode__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW2_PlayMode__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW2_PlayMode__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW2_PlayMode__0__PC EQU CYREG_PRT0_PC
SW2_PlayMode__0__PC2 EQU CYREG_PRT0_PC2
SW2_PlayMode__0__PORT EQU 0
SW2_PlayMode__0__PS EQU CYREG_PRT0_PS
SW2_PlayMode__0__SHIFT EQU 7
SW2_PlayMode__DR EQU CYREG_PRT0_DR
SW2_PlayMode__INTCFG EQU CYREG_PRT0_INTCFG
SW2_PlayMode__INTSTAT EQU CYREG_PRT0_INTSTAT
SW2_PlayMode__MASK EQU 0x80
SW2_PlayMode__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW2_PlayMode__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW2_PlayMode__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW2_PlayMode__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW2_PlayMode__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW2_PlayMode__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW2_PlayMode__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW2_PlayMode__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW2_PlayMode__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW2_PlayMode__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW2_PlayMode__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW2_PlayMode__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW2_PlayMode__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW2_PlayMode__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW2_PlayMode__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW2_PlayMode__PC EQU CYREG_PRT0_PC
SW2_PlayMode__PC2 EQU CYREG_PRT0_PC2
SW2_PlayMode__PORT EQU 0
SW2_PlayMode__PS EQU CYREG_PRT0_PS
SW2_PlayMode__SHIFT EQU 7

; P1_6_RedLED
P1_6_RedLED__0__DM__MASK EQU 0x1C0000
P1_6_RedLED__0__DM__SHIFT EQU 18
P1_6_RedLED__0__DR EQU CYREG_PRT1_DR
P1_6_RedLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_6_RedLED__0__HSIOM_MASK EQU 0x0F000000
P1_6_RedLED__0__HSIOM_SHIFT EQU 24
P1_6_RedLED__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_6_RedLED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6_RedLED__0__MASK EQU 0x40
P1_6_RedLED__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_6_RedLED__0__OUT_SEL_SHIFT EQU 12
P1_6_RedLED__0__OUT_SEL_VAL EQU 1
P1_6_RedLED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6_RedLED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6_RedLED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6_RedLED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6_RedLED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6_RedLED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6_RedLED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6_RedLED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6_RedLED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6_RedLED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6_RedLED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6_RedLED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6_RedLED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6_RedLED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6_RedLED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6_RedLED__0__PC EQU CYREG_PRT1_PC
P1_6_RedLED__0__PC2 EQU CYREG_PRT1_PC2
P1_6_RedLED__0__PORT EQU 1
P1_6_RedLED__0__PS EQU CYREG_PRT1_PS
P1_6_RedLED__0__SHIFT EQU 6
P1_6_RedLED__DR EQU CYREG_PRT1_DR
P1_6_RedLED__INTCFG EQU CYREG_PRT1_INTCFG
P1_6_RedLED__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6_RedLED__MASK EQU 0x40
P1_6_RedLED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6_RedLED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6_RedLED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6_RedLED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6_RedLED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6_RedLED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6_RedLED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6_RedLED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6_RedLED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6_RedLED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6_RedLED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6_RedLED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6_RedLED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6_RedLED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6_RedLED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6_RedLED__PC EQU CYREG_PRT1_PC
P1_6_RedLED__PC2 EQU CYREG_PRT1_PC2
P1_6_RedLED__PORT EQU 1
P1_6_RedLED__PS EQU CYREG_PRT1_PS
P1_6_RedLED__SHIFT EQU 6

; Pitch_Clock
Pitch_Clock__DIVIDER_MASK EQU 0x0000FFFF
Pitch_Clock__ENABLE EQU CYREG_CLK_DIVIDER_B01
Pitch_Clock__ENABLE_MASK EQU 0x80000000
Pitch_Clock__MASK EQU 0x80000000
Pitch_Clock__REGISTER EQU CYREG_CLK_DIVIDER_B01

; UART_SCBCLK
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A01
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A01

; Clock_PWM
Clock_PWM__DIVIDER_MASK EQU 0x0000FFFF
Clock_PWM__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_PWM__ENABLE_MASK EQU 0x80000000
Clock_PWM__MASK EQU 0x80000000
Clock_PWM__REGISTER EQU CYREG_CLK_DIVIDER_C00

; UART_SCB
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B02
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B02

; UART_rx
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

; UART_tx
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
