$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Tue Nov 07 21:30:09 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 4 ! X [3:0] $end
$var reg 4 " Y [3:0] $end
$var reg 1 # enable $end
$var reg 2 $ op [1:0] $end
$var wire 1 % z [5] $end
$var wire 1 & z [4] $end
$var wire 1 ' z [3] $end
$var wire 1 ( z [2] $end
$var wire 1 ) z [1] $end
$var wire 1 * z [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 tmp~0_combout $end
$var wire 1 3 Add1~0_combout $end
$var wire 1 4 Add0~0_combout $end
$var wire 1 5 Mux5~0_combout $end
$var wire 1 6 Add2~0_combout $end
$var wire 1 7 Mux5~1_combout $end
$var wire 1 8 enable~combout $end
$var wire 1 9 Add1~2 $end
$var wire 1 : Add1~2COUT1_31 $end
$var wire 1 ; Add1~5_combout $end
$var wire 1 < tmp~1_combout $end
$var wire 1 = Add0~2 $end
$var wire 1 > Add0~2COUT1_31 $end
$var wire 1 ? Add0~5_combout $end
$var wire 1 @ Mux4~0_combout $end
$var wire 1 A Add2~2 $end
$var wire 1 B Add2~2COUT1_31 $end
$var wire 1 C Add2~5_combout $end
$var wire 1 D Mux4~1_combout $end
$var wire 1 E Add0~7 $end
$var wire 1 F Add0~7COUT1_33 $end
$var wire 1 G Add0~10_combout $end
$var wire 1 H Add1~7 $end
$var wire 1 I Add1~7COUT1_33 $end
$var wire 1 J Add1~10_combout $end
$var wire 1 K Mux3~0_combout $end
$var wire 1 L tmp~2_combout $end
$var wire 1 M Add2~7 $end
$var wire 1 N Add2~7COUT1_33 $end
$var wire 1 O Add2~10_combout $end
$var wire 1 P Mux3~1_combout $end
$var wire 1 Q Add1~12 $end
$var wire 1 R Add1~12COUT1_35 $end
$var wire 1 S Add1~15_combout $end
$var wire 1 T Add0~12 $end
$var wire 1 U Add0~12COUT1_35 $end
$var wire 1 V Add0~15_combout $end
$var wire 1 W tmp~3_combout $end
$var wire 1 X Mux2~0_combout $end
$var wire 1 Y Add2~12 $end
$var wire 1 Z Add2~12COUT1_35 $end
$var wire 1 [ Add2~15_combout $end
$var wire 1 \ Mux2~1_combout $end
$var wire 1 ] Add0~17 $end
$var wire 1 ^ Add0~17COUT1_37 $end
$var wire 1 _ Add0~20_combout $end
$var wire 1 ` Add1~17 $end
$var wire 1 a Add1~17COUT1_37 $end
$var wire 1 b Add1~20_combout $end
$var wire 1 c Mux1~0_combout $end
$var wire 1 d Add2~17 $end
$var wire 1 e Add2~17COUT1_37 $end
$var wire 1 f Add2~20_combout $end
$var wire 1 g Mux1~1_combout $end
$var wire 1 h Mux0~0_combout $end
$var wire 1 i Y~combout [3] $end
$var wire 1 j Y~combout [2] $end
$var wire 1 k Y~combout [1] $end
$var wire 1 l Y~combout [0] $end
$var wire 1 m op~combout [1] $end
$var wire 1 n op~combout [0] $end
$var wire 1 o X~combout [3] $end
$var wire 1 p X~combout [2] $end
$var wire 1 q X~combout [1] $end
$var wire 1 r X~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b11 "
1#
b0 $
0*
0)
0(
1'
0&
0%
x+
0,
1-
x.
1/
10
11
12
03
04
05
16
07
18
19
1:
1;
1<
1=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
1I
0J
0K
1L
1M
1N
0O
0P
1Q
1R
0S
1T
1U
1V
0W
1X
1Y
1Z
0[
1\
1]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
1l
1k
0j
0i
0n
0m
1r
0q
1p
0o
$end
#90000
0#
08
0+
z%
z&
z'
z(
z)
z*
#100000
b1 $
1n
1+
0\
0X
1D
#110000
1#
18
0+
0%
0&
0'
0(
1)
0*
#190000
0#
08
1+
z%
z&
z'
z(
z)
z*
#200000
b11 $
b10 $
0n
1m
0+
0D
1@
1P
17
1D
#210000
1#
18
1+
0%
0&
0'
1(
1)
1*
#290000
0#
08
0+
z%
z&
z'
z(
z)
z*
#300000
b11 $
1n
1+
1X
1K
0D
15
0P
#310000
1#
18
0+
0%
0&
0'
0(
0)
1*
#390000
0#
08
1+
z%
z&
z'
z(
z)
z*
#400000
b1 $
b0 $
0n
0m
0+
1\
0K
1D
0@
05
1P
0P
0D
07
#500000
b1 $
1n
1+
0\
0X
1D
#600000
b11 $
b10 $
0n
1m
0+
0D
1@
1P
17
1D
#700000
b11 $
1n
1+
1X
1K
0D
15
0P
#800000
b1 $
b0 $
0n
0m
0+
1\
0K
1D
0@
05
1P
0P
0D
07
#900000
b1 $
1n
1+
0\
0X
1D
#1000000
