\hypertarget{classwt_1_1wt__arch}{}\section{wt\+\_\+arch Architecture Reference}
\label{classwt_1_1wt__arch}\index{wt\+\_\+arch@{wt\+\_\+arch}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classwt_1_1wt__arch_a5427232bb22991550e6168cf5171fc30}{P\+R\+O\+C\+E\+S\+S\+\_\+17}{\bfseries  ( {\bfseries {\bfseries \hyperlink{classwt_a4a4609c199d30b3adebbeb3a01276ec5}{clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{out\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classwt_a8b45761acb3f2e683677c4eb77d442b0}{Nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classwt_1_1wt__arch_a45126d1a75be347f440d181b7aa5e033}{sinc\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 25 of file wt.\+vhd.



\subsection{Member Function Documentation}
\hypertarget{classwt_1_1wt__arch_a5427232bb22991550e6168cf5171fc30}{}\index{wt\+::wt\+\_\+arch@{wt\+::wt\+\_\+arch}!P\+R\+O\+C\+E\+S\+S\+\_\+17@{P\+R\+O\+C\+E\+S\+S\+\_\+17}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+17@{P\+R\+O\+C\+E\+S\+S\+\_\+17}!wt\+::wt\+\_\+arch@{wt\+::wt\+\_\+arch}}
\subsubsection[{P\+R\+O\+C\+E\+S\+S\+\_\+17}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+17(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classwt_1_1wt__arch_a5427232bb22991550e6168cf5171fc30}


Definition at line 33 of file wt.\+vhd.



\subsection{Member Data Documentation}
\hypertarget{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}{}\index{wt\+::wt\+\_\+arch@{wt\+::wt\+\_\+arch}!out\+\_\+int@{out\+\_\+int}}
\index{out\+\_\+int@{out\+\_\+int}!wt\+::wt\+\_\+arch@{wt\+::wt\+\_\+arch}}
\subsubsection[{out\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf out\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf Nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwt_1_1wt__arch_a495e571184c4e4e4665241de22f331cc}


Definition at line 27 of file wt.\+vhd.

\hypertarget{classwt_1_1wt__arch_a45126d1a75be347f440d181b7aa5e033}{}\index{wt\+::wt\+\_\+arch@{wt\+::wt\+\_\+arch}!sinc\+\_\+int@{sinc\+\_\+int}}
\index{sinc\+\_\+int@{sinc\+\_\+int}!wt\+::wt\+\_\+arch@{wt\+::wt\+\_\+arch}}
\subsubsection[{sinc\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sinc\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwt_1_1wt__arch_a45126d1a75be347f440d181b7aa5e033}


Definition at line 28 of file wt.\+vhd.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{wt_8vhd}{wt.\+vhd}\end{DoxyCompactItemize}
