****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group REGIN
	-transition_time
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Tue Mar 10 21:56:59 2020
****************************************

Report timing status: Started...
Report timing status: Processing group REGIN

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock network delay (ideal)                                                    0.000      0.000
  input external delay                                                           0.100      0.100 r
  reset_i (in)                                                        0.000      0.000 &    0.100 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/QN (NOR3X0)            0.051      0.063 &    0.163 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D (DFFX1)      0.051     -0.007 &    0.156 f
  data arrival time                                                                         0.156

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                                        0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                                          0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                                         0.194      0.131 &    0.242 f
  CTSINVX16_G1B1I33/ZN (INVX8)                                        0.234      0.140 &    0.382 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/CLK (DFFX1)    0.235      0.005 &    0.387 r
  clock reconvergence pessimism                                                  0.000      0.387
  library hold time                                                              0.017      0.404
  data required time                                                                        0.404
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.404
  data arrival time                                                                        -0.156
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.249


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock network delay (ideal)                                                    0.000      0.000
  input external delay                                                           0.100      0.100 r
  reset_i (in)                                                        0.000      0.000 &    0.100 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/QN (NOR3X0)            0.047      0.060 &    0.160 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D (DFFX1)      0.047     -0.003 &    0.157 f
  data arrival time                                                                         0.157

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                                        0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                                          0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                                         0.194      0.131 &    0.242 f
  CTSINVX16_G1B1I84/ZN (INVX8)                                        0.222      0.135 &    0.377 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/CLK (DFFX1)    0.222      0.006 &    0.382 r
  clock reconvergence pessimism                                                  0.000      0.382
  library hold time                                                              0.017      0.400
  data required time                                                                        0.400
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.400
  data arrival time                                                                        -0.157
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.243


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock network delay (ideal)                                                    0.000      0.000
  input external delay                                                           0.100      0.100 r
  reset_i (in)                                                        0.000      0.000 &    0.100 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/QN (NOR3X0)            0.045      0.058 &    0.158 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D (DFFX1)      0.045     -0.000 &    0.158 f
  data arrival time                                                                         0.158

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                                        0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                                          0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                                         0.194      0.131 &    0.242 f
  CTSINVX16_G1B1I84/ZN (INVX8)                                        0.222      0.135 &    0.377 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/CLK (DFFX1)    0.222      0.006 &    0.382 r
  clock reconvergence pessimism                                                  0.000      0.382
  library hold time                                                              0.018      0.400
  data required time                                                                        0.400
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.400
  data arrival time                                                                        -0.158
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.242


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock network delay (ideal)                                                    0.000      0.000
  input external delay                                                           0.100      0.100 r
  reset_i (in)                                                        0.000      0.000 &    0.100 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/QN (NOR3X0)            0.054      0.064 &    0.164 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D (DFFX1)      0.054     -0.002 &    0.163 f
  data arrival time                                                                         0.163

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                                        0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                                          0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                                         0.194      0.131 &    0.242 f
  CTSINVX16_G1B1I33/ZN (INVX8)                                        0.234      0.140 &    0.382 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/CLK (DFFX1)    0.235      0.005 &    0.387 r
  clock reconvergence pessimism                                                  0.000      0.387
  library hold time                                                              0.017      0.403
  data required time                                                                        0.403
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.403
  data arrival time                                                                        -0.163
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.241


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock network delay (ideal)                                                    0.000      0.000
  input external delay                                                           0.100      0.100 r
  reset_i (in)                                                        0.000      0.000 &    0.100 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                       0.055      0.070 &    0.170 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/QN (NOR2X0)           0.038      0.042 &    0.212 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/D (DFFX1)      0.038     -0.001 &    0.211 f
  data arrival time                                                                         0.211

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                                        0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                                          0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                                         0.194      0.131 &    0.242 f
  CTSINVX16_G1B1I33/ZN (INVX8)                                        0.234      0.140 &    0.382 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/CLK (DFFX1)    0.235      0.005 &    0.387 r
  clock reconvergence pessimism                                                  0.000      0.387
  library hold time                                                              0.020      0.407
  data required time                                                                        0.407
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.407
  data arrival time                                                                        -0.211
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.196


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock network delay (ideal)                                                    0.000      0.000
  input external delay                                                           0.100      0.100 f
  reset_i (in)                                                        0.000      0.000 &    0.100 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                       0.051      0.072 &    0.172 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/ZN (INVX0)            0.040      0.024 &    0.197 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/QN (NAND2X0)          0.048      0.033 &    0.230 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/D (DFFX1)      0.048      0.000 &    0.230 f
  data arrival time                                                                         0.230

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                                        0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                                          0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                                         0.194      0.131 &    0.242 f
  CTSINVX16_G1B1I33/ZN (INVX8)                                        0.234      0.140 &    0.382 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/CLK (DFFX1)    0.235      0.005 &    0.387 r
  clock reconvergence pessimism                                                  0.000      0.387
  library hold time                                                              0.018      0.405
  data required time                                                                        0.405
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.405
  data arrival time                                                                        -0.230
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.175


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock network delay (ideal)                                                    0.000      0.000
  input external delay                                                           0.100      0.100 f
  reset_i (in)                                                        0.000      0.000 &    0.100 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                       0.051      0.072 &    0.172 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/ZN (INVX0)            0.035      0.021 &    0.194 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/QN (NAND2X0)          0.050      0.036 &    0.229 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/D (DFFX1)      0.050      0.000 &    0.229 f
  data arrival time                                                                         0.229

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                                        0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                                          0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                                         0.194      0.131 &    0.242 f
  CTSINVX16_G1B1I33/ZN (INVX8)                                        0.234      0.140 &    0.382 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/CLK (DFFX1)    0.235      0.005 &    0.387 r
  clock reconvergence pessimism                                                  0.000      0.387
  library hold time                                                              0.017      0.404
  data required time                                                                        0.404
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.404
  data arrival time                                                                        -0.229
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.175


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock network delay (ideal)                                                    0.000      0.000
  input external delay                                                           0.100      0.100 f
  reset_i (in)                                                        0.000      0.000 &    0.100 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                       0.051      0.072 &    0.172 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/ZN (INVX0)            0.038      0.023 &    0.195 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/QN (NAND2X0)          0.051      0.036 &    0.232 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/D (DFFX1)      0.051     -0.004 &    0.228 f
  data arrival time                                                                         0.228

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                                        0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                                          0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                                         0.194      0.131 &    0.242 f
  CTSINVX16_G1B1I84/ZN (INVX8)                                        0.222      0.135 &    0.377 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/CLK (DFFX1)    0.222      0.006 &    0.382 r
  clock reconvergence pessimism                                                  0.000      0.382
  library hold time                                                              0.016      0.399
  data required time                                                                        0.399
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.399
  data arrival time                                                                        -0.228
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.170


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock network delay (ideal)                                                    0.000      0.000
  input external delay                                                           0.100      0.100 f
  reset_i (in)                                                        0.000      0.000 &    0.100 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                       0.051      0.072 &    0.172 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/ZN (INVX0)            0.043      0.027 &    0.199 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/QN (NAND2X0)          0.051      0.036 &    0.235 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/D (DFFX1)      0.051      0.000 &    0.235 f
  data arrival time                                                                         0.235

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                                        0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                                          0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                                         0.194      0.131 &    0.242 f
  CTSINVX16_G1B1I33/ZN (INVX8)                                        0.234      0.140 &    0.382 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/CLK (DFFX1)    0.235      0.005 &    0.387 r
  clock reconvergence pessimism                                                  0.000      0.387
  library hold time                                                              0.017      0.404
  data required time                                                                        0.404
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.404
  data arrival time                                                                        -0.235
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.169

Report timing status: Processing group REGIN (total endpoints 8439)...10% done.

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 f
  reset_i (in)                                   0.000      0.000 &    0.100 f
  clint/icc_place3/ZN (INVX0)                    0.233      0.120 &    0.220 r
  clint/cmd_buffer/U11/QN (NAND2X0)              0.049      0.044 &    0.264 f
  clint/cmd_buffer/empty_r_reg/D (DFFX1)         0.049      0.000 &    0.264 f
  data arrival time                                                    0.264

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                   0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                     0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                    0.194      0.131 &    0.242 f
  CTSINVX16_G1B1I84/ZN (INVX8)                   0.222      0.135 &    0.377 r
  clint/cmd_buffer/empty_r_reg/CLK (DFFX1)       0.222      0.005 &    0.382 r
  clock reconvergence pessimism                             0.000      0.382
  library hold time                                         0.017      0.399
  data required time                                                   0.399
  -----------------------------------------------------------------------------
  data required time                                                   0.399
  data arrival time                                                   -0.264
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.135


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 f
  reset_i (in)                                   0.000      0.000 &    0.100 f
  clint/icc_place3/ZN (INVX0)                    0.233      0.120 &    0.220 r
  clint/resp_buffer/U9/QN (NAND2X0)              0.051      0.047 &    0.267 f
  clint/resp_buffer/empty_r_reg/D (DFFX1)        0.051     -0.000 &    0.266 f
  data arrival time                                                    0.266

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                   0.059      0.049 &    0.049 f
  CTSINVX8_G1B3I2/ZN (INVX4)                     0.114      0.062 &    0.111 r
  CTSINVX16_G1B2I8/ZN (INVX4)                    0.194      0.131 &    0.242 f
  clint/CTSINVX16_G1B1I43/ZN (INVX8)             0.224      0.133 &    0.375 r
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)      0.225      0.004 &    0.379 r
  clock reconvergence pessimism                             0.000      0.379
  library hold time                                         0.017      0.396
  data required time                                                   0.396
  -----------------------------------------------------------------------------
  data required time                                                   0.396
  data arrival time                                                   -0.266
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.129


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U3972/Q (AO221X1)               0.034      0.068 &    0.292 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/D (DFFX1)       0.034      0.000 &    0.292 f
  data arrival time                                                              0.292

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/CLK (DFFX1)     0.225      0.004 &    0.401 r
  clock reconvergence pessimism                                       0.000      0.401
  library hold time                                                   0.020      0.421
  data required time                                                             0.421
  ---------------------------------------------------------------------------------------
  data required time                                                             0.421
  data arrival time                                                             -0.292
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.129


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U4377/Q (AO221X1)               0.034      0.067 &    0.291 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/D (DFFX1)        0.034      0.000 &    0.291 f
  data arrival time                                                              0.291

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/CLK (DFFX1)      0.225      0.002 &    0.399 r
  clock reconvergence pessimism                                       0.000      0.399
  library hold time                                                   0.020      0.420
  data required time                                                             0.420
  ---------------------------------------------------------------------------------------
  data required time                                                             0.420
  data arrival time                                                             -0.291
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.128


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U3968/Q (AO221X1)               0.035      0.068 &    0.292 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/D (DFFX1)       0.035      0.000 &    0.292 f
  data arrival time                                                              0.292

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/CLK (DFFX1)     0.225      0.003 &    0.400 r
  clock reconvergence pessimism                                       0.000      0.400
  library hold time                                                   0.020      0.420
  data required time                                                             0.420
  ---------------------------------------------------------------------------------------
  data required time                                                             0.420
  data arrival time                                                             -0.292
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.128


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U3978/Q (AO221X1)               0.035      0.069 &    0.293 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/D (DFFX1)       0.035      0.000 &    0.293 f
  data arrival time                                                              0.293

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/CLK (DFFX1)     0.225      0.004 &    0.401 r
  clock reconvergence pessimism                                       0.000      0.401
  library hold time                                                   0.020      0.421
  data required time                                                             0.421
  ---------------------------------------------------------------------------------------
  data required time                                                             0.421
  data arrival time                                                             -0.293
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.128


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U3976/Q (AO221X1)               0.035      0.069 &    0.293 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/D (DFFX1)       0.035     -0.000 &    0.293 f
  data arrival time                                                              0.293

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/CLK (DFFX1)     0.225      0.004 &    0.401 r
  clock reconvergence pessimism                                       0.000      0.401
  library hold time                                                   0.020      0.421
  data required time                                                             0.421
  ---------------------------------------------------------------------------------------
  data required time                                                             0.421
  data arrival time                                                             -0.293
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.128


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U3982/Q (AO221X1)               0.035      0.069 &    0.293 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/D (DFFX1)       0.035      0.000 &    0.293 f
  data arrival time                                                              0.293

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/CLK (DFFX1)     0.225      0.004 &    0.401 r
  clock reconvergence pessimism                                       0.000      0.401
  library hold time                                                   0.020      0.421
  data required time                                                             0.421
  ---------------------------------------------------------------------------------------
  data required time                                                             0.421
  data arrival time                                                             -0.293
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.128


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U3980/Q (AO221X1)               0.035      0.069 &    0.293 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/D (DFFX1)       0.035      0.000 &    0.293 f
  data arrival time                                                              0.293

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/CLK (DFFX1)     0.225      0.004 &    0.401 r
  clock reconvergence pessimism                                       0.000      0.401
  library hold time                                                   0.020      0.421
  data required time                                                             0.421
  ---------------------------------------------------------------------------------------
  data required time                                                             0.421
  data arrival time                                                             -0.293
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.128


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U3974/Q (AO221X1)               0.036      0.070 &    0.294 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/D (DFFX1)       0.036      0.000 &    0.294 f
  data arrival time                                                              0.294

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/CLK (DFFX1)     0.225      0.004 &    0.401 r
  clock reconvergence pessimism                                       0.000      0.401
  library hold time                                                   0.020      0.421
  data required time                                                             0.421
  ---------------------------------------------------------------------------------------
  data required time                                                             0.421
  data arrival time                                                             -0.294
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.127


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U3970/Q (AO221X1)               0.035      0.069 &    0.293 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/D (DFFX1)       0.035     -0.000 &    0.292 f
  data arrival time                                                              0.292

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/CLK (DFFX1)     0.225      0.003 &    0.400 r
  clock reconvergence pessimism                                       0.000      0.400
  library hold time                                                   0.020      0.420
  data required time                                                             0.420
  ---------------------------------------------------------------------------------------
  data required time                                                             0.420
  data arrival time                                                             -0.292
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.127


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U4523/Q (AO221X1)               0.035      0.069 &    0.293 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/D (DFFX1)        0.035      0.000 &    0.293 f
  data arrival time                                                              0.293

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/CLK (DFFX1)      0.225      0.003 &    0.400 r
  clock reconvergence pessimism                                       0.000      0.400
  library hold time                                                   0.020      0.420
  data required time                                                             0.420
  ---------------------------------------------------------------------------------------
  data required time                                                             0.420
  data arrival time                                                             -0.293
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.127


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U4379/Q (AO221X1)               0.035      0.069 &    0.293 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/D (DFFX1)        0.035      0.000 &    0.293 f
  data arrival time                                                              0.293

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/CLK (DFFX1)      0.225      0.002 &    0.399 r
  clock reconvergence pessimism                                       0.000      0.399
  library hold time                                                   0.020      0.419
  data required time                                                             0.419
  ---------------------------------------------------------------------------------------
  data required time                                                             0.419
  data arrival time                                                             -0.293
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.127


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U4527/Q (AO221X1)               0.036      0.069 &    0.293 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/D (DFFX1)         0.036     -0.000 &    0.293 f
  data arrival time                                                              0.293

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/CLK (DFFX1)       0.225      0.003 &    0.400 r
  clock reconvergence pessimism                                       0.000      0.400
  library hold time                                                   0.020      0.420
  data required time                                                             0.420
  ---------------------------------------------------------------------------------------
  data required time                                                             0.420
  data arrival time                                                             -0.293
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.127


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U4517/Q (AO221X1)               0.036      0.070 &    0.294 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_/D (DFFX1)        0.036      0.000 &    0.294 f
  data arrival time                                                              0.294

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_/CLK (DFFX1)      0.225      0.004 &    0.401 r
  clock reconvergence pessimism                                       0.000      0.401
  library hold time                                                   0.020      0.420
  data required time                                                             0.420
  ---------------------------------------------------------------------------------------
  data required time                                                             0.420
  data arrival time                                                             -0.294
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.126


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U4525/Q (AO221X1)               0.036      0.070 &    0.294 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_/D (DFFX1)         0.036     -0.000 &    0.294 f
  data arrival time                                                              0.294

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_/CLK (DFFX1)       0.225      0.003 &    0.400 r
  clock reconvergence pessimism                                       0.000      0.400
  library hold time                                                   0.020      0.420
  data required time                                                             0.420
  ---------------------------------------------------------------------------------------
  data required time                                                             0.420
  data arrival time                                                             -0.294
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.126


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)         0.097      0.124 &    0.224 f
  core/fe/pc_gen/bp_fe_bht/U4519/Q (AO221X1)               0.037      0.071 &    0.295 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_/D (DFFX1)        0.037     -0.000 &    0.295 f
  data arrival time                                                              0.295

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_/CLK (DFFX1)      0.225      0.003 &    0.400 r
  clock reconvergence pessimism                                       0.000      0.400
  library hold time                                                   0.020      0.419
  data required time                                                             0.419
  ---------------------------------------------------------------------------------------
  data required time                                                             0.419
  data arrival time                                                             -0.295
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.125


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)         0.109      0.130 &    0.230 f
  core/fe/pc_gen/bp_fe_bht/U4536/Q (AO221X1)               0.035      0.069 &    0.299 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_/D (DFFX1)         0.035      0.000 &    0.299 f
  data arrival time                                                              0.299

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_/CLK (DFFX1)       0.225      0.005 &    0.402 r
  clock reconvergence pessimism                                       0.000      0.402
  library hold time                                                   0.020      0.422
  data required time                                                             0.422
  ---------------------------------------------------------------------------------------
  data required time                                                             0.422
  data arrival time                                                             -0.299
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.123


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)         0.109      0.130 &    0.230 f
  core/fe/pc_gen/bp_fe_bht/U4410/Q (AO221X1)               0.035      0.069 &    0.299 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_/D (DFFX1)        0.035      0.000 &    0.299 f
  data arrival time                                                              0.299

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_/CLK (DFFX1)      0.225      0.004 &    0.401 r
  clock reconvergence pessimism                                       0.000      0.401
  library hold time                                                   0.020      0.421
  data required time                                                             0.421
  ---------------------------------------------------------------------------------------
  data required time                                                             0.421
  data arrival time                                                             -0.299
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.122


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)         0.109      0.130 &    0.230 f
  core/fe/pc_gen/bp_fe_bht/U4542/Q (AO221X1)               0.036      0.069 &    0.299 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_1__0_/D (DFFX1)         0.036      0.000 &    0.299 f
  data arrival time                                                              0.299

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_1__0_/CLK (DFFX1)       0.225      0.003 &    0.400 r
  clock reconvergence pessimism                                       0.000      0.400
  library hold time                                                   0.020      0.420
  data required time                                                             0.420
  ---------------------------------------------------------------------------------------
  data required time                                                             0.420
  data arrival time                                                             -0.299
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.121


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                    Trans       Incr       Path
  ---------------------------------------------------------------------------------------
  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock network delay (ideal)                                         0.000      0.000
  input external delay                                                0.100      0.100 f
  reset_i (in)                                             0.000      0.000 &    0.100 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)         0.109      0.130 &    0.230 f
  core/fe/pc_gen/bp_fe_bht/U4534/Q (AO221X1)               0.035      0.069 &    0.300 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_5__0_/D (DFFX1)         0.035      0.000 &    0.300 f
  data arrival time                                                              0.300

  clock core_clk (rise edge)                               0.000      0.000      0.000
  clock source latency                                                0.000      0.000
  clk_i (in)                                               0.000      0.000 &    0.000 r
  CTSINVX16_G1B4I1/ZN (INVX16)                             0.059      0.049 &    0.049 f
  core/fe/CTSINVX8_G1B3I3/ZN (INVX4)                       0.128      0.078 &    0.126 r
  core/fe/pc_gen/bp_fe_bht/CTSINVX8_G1B2I7/ZN (INVX2)      0.208      0.126 &    0.252 f
  core/fe/pc_gen/bp_fe_bht/CTSINVX16_G1B1I62/ZN (INVX8)    0.224      0.145 &    0.397 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_5__0_/CLK (DFFX1)       0.225      0.003 &    0.400 r
  clock reconvergence pessimism                                       0.000      0.400
  library hold time                                                   0.020      0.420
  data required time                                                             0.420
  ---------------------------------------------------------------------------------------
  data required time                                                             0.420
  data arrival time                                                             -0.300
  ---------------------------------------------------------------------------------------
  slack (VIOLATED)                                                              -0.121

Report timing status: Processing group REGIN (total endpoints 8439)...20% done.
Report timing status: Processing group REGIN (total endpoints 8439)...30% done.
Report timing status: Processing group REGIN (total endpoints 8439)...40% done.
Report timing status: Processing group REGIN (total endpoints 8439)...50% done.
Report timing status: Processing group REGIN (total endpoints 8439)...60% done.
Report timing status: Processing group REGIN (total endpoints 8439)...70% done.
Report timing status: Processing group REGIN (total endpoints 8439)...80% done.
Report timing status: Processing group REGIN (total endpoints 8439)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 8409 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
