{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625093441445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625093441446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 30 17:50:41 2021 " "Processing started: Wed Jun 30 17:50:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625093441446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625093441446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm1 -c fsm1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm1 -c fsm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625093441446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625093441682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625093441683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm1.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_jk " "Found entity 1: flip_jk" {  } { { "fsm1.sv" "" { Text "X:/proyectos/fsm1/fsm1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625093448319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625093448319 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "K fsm1.sv(8) " "Verilog HDL error at fsm1.sv(8): object \"K\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm1.sv" "" { Text "X:/proyectos/fsm1/fsm1.sv" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1625093448341 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Q fsm1.sv(10) " "Verilog HDL error at fsm1.sv(10): object \"Q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm1.sv" "" { Text "X:/proyectos/fsm1/fsm1.sv" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1625093448341 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Q fsm1.sv(12) " "Verilog HDL error at fsm1.sv(12): object \"Q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm1.sv" "" { Text "X:/proyectos/fsm1/fsm1.sv" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1625093448341 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Q fsm1.sv(14) " "Verilog HDL error at fsm1.sv(14): object \"Q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm1.sv" "" { Text "X:/proyectos/fsm1/fsm1.sv" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1625093448341 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Q fsm1.sv(16) " "Verilog HDL error at fsm1.sv(16): object \"Q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm1.sv" "" { Text "X:/proyectos/fsm1/fsm1.sv" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1625093448341 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625093448418 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 30 17:50:48 2021 " "Processing ended: Wed Jun 30 17:50:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625093448418 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625093448418 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625093448418 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625093448418 ""}
