

================================================================
== Vitis HLS Report for 'matprod_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Wed Nov 29 19:42:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1008|  20.000 ns|  10.080 us|    2|  1008|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_26_1  |        0|     1006|         8|          1|          1|  0 ~ 1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    326|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     581|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     581|    494|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_10s_10ns_10_4_1_U11  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_10s_10s_10ns_10_4_1_U12  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_10s_10s_10s_10_4_1_U10   |mac_muladd_10s_10s_10s_10_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_247_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln37_fu_199_p2   |         +|   0|  0|  39|          32|           1|
    |j_1_fu_188_p2        |         +|   0|  0|  39|          32|           1|
    |k_1_fu_172_p2        |         +|   0|  0|  39|          32|           1|
    |icmp_ln26_fu_143_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln30_fu_166_p2  |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln33_fu_178_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln37_fu_194_p2  |      icmp|   0|  0|  18|          32|          32|
    |i_3_fu_210_p3        |    select|   0|  0|  32|           1|          32|
    |j_2_fu_215_p3        |    select|   0|  0|  32|           1|           1|
    |m3_buffer_d0         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 326|         260|         199|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   32|         64|
    |ap_sig_allocacmp_j_load  |   9|          2|   32|         64|
    |i_fu_52                  |   9|          2|   32|         64|
    |j_fu_48                  |   9|          2|   32|         64|
    |k_fu_44                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  163|        326|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln35_reg_399                    |  10|   0|   10|          0|
    |add_ln37_reg_384                    |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |i_2_reg_337                         |  32|   0|   32|          0|
    |i_fu_52                             |  32|   0|   32|          0|
    |icmp_ln30_reg_364                   |   1|   0|    1|          0|
    |icmp_ln33_reg_369                   |   1|   0|    1|          0|
    |icmp_ln37_reg_378                   |   1|   0|    1|          0|
    |j_1_reg_373                         |  32|   0|   32|          0|
    |j_fu_48                             |  32|   0|   32|          0|
    |k_fu_44                             |  32|   0|   32|          0|
    |m1_buffer_load_reg_404              |  32|   0|   32|          0|
    |m2_buffer_load_reg_409              |  32|   0|   32|          0|
    |mul_reg_414                         |  32|   0|   32|          0|
    |regc                                |  32|   0|   32|          0|
    |trunc_ln17_1_reg_352                |  10|   0|   10|          0|
    |trunc_ln17_1_reg_352_pp0_iter2_reg  |  10|   0|   10|          0|
    |trunc_ln17_reg_346                  |  10|   0|   10|          0|
    |trunc_ln17_reg_346_pp0_iter2_reg    |  10|   0|   10|          0|
    |add_ln35_reg_399                    |  64|  32|   10|          0|
    |icmp_ln30_reg_364                   |  64|  32|    1|          0|
    |icmp_ln33_reg_369                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 581|  96|  401|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_202_p_din0   |  out|   32|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_202_p_din1   |  out|   32|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_202_p_dout0  |   in|   32|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_202_p_ce     |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|N1                  |   in|   32|     ap_none|                                N1|        scalar|
|trunc_ln6_1         |   in|   10|     ap_none|                       trunc_ln6_1|        scalar|
|m1_buffer_address0  |  out|   10|   ap_memory|                         m1_buffer|         array|
|m1_buffer_ce0       |  out|    1|   ap_memory|                         m1_buffer|         array|
|m1_buffer_q0        |   in|   32|   ap_memory|                         m1_buffer|         array|
|trunc_ln6           |   in|   10|     ap_none|                         trunc_ln6|        scalar|
|m2_buffer_address0  |  out|   10|   ap_memory|                         m2_buffer|         array|
|m2_buffer_ce0       |  out|    1|   ap_memory|                         m2_buffer|         array|
|m2_buffer_q0        |   in|   32|   ap_memory|                         m2_buffer|         array|
|N2                  |   in|   32|     ap_none|                                N2|        scalar|
|m3_buffer_address0  |  out|   10|   ap_memory|                         m3_buffer|         array|
|m3_buffer_ce0       |  out|    1|   ap_memory|                         m3_buffer|         array|
|m3_buffer_we0       |  out|    1|   ap_memory|                         m3_buffer|         array|
|m3_buffer_d0        |  out|   32|   ap_memory|                         m3_buffer|         array|
|N3                  |   in|   32|     ap_none|                                N3|        scalar|
+--------------------+-----+-----+------------+----------------------------------+--------------+

