Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Mozaffari, S.N., Tragoudas, S., Haniotakis, T.","A new method to identify threshold logic functions",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927124,"934","937",,,10.23919/DATE.2017.7927124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020161130&doi=10.23919%2fDATE.2017.7927124&partnerID=40&md5=32d13f82faeb941a5a815e9a748e5030",Conference Paper,Scopus,2-s2.0-85020161130
"Somashekar, A.M., Tragoudas, S.","Efficient critical path selection under a probabilistic delay model",2017,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","Part F127756",,,"185","190",,,10.1145/3060403.3060468,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021221036&doi=10.1145%2f3060403.3060468&partnerID=40&md5=ccd08bbfd84513d59b858c5c6a858d84",Conference Paper,Scopus,2-s2.0-85021221036
"Alladi, P., Tragoudas, S.","Aging-aware critical paths for process related validation in the presence of NBTI",2017,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 7918356,"445","448",,,10.1109/ISQED.2017.7918356,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019588612&doi=10.1109%2fISQED.2017.7918356&partnerID=40&md5=84d2cbcb3b6445b2471733f58165fa51",Conference Paper,Scopus,2-s2.0-85019588612
"Leitner, S., Wang, H., Tragoudas, S.","Compressive image sensor technique with sparse measurement matrix",2017,"International System on Chip Conference",,, 7905472,"223","228",,,10.1109/SOCC.2016.7905472,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019057150&doi=10.1109%2fSOCC.2016.7905472&partnerID=40&md5=a6625770478c55338299d4362f3a074f",Conference Paper,Scopus,2-s2.0-85019057150
"Dara, C.B., Haniotakis, T., Tragoudas, S.","Delay Analysis for Current Mode Threshold Logic Gate Designs",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","25","3", 7582542,"1063","1071",,,10.1109/TVLSI.2016.2608953,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014091678&doi=10.1109%2fTVLSI.2016.2608953&partnerID=40&md5=dffa14f9b24cfba8c8ce219dbd321e98",Article,Scopus,2-s2.0-85014091678
"Somashekar, A.M., Tragoudas, S.","Diagnosis of Performance Limiting Segments in Integrated Circuits Using Path Delay Measurements",2017,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","36","2", 7476831,"325","335",,,10.1109/TCAD.2016.2571849,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010285195&doi=10.1109%2fTCAD.2016.2571849&partnerID=40&md5=72de38ab63e0bbf6225573dc27bc24cf",Conference Paper,Scopus,2-s2.0-85010285195
"Leitner, S., Wang, H., Tragoudas, S.","Design techniques for direct digital synthesis circuits with improved frequency accuracy over wide frequency ranges",2017,"Journal of Circuits, Systems and Computers","26","2", 1750035,"","",,,10.1142/S0218126617500359,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84990233897&doi=10.1142%2fS0218126617500359&partnerID=40&md5=cb6bf55a61e725448df4e43187e6c3b6",Article,Scopus,2-s2.0-84990233897
"Somashekar, A.M., Tragoudas, S., Jayabharathi, R., Gangadhar, S.","Non-enumerative generation of path delay distributions and its application to critical path selection",2016,"ACM Transactions on Design Automation of Electronic Systems","22","1", 17,"","",,1,10.1145/2940327,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006993654&doi=10.1145%2f2940327&partnerID=40&md5=85ed7aff6ee876bcf0dcdca763315778",Article,Scopus,2-s2.0-85006993654
"Palaniswamy, A.K., Tragoudas, S., Haniotakis, T.","ATPG for Delay Defects in Current Mode Threshold Logic Circuits",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","11", 7416641,"1903","1913",,,10.1109/TCAD.2016.2533863,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84993945213&doi=10.1109%2fTCAD.2016.2533863&partnerID=40&md5=9e76d14ee5a048c374a821bf8df3a53f",Article,Scopus,2-s2.0-84993945213
"Toulas, T., Tragoudas, S.","Operations on Multiple Transition Faults without Enumeration",2016,"MATEC Web of Conferences","76",, 01012,"","",,,10.1051/matecconf/20167601012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016092932&doi=10.1051%2fmatecconf%2f20167601012&partnerID=40&md5=13fe8133f557f3cbf4539e3e9ccdf6ce",Conference Paper,Scopus,2-s2.0-85016092932
"Alladi, P., Tragoudas, S.","Efficient selection of critical paths for delay defects in the presence of process variations",2016,"Proceedings - 2016 11th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2016",,, 7483873,"","",,1,10.1109/DTIS.2016.7483873,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978435464&doi=10.1109%2fDTIS.2016.7483873&partnerID=40&md5=2ce76079bfdd62020801d5b16c26304e",Conference Paper,Scopus,2-s2.0-84978435464
"Aljubouri, W., Tragoudas, S., Haniotakis, T.","Identification of delay defects on embedded paths using one current sensor",2016,"Proceedings - 2016 11th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2016",,, 7483809,"","",,,10.1109/DTIS.2016.7483809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978419575&doi=10.1109%2fDTIS.2016.7483809&partnerID=40&md5=f1f35d6631cb1e7b6805b3a6bc1af891",Conference Paper,Scopus,2-s2.0-84978419575
"Watkins, A., Tragoudas, S.","An enhanced analytical electrical masking model for multiple event transients",2016,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","18-20-May-2016",,,"369","372",,,10.1145/2902961.2903007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974686503&doi=10.1145%2f2902961.2903007&partnerID=40&md5=fc59aed68d24e83ebb02abd63c5bfc85",Conference Paper,Scopus,2-s2.0-84974686503
"Mozaffari, S.N., Tragoudas, S., Haniotakis, T.","More Efficient Testing of Metal-oxide Memristor-based Memory",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","PP","99", 7565639,"","",,,10.1109/TCAD.2016.2608863,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84991598790&doi=10.1109%2fTCAD.2016.2608863&partnerID=40&md5=a6e06c7166131ab50d6283eea9549b77",Article,Scopus,2-s2.0-84991598790
"Somashekar, A.M., Tragoudas, S., Jayabharathi, R.","Non-enumerative correlation-Aware path selection",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357174,"629","634",,1,10.1109/ICCD.2015.7357174,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962360854&doi=10.1109%2fICCD.2015.7357174&partnerID=40&md5=93120f067242d8e80b6f07290506ccad",Conference Paper,Scopus,2-s2.0-84962360854
"Savanur, P.R., Alladi, P., Tragoudas, S.","A BIST approach for counterfeit circuit detection based on NBTI degradation",2015,"Proceedings of the 2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFTS 2015",,, 7315148,"123","126",,2,10.1109/DFT.2015.7315148,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962892867&doi=10.1109%2fDFT.2015.7315148&partnerID=40&md5=09cef2d8348cfab1fae8a4c5531fc2e5",Conference Paper,Scopus,2-s2.0-84962892867
"Lenox, J., Tragoudas, S.","Towards Trojan circuit detection with maximum state transition exploration",2015,"Proceedings of the 21st IEEE International On-Line Testing Symposium, IOLTS 2015",,, 7229831,"50","52",,,10.1109/IOLTS.2015.7229831,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955512149&doi=10.1109%2fIOLTS.2015.7229831&partnerID=40&md5=0b3de0bd793ede04621536fe1996d5d5",Conference Paper,Scopus,2-s2.0-84955512149
"Mozaffari, S.N., Tragoudas, S., Haniotakis, T.","Fast March tests for defects in resistive memory",2015,"Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2015",,, 7180592,"88","93",,4,10.1109/NANOARCH.2015.7180592,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949552057&doi=10.1109%2fNANOARCH.2015.7180592&partnerID=40&md5=dc23c7767c46ff65a6fbd9fcbcac9757",Conference Paper,Scopus,2-s2.0-84949552057
"Pierce, L., Tragoudas, S.","Unreachable code identification for improved line coverage",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085450,"345","351",,,10.1109/ISQED.2015.7085450,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944321689&doi=10.1109%2fISQED.2015.7085450&partnerID=40&md5=a01f61a1dc74b8024f5d7cd38e642ce7",Conference Paper,Scopus,2-s2.0-84944321689
"Lenox, J., Tragoudas, S.","Adapting an implicit path delay grading method for parallel architectures",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","12", 6951872,"1965","1976",,1,10.1109/TCAD.2014.2356438,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913568699&doi=10.1109%2fTCAD.2014.2356438&partnerID=40&md5=a3426da977bf41a0fd6b3a3a6f0640bd",Article,Scopus,2-s2.0-84913568699
"Pierce, L., Tragoudas, S.","Nanopipelined threshold network synthesis",2014,"ACM Journal on Emerging Technologies in Computing Systems","10","2", 17,"","",,2,10.1145/2564924,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897742053&doi=10.1145%2f2564924&partnerID=40&md5=8aaf414191f1d81ec1cb6e77ea3b70f5",Article,Scopus,2-s2.0-84897742053
"Karmarkar, K., Tragoudas, S.","On-chip codeword generation to cope with crosstalk",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","2", 6714482,"237","250",,4,10.1109/TCAD.2013.2284017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893263705&doi=10.1109%2fTCAD.2013.2284017&partnerID=40&md5=f52bc9009d884d6d26fc4e1d36b20be2",Article,Scopus,2-s2.0-84893263705
"Mohanty, P., Tragoudas, S.","Scalable offline searches in DNA sequences",2014,"ACM Journal on Emerging Technologies in Computing Systems","11","2", 18,"","",,,10.1145/2660774,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84910152816&doi=10.1145%2f2660774&partnerID=40&md5=f4a3bceb3cb5839d342ac1c832062812",Article,Scopus,2-s2.0-84910152816
"Lenox, J., Tragoudas, S.","A novel parallel adaptation of an implicit path delay grading method",2014,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"217","222",,,10.1145/2591513.2591539,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902596753&doi=10.1145%2f2591513.2591539&partnerID=40&md5=1da98ddf7a7ed5de0d5cd7fc0a2e9a86",Conference Paper,Scopus,2-s2.0-84902596753
"Karmarkar, K., Tragoudas, S.","Error correction encoding for tightly coupled on-chip buses",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","12", 6729111,"2571","2584",,1,10.1109/TVLSI.2014.2300095,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913588941&doi=10.1109%2fTVLSI.2014.2300095&partnerID=40&md5=22d1ad6b93a05d5d83b271e1d9625154",Article,Scopus,2-s2.0-84913588941
"Alladi, P., Tragoudas, S.","Aging-aware critical paths in deep submicron",2014,"Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, IOLTS 2014",,, 6873691,"184","185",,1,10.1109/IOLTS.2014.6873691,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906670574&doi=10.1109%2fIOLTS.2014.6873691&partnerID=40&md5=3ab8f8d0cc6e87921a7aa8e2762c3045",Conference Paper,Scopus,2-s2.0-84906670574
"Palaniswamy, A.K., Tragoudas, S.","Improved threshold logic synthesis using implicant-implicit algorithms",2014,"ACM Journal on Emerging Technologies in Computing Systems","10","3", 21,"","",,3,10.1145/2597175,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900295679&doi=10.1145%2f2597175&partnerID=40&md5=b1c15092d1e1dbc70b09d1d2b725d73b",Article,Scopus,2-s2.0-84900295679
"Aljubouri, W., Somashekar, A.M., Haniotakis, T., Tragoudas, S.","Diagnosis of segment delay defects with current sensing",2014,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6962101,"122","127",,2,10.1109/DFT.2014.6962101,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84914688016&doi=10.1109%2fDFT.2014.6962101&partnerID=40&md5=d4e52bcb7ab00c7cf9ec238a3ee69869",Conference Paper,Scopus,2-s2.0-84914688016
"Watkins, A., Mudhireddy, V.N., Wang, H., Tragoudas, S.","Adaptive compressive sensing for low power wireless sensors",2014,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"99","104",,2,10.1145/2591513.2591537,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902602883&doi=10.1145%2f2591513.2591537&partnerID=40&md5=e33b89b06f64b1c0d7ed2c5ad96aa25e",Conference Paper,Scopus,2-s2.0-84902602883
"Palaniswamy, A.K., Tragoudas, S., Haniotakis, T.","ATPG for transition faults of pipelined threshold logic circuits",2014,"Proceedings - 2014 9th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2014",,, 6850662,"","",,1,10.1109/DTIS.2014.6850662,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905020699&doi=10.1109%2fDTIS.2014.6850662&partnerID=40&md5=0f10f89d0ac71619c60931430f969ebe",Conference Paper,Scopus,2-s2.0-84905020699
"Dara, C.B., Haniotakis, T., Tragoudas, S.","Low power and high speed current-mode memristor-based TLGs",2013,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6653588,"89","94",,1,10.1109/DFT.2013.6653588,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891280303&doi=10.1109%2fDFT.2013.6653588&partnerID=40&md5=d6ef81faa950ad67b42db207f075c7e2",Conference Paper,Scopus,2-s2.0-84891280303
"Karmarkar, K., Tragoudas, S.","Error detection encoding for multi-threshold capture mechanism",2013,"Proceedings of the 2013 IEEE 19th International On-Line Testing Symposium, IOLTS 2013",,, 6604057,"92","97",,,10.1109/IOLTS.2013.6604057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885203688&doi=10.1109%2fIOLTS.2013.6604057&partnerID=40&md5=b9dafa59e4f7d82def3815029acd8d73",Conference Paper,Scopus,2-s2.0-84885203688
"Jayaraman, D., Tragoudas, S.","Performance validation through implicit removal of infeasible paths of the behavioral description",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523665,"552","557",,1,10.1109/ISQED.2013.6523665,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879573803&doi=10.1109%2fISQED.2013.6523665&partnerID=40&md5=8859ed080d4d5f24c5b9d7a4394fc324",Conference Paper,Scopus,2-s2.0-84879573803
"Somashekar, A.M., Tragoudas, S.","Diagnosis of small delay defects arising due to manufacturing imperfections using path delay measurements",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523655,"481","486",,5,10.1109/ISQED.2013.6523655,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879578669&doi=10.1109%2fISQED.2013.6523655&partnerID=40&md5=7d9057dbdb413f9fe8f5c9aec6094af1",Conference Paper,Scopus,2-s2.0-84879578669
"Jayaraman, D., Tragoudas, S.","A method to determine the sensitization probability of a non-robustly testable path",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523683,"676","681",,1,10.1109/ISQED.2013.6523683,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879575632&doi=10.1109%2fISQED.2013.6523683&partnerID=40&md5=e34dc7171065abecfa68c455afedc248",Conference Paper,Scopus,2-s2.0-84879575632
"Gangadhar, S., Tragoudas, S.","A probabilistic approach to diagnose SETs in sequential circuits",2013,"Journal of Electronic Testing: Theory and Applications (JETTA)","29","3",,"317","330",,1,10.1007/s10836-013-5361-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880058357&doi=10.1007%2fs10836-013-5361-4&partnerID=40&md5=940735af28cd880206b6ea30bf770f54",Conference Paper,Scopus,2-s2.0-84880058357
"Pierce, L., Tragoudas, S.","Enhanced secure architecture for joint action test group systems",2013,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","21","7", 6289383,"1342","1345",,13,10.1109/TVLSI.2012.2208209,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880048252&doi=10.1109%2fTVLSI.2012.2208209&partnerID=40&md5=553f9e390184d16355848d8895e81d3f",Article,Scopus,2-s2.0-84880048252
"Gangadhar, S., Tragoudas, S.","Accurate calculation of SET propagation probability for hardening",2012,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6378208,"104","108",,4,10.1109/DFT.2012.6378208,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872326978&doi=10.1109%2fDFT.2012.6378208&partnerID=40&md5=8880677bf3cf6eb129652518a5425d0f",Conference Paper,Scopus,2-s2.0-84872326978
"Watkins, A., Tragoudas, S.","Transient pulse propagation using the Weibull distribution function",2012,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6378209,"109","114",,1,10.1109/DFT.2012.6378209,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872332584&doi=10.1109%2fDFT.2012.6378209&partnerID=40&md5=df51fa678be2e6fd7d1c1e09cbd1a68e",Conference Paper,Scopus,2-s2.0-84872332584
"Alladi, P., Mohanty, P.P., Tragoudas, S.","A scalable method for arbitrary string searches in DNA sequence",2012,"4th International Conference on Bioinformatics and Computational Biology 2012, BICoB 2012",,,,"125","130",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883624581&partnerID=40&md5=580ddc87bdc9dc9b2d52e39dd91d4475",Conference Paper,Scopus,2-s2.0-84883624581
"Somashekar, A.M., Tragoudas, S., Gangadhar, S., Jayabharathi, R.","Non-enumerative generation of statistical path delays for ATPG",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378700,"514","515",,2,10.1109/ICCD.2012.6378700,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872091843&doi=10.1109%2fICCD.2012.6378700&partnerID=40&md5=cab3a1aba56be2f50eb35d0d19e2ac57",Conference Paper,Scopus,2-s2.0-84872091843
"Dara, C.B., Haniotakis, T., Tragoudas, S.","Delay analysis for an N-input current mode threshold logic gate",2012,"Proceedings - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012",,, 6296497,"344","349",,5,10.1109/ISVLSI.2012.34,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867772151&doi=10.1109%2fISVLSI.2012.34&partnerID=40&md5=220758f7b6bc0f9967554ccd0c2035c1",Conference Paper,Scopus,2-s2.0-84867772151
"Palaniswamy, A.K., Tragoudas, S.","An efficient heuristic to identify threshold logic functions",2012,"ACM Journal on Emerging Technologies in Computing Systems","8","3", 19,"","",,7,10.1145/2287696.2287702,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866079306&doi=10.1145%2f2287696.2287702&partnerID=40&md5=d76abd46b9c4907a784ce7194ec8339e",Article,Scopus,2-s2.0-84866079306
"Palaniswamy, A.K., Tragoudas, S.","A scalable threshold logic synthesis method using ZBDDs",2012,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"307","310",,4,10.1145/2206781.2206856,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861133854&doi=10.1145%2f2206781.2206856&partnerID=40&md5=3150fd5ed5c146221f1c94c6133257ab",Conference Paper,Scopus,2-s2.0-84861133854
"Stewart, K., Haniotakis, T., Tragoudas, S.","Securing sensor networks: A novel approach that combines encoding, uncorrelation and node disjoint transmission",2012,"Ad Hoc Networks","10","3",,"328","338",,1,10.1016/j.adhoc.2011.06.017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856536866&doi=10.1016%2fj.adhoc.2011.06.017&partnerID=40&md5=f500a522ff86115844727ceddd000dca",Article,Scopus,2-s2.0-84856536866
"Skoufis, M.N., Tragoudas, S.","An online failure detection method for data buses using multithreshold receiving logic",2012,"IEEE Transactions on Computers","61","2", 5669281,"187","198",,2,10.1109/TC.2010.259,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855457465&doi=10.1109%2fTC.2010.259&partnerID=40&md5=de0f18a45d90e7ae8cea634446aabddf",Article,Scopus,2-s2.0-84855457465
"Gangadhar, S., Tragoudas, S.","A probabilistic approach to diagnose SETs",2011,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6104451,"261","267",,1,10.1109/DFT.2011.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855765089&doi=10.1109%2fDFT.2011.19&partnerID=40&md5=2472ca06a6ce72568a9f9cab118eede4",Conference Paper,Scopus,2-s2.0-84855765089
"Mohanty, P.P., Tragoudas, S.","A scalable method for identifying DNA substrings using functions",2011,"3rd International Conference on Bioinformatics and Computational Biology 2011, BICoB 2011",,,,"178","183",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883572743&partnerID=40&md5=b507ffdf7bf33b65431ee627c8b71496",Conference Paper,Scopus,2-s2.0-84883572743
"Dara, C.B., Tragoudas, S., Haniotakis, T.","A metric for weight assignment to optimize the performance of MOBILE threshold logic gate",2011,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6104436,"131","138",,2,10.1109/DFT.2011.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855818040&doi=10.1109%2fDFT.2011.13&partnerID=40&md5=3fa5254fcd48a986f16e937203709fde",Conference Paper,Scopus,2-s2.0-84855818040
"Karmarkar, K., Tragoudas, S.","Error correction encoding for multi-threshold capture mechanism",2011,"Proceedings of the 2011 IEEE 17th International On-Line Testing Symposium, IOLTS 2011",,, 5993830,"157","162",,2,10.1109/IOLTS.2011.5993830,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052693650&doi=10.1109%2fIOLTS.2011.5993830&partnerID=40&md5=f206e0834f1f74c6b6a554f57aeb4d0e",Conference Paper,Scopus,2-s2.0-80052693650
"Pierce, L., Tragoudas, S.","Multi-level secure JTAG architecture",2011,"Proceedings of the 2011 IEEE 17th International On-Line Testing Symposium, IOLTS 2011",,, 5993845,"208","209",,8,10.1109/IOLTS.2011.5993845,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052704472&doi=10.1109%2fIOLTS.2011.5993845&partnerID=40&md5=f59e652a84570d31566de9babdcb4f3e",Conference Paper,Scopus,2-s2.0-80052704472
"Gangadhar, S., Tragoudas, S.","An analytical method for estimating SET propagation",2011,"Proceedings of the IEEE VLSI Test Symposium",,, 5783783,"197","202",,4,10.1109/VTS.2011.5783783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959676239&doi=10.1109%2fVTS.2011.5783783&partnerID=40&md5=8f08f016e6bfbb5fbdfeb71bceb87ed0",Conference Paper,Scopus,2-s2.0-79959676239
"Jayaraman, D., Tragoudas, S.","Occurrence probability analysis of a path at the architectural level",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770768,"464","468",,1,10.1109/ISQED.2011.5770768,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959266893&doi=10.1109%2fISQED.2011.5770768&partnerID=40&md5=0a54a8df5ecbe428bc5c1c0b004880d5",Conference Paper,Scopus,2-s2.0-79959266893
"Adapa, R., Tragoudas, S., Michael, M.K.","Improved diagnosis using enhanced fault dominance",2011,"Integration, the VLSI Journal","44","3",,"217","228",,1,10.1016/j.vlsi.2011.01.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955569842&doi=10.1016%2fj.vlsi.2011.01.002&partnerID=40&md5=feaf9a5403299f03f2daa654f2ce3b24",Article,Scopus,2-s2.0-79955569842
"Skoufis, M.N., Tragoudas, S.","On-line detection of random voltage perturbations in buses with multiple-threshold receivers",2010,"Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, IOLTS 2010",,, 5560192,"249","254",,1,10.1109/IOLTS.2010.5560192,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958020378&doi=10.1109%2fIOLTS.2010.5560192&partnerID=40&md5=cbd723dd0726cd1e853d4fcb9bbe5e13",Conference Paper,Scopus,2-s2.0-77958020378
"Gangadhar, S., Tragoudas, S.","Probabilistic methods for the impact of an SET in combinational logic",2010,"Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, IOLTS 2010",,, 5560234,"41","46",,5,10.1109/IOLTS.2010.5560234,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957997157&doi=10.1109%2fIOLTS.2010.5560234&partnerID=40&md5=92e47e009222bf5aa14060188cb9ae56",Conference Paper,Scopus,2-s2.0-77957997157
"Jayaraman, D., Sethuram, R., Tragoudas, S.","Scan shift power reduction by gating internal nodes",2010,"Journal of Low Power Electronics","6","2",,"311","319",,2,10.1166/jolpe.2010.1085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955682512&doi=10.1166%2fjolpe.2010.1085&partnerID=40&md5=997fbde4b04afa375725894d6970eec0",Conference Paper,Scopus,2-s2.0-77955682512
"Palaniswamy, A.K., Goparaju, M.K., Tragoudas, S.","Scalable identification of threshold logic functions",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"269","273",,4,10.1145/1785481.1785545,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954510346&doi=10.1145%2f1785481.1785545&partnerID=40&md5=a8ccf74e0c1ce848a54047d0ba660025",Conference Paper,Scopus,2-s2.0-77954510346
"Jayaraman, D., Sethuram, R., Tragoudas, S.","Gating internal nodes to reduce power during scan shift",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"79","84",,5,10.1145/1785481.1785500,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954494418&doi=10.1145%2f1785481.1785500&partnerID=40&md5=cd357571a31b8b4e07e29eb29f929892",Conference Paper,Scopus,2-s2.0-77954494418
"Karmarkar, K., Tragoudas, S.","Scalable codeword generation for coupled buses",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456954,"729","734",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953091965&partnerID=40&md5=80c73a38fc2daf415dd93453e284c583",Conference Paper,Scopus,2-s2.0-77953091965
"Flanigan, E., Tragoudas, S.","Identification of delay measurable PDFs using linear dependency relationships",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","6", 5169838,"1011","1015",,3,10.1109/TVLSI.2009.2017541,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952951908&doi=10.1109%2fTVLSI.2009.2017541&partnerID=40&md5=69067da6c7a491ffc39bc64dbdb61dbc",Article,Scopus,2-s2.0-77952951908
"Gangadhar, S., Tragoudas, S.","A novel probabilistic SET propagation method",2010,"Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010",,, 5450452,"258","263",,1,10.1109/ISQED.2010.5450452,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952609181&doi=10.1109%2fISQED.2010.5450452&partnerID=40&md5=0074bf9237f46d6238645334214097fb",Conference Paper,Scopus,2-s2.0-77952609181
"Adapa, R., Tragoudas, S.","Techniques to prioritize paths for diagnosis",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","4", 5071188,"658","661",,,10.1109/TVLSI.2009.2013469,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950297126&doi=10.1109%2fTVLSI.2009.2013469&partnerID=40&md5=601da0f65f95368ddae5832179dad144",Article,Scopus,2-s2.0-77950297126
"Skoufis, M.N., Karmarkar, K., Tragoudas, S., Haniotakis, T.","A data capturing method for buses on chip",2010,"IEEE Transactions on Circuits and Systems I: Regular Papers","57","7", 5373849,"1631","1641",,5,10.1109/TCSI.2009.2036051,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954861837&doi=10.1109%2fTCSI.2009.2036051&partnerID=40&md5=c39c580f86a037d60e6fda439c427e1f",Article,Scopus,2-s2.0-77954861837
"Palaniswamy, A.K., Goparaju, M.K., Tragoudas, S.","A fault tolerant threshold logic gate design",2009,"Proceedings of the 13th WSEAS International Conference on Circuits - Held as part of the 13th WSEAS CSCC Multiconference",,,,"162","167",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74549209023&partnerID=40&md5=a994f5185ec002b9bd6d8e5a787f9a80",Conference Paper,Scopus,2-s2.0-74549209023
"Flanigan, E., Tragoudas, S., Abdulrahman, A.","Scalable compact test pattern generation for path delay faults based on functions",2009,"Proceedings of the IEEE VLSI Test Symposium",,, 5116624,"140","145",,1,10.1109/VTS.2009.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350362840&doi=10.1109%2fVTS.2009.22&partnerID=40&md5=3569b69b8d669943e12d78320ca2f513",Conference Paper,Scopus,2-s2.0-70350362840
"Song, C., Tragoudas, S.","Identification of critical executable paths at the architectural level",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","12", 4670060,"2291","2302",,4,10.1109/TCAD.2008.2008912,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749090673&doi=10.1109%2fTCAD.2008.2008912&partnerID=40&md5=bd847037a1fb93bb57dfb1ef7a4b669e",Conference Paper,Scopus,2-s2.0-56749090673
"Adapa, R., Tragoudas, S.","Prioritization of paths for diagnosis",2008,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4641205,"474","481",,2,10.1109/DFT.2008.46,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649982187&doi=10.1109%2fDFT.2008.46&partnerID=40&md5=70552caa52f9cb37b95e04d98eb70d87",Conference Paper,Scopus,2-s2.0-67649982187
"Goparaju, M.K., Palaniswamy, A.K., Tragoudas, S.","A fault tolerance aware synthesis methodology for threshold logic gate networks",2008,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4641171,"176","183",,9,10.1109/DFT.2008.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649958271&doi=10.1109%2fDFT.2008.44&partnerID=40&md5=ed918110c6dc186cd8af02293a8516f2",Conference Paper,Scopus,2-s2.0-67649958271
"Jayaraman, D., Flanigan, E., Tragoudas, S.","Implicit identification of non-robustly unsensitizable paths using bounded delay model",2008,"Proceedings - International Test Conference",,, 4700626,"","",,4,10.1109/TEST.2008.4700626,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249152264&doi=10.1109%2fTEST.2008.4700626&partnerID=40&md5=5191794f765bb698c8b9f5a4b0dd868e",Conference Paper,Scopus,2-s2.0-67249152264
"Gangadhar, S., Skoufis, M., Tragoudas, S.","Propagation of transients along sensitizable paths",2008,"Proceedings - 14th IEEE International On-Line Testing Symposium, IOLTS 2008",,, 4567074,"129","134",,5,10.1109/IOLTS.2008.46,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52049088240&doi=10.1109%2fIOLTS.2008.46&partnerID=40&md5=6df0ff8b201c04ceb9e8076eb987c37b",Conference Paper,Scopus,2-s2.0-52049088240
"Goparaju, M.K., Tragoudas, S.","A novel ATPG framework to detect weight related defects in threshold logic gates",2008,"Proceedings of the IEEE VLSI Test Symposium",,, 4511744,"323","328",,5,10.1109/VTS.2008.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449087362&doi=10.1109%2fVTS.2008.43&partnerID=40&md5=c7b11f3cbad24890aa3dc99e395c0c4f",Conference Paper,Scopus,2-s2.0-51449087362
"Adapa, R., Flanigan, E., Tragoudas, S.","A novel test generation methodology for adaptive diagnosis",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479733,"242","245",,7,10.1109/ISQED.2008.4479733,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49849096727&doi=10.1109%2fISQED.2008.4479733&partnerID=40&md5=62798308b3af940bdf616226d278957c",Conference Paper,Scopus,2-s2.0-49849096727
"Skoufis, M.N., Karmarkar, K., Haniotakis, T., Tragoudas, S.","A high-performance bus architecture for strongly coupled interconnects",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479766,"407","410",,1,10.1109/ISQED.2008.4479766,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749133558&doi=10.1109%2fISQED.2008.4479766&partnerID=40&md5=e0ba937f71777b6538436957679a91e9",Conference Paper,Scopus,2-s2.0-49749133558
"Flanigan, E., Abdulrahman, A., Tragoudas, S.","Sequential path delay fault identification using encoded delay propagation signatures",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479811,"633","636",,,10.1109/ISQED.2008.4479811,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749089745&doi=10.1109%2fISQED.2008.4479811&partnerID=40&md5=e99a34e6997098870d49bef8e0b24ebb",Conference Paper,Scopus,2-s2.0-49749089745
"Abdulrahman, A., Tragoudas, S.","Low-power multi-core ATPG to target concurrency",2008,"Integration, the VLSI Journal","41","4",,"459","473",,1,10.1016/j.vlsi.2007.11.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43949089173&doi=10.1016%2fj.vlsi.2007.11.001&partnerID=40&md5=8874eec02f45c4f908d985b0548fb93a",Article,Scopus,2-s2.0-43949089173
"Christou, K., Michael, M.K., Tragoudas, S.","On the use of ZBDDs for implicit and compact critical path delay fault test generation",2008,"Journal of Electronic Testing: Theory and Applications (JETTA)","24","1-3",,"203","222",,2,10.1007/s10836-007-5020-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40949101379&doi=10.1007%2fs10836-007-5020-8&partnerID=40&md5=31a3b851e1f3c363aef051c723cc60f9",Conference Paper,Scopus,2-s2.0-40949101379
"Kumar, M.M.V., Tragoudas, S., Chakravarty, S., Jayabharathi, R.","Exact at-speed delay fault grading in sequential circuits",2007,"Proceedings - International Test Conference",,, 4079363,"","",,,10.1109/TEST.2006.297685,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749139391&doi=10.1109%2fTEST.2006.297685&partnerID=40&md5=efd6fb643721449c07571327f6297506",Conference Paper,Scopus,2-s2.0-39749139391
"Adapa, R., Tragoudas, S., Michael, M.K.","Accelerating diagnosis via dominance relations between sets of faults",2007,"Proceedings of the IEEE VLSI Test Symposium",,, 4209916,"219","224",,15,10.1109/VTS.2007.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549032529&doi=10.1109%2fVTS.2007.10&partnerID=40&md5=f6060eb2b8038e7d317fa13fc54fad8f",Conference Paper,Scopus,2-s2.0-37549032529
"Flanigan, E., Adapa, R., Cui, H., Laisne, M., Tragoudas, S., Petrov, T.","Function-based ATPG for path delay faults using the launch-off-capture scan architecture",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092140,"805","810",,3,10.1109/VLSID.2007.86,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349092373&doi=10.1109%2fVLSID.2007.86&partnerID=40&md5=fc89803d83166505bbd8f1835cfe5268",Conference Paper,Scopus,2-s2.0-48349092373
"Goparaju, M.K., Tragoudas, S.","A fault tolerant design methodology for threshold logic gates and its optimizations",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149072,"420","425",,4,10.1109/ISQED.2007.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548133353&doi=10.1109%2fISQED.2007.12&partnerID=40&md5=c915079fd707ee3e1d3aa118f4b38f14",Conference Paper,Scopus,2-s2.0-34548133353
"Flanigan, E., Tragoudas, S.","Enhanced identification of strong robustly testable paths",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149121,"729","734",,4,10.1109/ISQED.2007.73,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548133299&doi=10.1109%2fISQED.2007.73&partnerID=40&md5=4a60f7c2d29a20997e0e988b4ed70a4e",Conference Paper,Scopus,2-s2.0-34548133299
"Skoufis, M.N., Wang, H., Haniotakis, T., Tragoudas, S.","Glitch control with dynamic receiver threshold adjustment",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149070,"410","415",,,10.1109/ISQED.2007.86,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548125219&doi=10.1109%2fISQED.2007.86&partnerID=40&md5=56bd796e0aeb0874e9f7c51dce838bf5",Conference Paper,Scopus,2-s2.0-34548125219
"Adapa, R., Flanigan, E., Tragoudas, S., Laisne, M., Cui, H., Petrov, T.","Function-based test generation for (non-robust) path delay faults using the launch-off-capture scan architecture",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149119,"717","722",,2,10.1109/ISQED.2007.81,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548133303&doi=10.1109%2fISQED.2007.81&partnerID=40&md5=70370b5c1ca3d439735b95d1c0ac1ccb",Conference Paper,Scopus,2-s2.0-34548133303
"Galanis, M.D., Dimitroulakos, G., Tragoudas, S., Goutis, C.E.","Speedups in embedded systems with a high-performance coprocessor datapath",2007,"ACM Transactions on Design Automation of Electronic Systems","12","3", 1255472,"","",,3,10.1145/1255456.1255472,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548234227&doi=10.1145%2f1255456.1255472&partnerID=40&md5=050187e3423b4bbfc929f50fc1d553e0",Conference Paper,Scopus,2-s2.0-34548234227
"Kumar, M.M.V., Tragoudas, S.","High-quality transition fault ATPG for small delay defects",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","5",,"983","989",,11,10.1109/TCAD.2006.884863,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248549242&doi=10.1109%2fTCAD.2006.884863&partnerID=40&md5=b1f3b6055d9ed795568354e69835d40f",Article,Scopus,2-s2.0-34248549242
"Stewart, K., Tragoudas, S.","Managing the power resources of sensor networks with performance considerations",2007,"Computer Communications","30","5",,"1122","1135",,,10.1016/j.comcom.2006.11.008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847067525&doi=10.1016%2fj.comcom.2006.11.008&partnerID=40&md5=5a77b508e1f35b948eaab2d0c8612767",Article,Scopus,2-s2.0-33847067525
"Abdulrahman, A., Tragoudas, S.","Power-aware test pattern generation for improved concurrency at the core level",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613153,"300","305",,,10.1109/ISQED.2006.104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886734837&doi=10.1109%2fISQED.2006.104&partnerID=40&md5=64bfc1c79a2f3af4a44551bd30522017",Conference Paper,Scopus,2-s2.0-84886734837
"Raghuraman, K., Wang, H., Tragoudas, S.","Minimizing FPGA reconfiguration data at logic level",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613139,"219","224",,2,10.1109/ISQED.2006.87,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886732209&doi=10.1109%2fISQED.2006.87&partnerID=40&md5=8707ad18f0a2154374a81bf31983ae2c",Conference Paper,Scopus,2-s2.0-84886732209
"Flanigan, E., Haniotakis, T., Tragoudas, S.","An improved method for identifying linear dependencies in path delay faults",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613179,"457","462",,4,10.1109/ISQED.2006.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952952647&doi=10.1109%2fISQED.2006.24&partnerID=40&md5=47a4c0a4e4b3e9cc3028297174382b41",Conference Paper,Scopus,2-s2.0-77952952647
"Dechu, S., Goparaju, M.K., Tragoudas, S.","A metric of tolerance for the manufacturing defects of threshold logic gates",2006,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4030943,"318","326",,7,10.1109/DFT.2006.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548119731&doi=10.1109%2fDFT.2006.7&partnerID=40&md5=b09f0ac3ebd53516a4740dcc2bd20a26",Conference Paper,Scopus,2-s2.0-34548119731
"Neophytou, S.N., Michael, M.K., Tragoudas, S.","Functions for quality transition-fault tests and their applications in test-set enhancement",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"3026","3035",,4,10.1109/TCAD.2006.882635,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845668440&doi=10.1109%2fTCAD.2006.882635&partnerID=40&md5=5f8abddc3b354efdbb42e36cfbca6fea",Article,Scopus,2-s2.0-33845668440
"Kumar, M.M.V., Tragoudas, S., Chakravarty, S., Jayabharathi, R.","Exact delay fault coverage in sequential logic under any delay fault model",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2954","2963",,3,10.1109/TCAD.2006.882583,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845620413&doi=10.1109%2fTCAD.2006.882583&partnerID=40&md5=fc9dea45fbd042f97784d0554a0cd44b",Article,Scopus,2-s2.0-33845620413
"Adapa, R., Tragoudas, S., Michael, M.K.","Sub-faults identification for collapsing in diagnosis",2006,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1692710,"815","818",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547337723&partnerID=40&md5=0ac6603b1f90cef822a58456408e7339",Conference Paper,Scopus,2-s2.0-34547337723
"Christou, K., Michael, M.K., Tragoudas, S.","Implicit critical PDF test generation with maximal test efficiency",2006,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4030915,"50","58",,,10.1109/DFT.2006.34,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749088351&doi=10.1109%2fDFT.2006.34&partnerID=40&md5=722c8f30914c5964571025e5610e4980",Conference Paper,Scopus,2-s2.0-38749088351
"Neophytou, S., Michael, M.K., Tragoudas, S.","Efficient deterministic test generation for BIST schemes with LFSR reseeding",2006,"Proceedings - IOLTS 2006: 12th IEEE International On-Line Testing Symposium","2006",, 1655514,"43","48",,8,10.1109/IOLTS.2006.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247233243&doi=10.1109%2fIOLTS.2006.26&partnerID=40&md5=d9d246cfccb86fa64079bb864f1e98c9",Conference Paper,Scopus,2-s2.0-34247233243
"Adapa, R., Tragoudas, S., Michael, M.K.","Evaluation of collapsing methods for fault diagnosis",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613176,"439","444",,3,10.1109/ISQED.2006.62,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549036124&doi=10.1109%2fISQED.2006.62&partnerID=40&md5=933e495d6595d4d048fbc34895918ff3",Conference Paper,Scopus,2-s2.0-37549036124
"Stewart, K., Tragoudas, S.","Interconnect testing for networks on chips",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617570,"100","105",,27,10.1109/VTS.2006.41,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751117258&doi=10.1109%2fVTS.2006.41&partnerID=40&md5=829ce083b9d2b6b9564481b76c4e5f78",Conference Paper,Scopus,2-s2.0-33751117258
"Goparaju, M.K., Tragoudas, S.","An ATPG methodology using parametric fault model for defects in Threshold Logic Gate networks",2006,"WSEAS Transactions on Circuits and Systems","5","8",,"1206","1211",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746868309&partnerID=40&md5=a6569ac2170a541aea6a038432b15675",Article,Scopus,2-s2.0-33746868309
"Padmanaban, S., Tragoudas, S.","Implicit grading of multiple path delay faults",2006,"ACM Transactions on Design Automation of Electronic Systems","11","2",,"346","361",,,10.1145/1142155.1142160,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746096522&doi=10.1145%2f1142155.1142160&partnerID=40&md5=b839d3f424ad7bb96ed1065fea3adb87",Article,Scopus,2-s2.0-33746096522
"Galanis, M.D., Theodoridis, G., Tragoudas, S., Goutis, C.E.","A high-performance data path for synthesizing DSP kernels",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","6",,"1154","1163",,26,10.1109/TCAD.2005.855965,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646749492&doi=10.1109%2fTCAD.2005.855965&partnerID=40&md5=d8666a8fab8a081f95ee123e3923e029",Article,Scopus,2-s2.0-33646749492
"Kagaris, D., Tragoudas, S., Kuriakose, S.","InTeRail: A test architecture for core-based SOCs",2006,"IEEE Transactions on Computers","55","2",,"137","149",,2,10.1109/TC.2006.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947113834&doi=10.1109%2fTC.2006.27&partnerID=40&md5=433f5d4ef06a9d40a65daca5f7b0eaf0",Article,Scopus,2-s2.0-33947113834
"Vaseekar Kumar, M.M., Tragoudas, S.","Low power test generation for path delay faults using stability functions",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, S1.2,"8","12",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244472214&partnerID=40&md5=d5f32ec1bd9474ec369a19230c3e44b5",Conference Paper,Scopus,2-s2.0-29244472214
"Neophytou, S., Michael, M.K., Tragoudas, S.","Test set enhancement for quality transition faults using function-based methods",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, S4.2,"182","187",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244456474&partnerID=40&md5=558acf5d411b8eb588c651ba85f62552",Conference Paper,Scopus,2-s2.0-29244456474
"Abdulrahman, A., Tragoudas, S.","Compact ATPG for concurrent SOC testing",2005,"Proceedings - International Workshop on Microprocessor Test and Verification",,,,"16","21",,,10.1109/MTV.2004.6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28744458944&doi=10.1109%2fMTV.2004.6&partnerID=40&md5=54283bc632bc06da7405df554dcf2a93",Conference Paper,Scopus,2-s2.0-28744458944
"Moiz Khan, M., Tragoudas, S., Abadir, M., Liu, B.","Identification of gates for covering all critical paths",2005,"Proceedings - International Workshop on Microprocessor Test and Verification",,,,"92","96",,,10.1109/MTV.2004.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28744442845&doi=10.1109%2fMTV.2004.15&partnerID=40&md5=a99294361180546c98c8ad115f20d11f",Conference Paper,Scopus,2-s2.0-28744442845
"Vaseekar Kumar, M.M., Tragoudas, S.","Quality transition fault tests suitable for small delay defects",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524193,"468","470",,,10.1109/ICCD.2005.88,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748564289&doi=10.1109%2fICCD.2005.88&partnerID=40&md5=03f433a0ff10e8e0876c29a50f659d32",Conference Paper,Scopus,2-s2.0-33748564289
"Michael, M.K., Christou, K., Tragoudas, S.","Towards finding path delay fault tests with high test efficiency using ZBDDs",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524192,"464","467",,3,10.1109/ICCD.2005.109,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748548373&doi=10.1109%2fICCD.2005.109&partnerID=40&md5=80da37346911242f162ae8042b2ea12b",Conference Paper,Scopus,2-s2.0-33748548373
"Hanioitakis, Th., Tragoudas, S., Pani, G.","Reduced test application time based on reachability analysis",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410589,"232","237",,,10.1109/ISQED.2005.102,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886647475&doi=10.1109%2fISQED.2005.102&partnerID=40&md5=92b3f675fb4c24545566e134242cd4bd",Conference Paper,Scopus,2-s2.0-84886647475
"Stewart, K., Haniotakis, T., Tragoudas, S.","Design and evaluation of a security scheme for sensor networks",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410583,"197","201",,3,10.1109/ISQED.2005.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845549573&doi=10.1109%2fISQED.2005.39&partnerID=40&md5=2c2ad31653b32e607e143d904a269034",Conference Paper,Scopus,2-s2.0-33845549573
"Welling, M., Tragoudas, S., Wang, H.","A minimum cut based re-synthesis approach",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410584,"202","207",,,10.1109/ISQED.2005.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886643104&doi=10.1109%2fISQED.2005.9&partnerID=40&md5=35f33a9dc28a0d7ed55df76193b9878a",Conference Paper,Scopus,2-s2.0-84886643104
"Stewart, K., Haniotakis, T., Tragoudas, S.","A security protocol for sensor networks",2005,"GLOBECOM - IEEE Global Telecommunications Conference","3",, 1577964,"1827","1831",,3,10.1109/GLOCOM.2005.1577964,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846592361&doi=10.1109%2fGLOCOM.2005.1577964&partnerID=40&md5=b578b15a7e461486289d784aba3e0ddd",Conference Paper,Scopus,2-s2.0-33846592361
"Michael, M.K., Neophytou, S., Tragoudas, S.","Functions for quality transition fault tests",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410604,"327","332",,2,10.1109/ISQED.2005.60,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886679995&doi=10.1109%2fISQED.2005.60&partnerID=40&md5=32b1f1eb5071a1cca040965bb96e1132",Conference Paper,Scopus,2-s2.0-84886679995
"Kumar, M.M.V., Tragoudas, S., Chakravarty, S., Jayabharathi, R.","Implicit and exact path delay fault grading in sequential circuits",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395718,"990","995",,2,10.1109/DATE.2005.179,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646947295&doi=10.1109%2fDATE.2005.179&partnerID=40&md5=299aa885415487ed383777794ce9985a",Conference Paper,Scopus,2-s2.0-33646947295
"Raghuraman, K.P., Wang, H., Tragoudas, S.","A novel approach to minimizing reconfiguration cost for LUT-based FPGAs",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"673","676",,10,10.1109/ICVD.2005.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944451837&doi=10.1109%2fICVD.2005.25&partnerID=40&md5=872ce86f816f07aba9bfea06305efb08",Conference Paper,Scopus,2-s2.0-27944451837
"Stewart, K., Tragoudas, S.","An ILP based management protocol for wireless networks",2005,"WSEAS Transactions and Communications","4","8",,"733","738",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22944468816&partnerID=40&md5=2e1c92701e92c03c647243bc80e05ab3",Article,Scopus,2-s2.0-22944468816
"Michael, M.K., Tragoudas, S.","Function-based compact test pattern generation for path delay faults",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","8",,"996","1001",,24,10.1109/TVLSI.2005.853607,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27144527970&doi=10.1109%2fTVLSI.2005.853607&partnerID=40&md5=4566e32702cae8894da36f1709c68264",Article,Scopus,2-s2.0-27144527970
"Galanis, M.D., Theodoridis, G., Tragoudas, S., Goutis, C.E.","A reconfigurable coarse-grain data-path for accelerating computational intensive kernels",2005,"Journal of Circuits, Systems and Computers","14","4",,"877","893",,8,10.1142/S0218126605002659,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25444445826&doi=10.1142%2fS0218126605002659&partnerID=40&md5=5c9ee143eef98c11d9964c84a925d61d",Article,Scopus,2-s2.0-25444445826
"Khan, M.M., Tragoudas, S.","A method for hardware metering",2005,"WSEAS Transactions on Information Science and Applications","2","7",,"1014","1017",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22944476144&partnerID=40&md5=d01c4ba31907d8b7cfb2607665d1e081",Article,Scopus,2-s2.0-22944476144
"Khan, M.M., Tragoudas, S.","Rewiring for watermarking digital circuit netlists",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","7",,"1132","1137",,14,10.1109/TCAD.2005.850855,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22544486563&doi=10.1109%2fTCAD.2005.850855&partnerID=40&md5=87d73417aa406293b54b953e4a18e96c",Article,Scopus,2-s2.0-22544486563
"Tragoudas, S., Nagarandal, V.","On-chip embedding mechanisms for large sets of vectors for delay test",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","3",,"488","497",,4,10.1109/TCAD.2004.842800,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15244356345&doi=10.1109%2fTCAD.2004.842800&partnerID=40&md5=63c4ec0e47f234a47154d00114f0c582",Article,Scopus,2-s2.0-15244356345
"Padmanaban, S., Tragoudas, S.","Efficient identification of (critical) testable path delay faults using decision diagrams",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","1",,"77","87",,39,10.1109/TCAD.2004.839488,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-11844270422&doi=10.1109%2fTCAD.2004.839488&partnerID=40&md5=fa31630363da37650af3dfea720c3d6a",Conference Paper,Scopus,2-s2.0-11844270422
"Padmanaban, S., Tragoudas, S.","A critical path selection method for delay testing",2004,"Proceedings - International Test Conference",,,,"232","241",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144399346&partnerID=40&md5=836165ead4742774f25554ff38f9c73b",Conference Paper,Scopus,2-s2.0-18144399346
"Wang, H., Kulkarni, S., Tragoudas, S.","On-line testing field programmable analog array circuits",2004,"Proceedings - International Test Conference",,,,"1340","1348",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144383223&partnerID=40&md5=d25a85b73b7909809082725ba30c6a63",Conference Paper,Scopus,2-s2.0-18144383223
"Galanis, M.D., Theodoridis, G., Tragoudas, S., Soudris, D., Goutis, C.E.","Mapping computational intensive applications to a new coarse-grained reconfigurable data-path",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3254",,,"652","661",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645091734&partnerID=40&md5=5dc0ab5bbac125085b6f8003ce49d39a",Article,Scopus,2-s2.0-33645091734
"Galanis, M.D., Theodoridis, G., Tragoudas, S., Soudris, D., Goutis, C.E.","A novel data-path for accelerating DSP kernels",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3133",,,"363","372",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048871574&partnerID=40&md5=65219ef455d9925976e551e89f437855",Article,Scopus,2-s2.0-35048871574
"Galanis, M.D., Theodoridis, G., Tragoudas, S., Soudris, D., Goutis, C.E.","Accelerating DSP applications on a mixed granularity platform with a new reconfigurable coarse-grain data-path",2004,"Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004",,,,"275","276",,1,10.1109/FCCM.2004.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18644373734&doi=10.1109%2fFCCM.2004.11&partnerID=40&md5=b5282f7252d0a22feba4a05dbda39363",Conference Paper,Scopus,2-s2.0-18644373734
"Galanis, M.D., Theodoridis, G., Tragoudas, S., Soudris, D., Goutis, C.E.","A high performance data-path to accelerate DSP kernels",2004,"11th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2004",,, WA2.1,"495","498",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644513687&partnerID=40&md5=be98e77ba2c27351cf25cfd2b10d4330",Conference Paper,Scopus,2-s2.0-27644513687
"Galanis, M.D., Theodoridis, G., Tragoudas, S., Goutis, C.E.","Synthesizing DSP kernels with a high-performance data-path architecture",2004,"Proceedings of the Mediterranean Electrotechnical Conference - MELECON","1",,,"221","225",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8744245489&partnerID=40&md5=4dae0e686d06c355d61b8aaccfc4f906",Conference Paper,Scopus,2-s2.0-8744245489
"Haniotakis, T., Tragoudas, S., Kalapodas, C.","Security enhancement through multiple path transmission in ad hoc networks",2004,"IEEE International Conference on Communications","7",,,"4187","4191",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4143061406&partnerID=40&md5=4978bedf1a06fbd6fd37fa84dd836933",Conference Paper,Scopus,2-s2.0-4143061406
"Padmanaban, S., Tragoudas, S.","Using BDDs and ZBDDs for efficient identification of testable path delay faults",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","1",,,"50","55",,6,10.1109/DATE.2004.1268826,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042610070&doi=10.1109%2fDATE.2004.1268826&partnerID=40&md5=70e17af4fdc6e3914e9cdfdd97340e66",Conference Paper,Scopus,2-s2.0-3042610070
"Vaseekar Kumar, M.M., Padmanaban, S., Tragoudas, S.","Low power ATPG for path delay faults",2004,"Proceedings of the ACM Great Lakes Symposium on VLSI",,,,"389","392",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942696825&partnerID=40&md5=297c06d06fac4fb32a8dbbb2529e7cde",Conference Paper,Scopus,2-s2.0-2942696825
"Deodhar, J.V., Tragoudas, S.","Implicit deductive fault simulation for complex delay fault models fault models",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","6",,"636","641",,3,10.1109/TVLSI.2004.827598,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042607911&doi=10.1109%2fTVLSI.2004.827598&partnerID=40&md5=e98dc4b9699612f12ec87bd4d10f9f84",Article,Scopus,2-s2.0-3042607911
"Michael, M.K., Haniotakis, T., Tragoudas, S.","A unified framework for generating all propagation functions for logic errors and events",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","6",,"980","986",,5,10.1109/TCAD.2004.828112,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942541392&doi=10.1109%2fTCAD.2004.828112&partnerID=40&md5=fa7936b465a3499f70fb5d802e322720",Article,Scopus,2-s2.0-2942541392
"Padmanaban, S., Tragoudas, S.","An adaptive path delay fault diagnosis methodology",2004,"Proceedings - 5th International Symposium on Quality Electronic Design, ISQUED 2004",,,,"491","496",,11,10.1109/ISQED.2004.1283721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942668315&doi=10.1109%2fISQED.2004.1283721&partnerID=40&md5=e7fc38cd47464ba1306ce0e170fbdccc",Conference Paper,Scopus,2-s2.0-2942668315
"Khan, M.M., Tragoudas, S.","Rewiring for watermarking digital circuits",2004,"Proceedings - 5th International Symposium on Quality Electronic Design, ISQUED 2004",,,,"143","148",,,10.1109/ISQED.2004.1283665,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942650784&doi=10.1109%2fISQED.2004.1283665&partnerID=40&md5=6c77716f83125940ff910eb3a29e4291",Conference Paper,Scopus,2-s2.0-2942650784
"Galanis, M.D., Theodoridis, G., Tragoudas, S., Soudris, D., Goutis, C.E.","Mapping DSP applications to a high-performance reconfigurable coarse-grain data-path",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"868","873",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947917161&partnerID=40&md5=219b377b142a273c206fc150828c3fdf",Conference Paper,Scopus,2-s2.0-84947917161
"Padmanaban, S., Tragoudas, S.","Non-enumerative path delay fault diagnosis",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253627,"322","327",,5,10.1109/DATE.2003.1253627,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893794062&doi=10.1109%2fDATE.2003.1253627&partnerID=40&md5=4d93e2a5d836f80f3b0ee0b34b22e4a8",Conference Paper,Scopus,2-s2.0-84893794062
"Padmanaban, S., Tragoudas, S.","An implicit path-delay fault diagnosis methodology",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","10",,"1399","1408",,19,10.1109/TCAD.2003.818132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142054803&doi=10.1109%2fTCAD.2003.818132&partnerID=40&md5=7fd2ee83a6302e2970c9764fa355783b",Article,Scopus,2-s2.0-0142054803
"Kagaris, D., Tragoudas, S.","LFSR characteristic polynomials for pseudo-exhaustive TPG with low number of seeds",2003,"Journal of Electronic Testing: Theory and Applications (JETTA)","19","3",,"233","244",,,10.1023/A:1023740811613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038266735&doi=10.1023%2fA%3a1023740811613&partnerID=40&md5=7ddd6736e169750bdd558e2a6b7196f7",Article,Scopus,2-s2.0-0038266735
"Padmanaban, S., Michael, M.K., Tragoudas, S.","Exact path delay fault coverage with fundamental ZBDD operations",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","3",,"305","316",,38,10.1109/TCAD.2002.807891,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037346987&doi=10.1109%2fTCAD.2002.807891&partnerID=40&md5=764b83f771dbc94c43d2322a4a29bd3d",Article,Scopus,2-s2.0-0037346987
"Michael, M.K., Tragoudas, S.","Generation of hazard identification functions",2003,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2003-January",, 1194769,"419","424",,3,10.1109/ISQED.2003.1194769,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748117701&doi=10.1109%2fISQED.2003.1194769&partnerID=40&md5=b82076e4631beb9dace7e2d95a347f5a",Conference Paper,Scopus,2-s2.0-33748117701
"Tragoudas, S., Denny, N.","Path delay fault testing using test points",2003,"ACM Transactions on Design Automation of Electronic Systems","8","1",,"1","10",,2,10.1145/606603.606604,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037223376&doi=10.1145%2f606603.606604&partnerID=40&md5=aef75a926f8894d56c8c338f17354d4e",Article,Scopus,2-s2.0-0037223376
"Kagaris, D., Tragoudas, S.","InTeRail: Using existing and extra interconnects to test core-based SOCs",2003,"Proceedings - 9th IEEE International On-Line Testing Symposium, IOLTS 2003",,, 1214402,"219","223",,,10.1109/OLT.2003.1214402,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944038521&doi=10.1109%2fOLT.2003.1214402&partnerID=40&md5=b7bcbcf79cde0f8d55f5d8075509aa83",Conference Paper,Scopus,2-s2.0-84944038521
"Stewart, K., Tragoudas, S.","Minimum transmission time on a single route in mobile networks",2002,"Proceedings - 2002 International Conference on Third Generation Wireless and Beyond (Key Function of World Wireless Congress)",,,,"726","731",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-6344246214&partnerID=40&md5=a0a7d27451569d92c2a4ad3d306df19d",Conference Paper,Scopus,2-s2.0-6344246214
"Tragoudas, S., Stewart, K.","Reliable routing in mobile Ad-Hoc Networks",2002,"Recent Advances in Computers, Computing and Communications",,,,"456","458",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4944233701&partnerID=40&md5=f91786f528a8ea7d7ff46ad067bb8651",Article,Scopus,2-s2.0-4944233701
"Tragoudas, S., Khan, M.M.","Test set preserving watermarking for firm cores",2002,"Recent Advances in Circuits, Systems and Signal Processing",,,,"129","131",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4944228154&partnerID=40&md5=a82e4935bed938da5851f304ea46aaa5",Article,Scopus,2-s2.0-4944228154
"Padmanaban, S., Tragoudas, S.","Exact grading of multiple path delay faults",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998253,"84","88",,5,10.1109/DATE.2002.998253,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548126273&doi=10.1109%2fDATE.2002.998253&partnerID=40&md5=6e0596427f01820b9bd3ddb7134c0202",Conference Paper,Scopus,2-s2.0-34548126273
"Stewart, K., Tragoudas, S.","Scheduling time off requests in ad-hoc networks",2002,"Proceedings - 2002 International Conference on Third Generation Wireless and Beyond (Key Function of World Wireless Congress)",,,,"292","297",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-6344280427&partnerID=40&md5=603db7b7e130dcbca2c7448b203fbc47",Conference Paper,Scopus,2-s2.0-6344280427
"Kagaris, D., Tragoudas, S.","On the nonenumerative path delay fault simulation problem",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","9",,"1095","1100",,13,10.1109/TCAD.2002.801108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036734862&doi=10.1109%2fTCAD.2002.801108&partnerID=40&md5=0daceadd55ffdcec044508bbc783dd24",Article,Scopus,2-s2.0-0036734862
"Kavousianos, X., Bakalis, D., Nikolos, D., Tragoudas, S.","A new built-in TPG method for circuits with random pattern resistant faults",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","7",,"859","866",,3,10.1109/TCAD.2002.1013898,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036637899&doi=10.1109%2fTCAD.2002.1013898&partnerID=40&md5=727ebee2403109dc87038286b5ffc856",Article,Scopus,2-s2.0-0036637899
"Kagaris, D., Tragoudas, S.","Using a WLFSR to embed test pattern pairs in minimum time",2002,"Journal of Electronic Testing: Theory and Applications (JETTA)","18","3",,"305","313",,1,10.1023/A:1015087206329,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036605230&doi=10.1023%2fA%3a1015087206329&partnerID=40&md5=ae7f2fccfa8a57424c377586ba047b5f",Conference Paper,Scopus,2-s2.0-0036605230
"Korkmaz, T., Krunz, M., Tragoudas, S.","An efficient algorithm for finding a path subject to two additive constraints",2002,"Computer Communications","25","3",,"225","238",,34,10.1016/S0140-3664(01)00358-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037082691&doi=10.1016%2fS0140-3664%2801%2900358-9&partnerID=40&md5=2ef02d314b9d5a190f08d57b8fd668c8",Article,Scopus,2-s2.0-0037082691
"Tragoudas, S.","Power dissipation component of a management protocol for ad-hoc networks",2002,"2000 IEEE Wireless Communications and Networking Conference","2",,,"555","559",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036399909&partnerID=40&md5=bc44400d16a35225d9434cc67210a18c",Conference Paper,Scopus,2-s2.0-0036399909
"Michael, M., Tragoudas, S.","ATPG tools for delay faults at the functional level",2002,"ACM Transactions on Design Automation of Electronic Systems","7","1",,"33","57",,16,10.1145/504914.504916,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036005095&doi=10.1145%2f504914.504916&partnerID=40&md5=1d758eac28e8318bddcf8b2ab777cdef",Article,Scopus,2-s2.0-0036005095
"Kagaris, D., Tragoudas, S.","Von neumann hybrid cellular automata for generating deterministic test sequences",2001,"ACM Transactions on Design Automation of Electronic Systems","6","3",,"308","321",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746949505&partnerID=40&md5=24c377c156519dd07ebbd7cd2df3b9eb",Article,Scopus,2-s2.0-33746949505
"Proaño, C.H., Tragoudas, S.","A FIFO architecture to support dropping policies in networks",2001,"Proceedings - 2001 International Conference on Third Generation Wireless and Beyond",,,,"433","438",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-6344294997&partnerID=40&md5=5a98d5441159b6e4d21f7109dfb1095e",Conference Paper,Scopus,2-s2.0-6344294997
"Tragoudas, S.","The most reliable data-path transmission",2001,"IEEE Transactions on Reliability","50","3",,"281","285",,8,10.1109/24.974124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035466331&doi=10.1109%2f24.974124&partnerID=40&md5=4631978f6c1d1c7d7bd9a2e2841b1363",Article,Scopus,2-s2.0-0035466331
"Kagaris, D., Tragoudas, S.","Computational analysis of counter-based schemes for VLSI test pattern generation",2001,"Discrete Applied Mathematics","110","2-3",,"227","250",,,10.1016/S0166-218X(00)00259-6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035877343&doi=10.1016%2fS0166-218X%2800%2900259-6&partnerID=40&md5=00fdc5bed165bf552f76132e278c4cba",Article,Scopus,2-s2.0-0035877343
"Deodhar, J., Tragoudas, S.","Color counting and its application to path delay fault coverage",2001,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2001-January",, 915259,"378","383",,5,10.1109/ISQED.2001.915259,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750361982&doi=10.1109%2fISQED.2001.915259&partnerID=40&md5=8003b1244ca191c5565b05d6368a9640",Conference Paper,Scopus,2-s2.0-33750361982
"Michael, M., Tragoudas, S.","ATPG for path delay faults without path enumeration",2001,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2001-January",, 915260,"384","389",,15,10.1109/ISQED.2001.915260,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949992220&doi=10.1109%2fISQED.2001.915260&partnerID=40&md5=d70c51dd058e21b7d5c54211daa36a73",Article,Scopus,2-s2.0-84949992220
"Padmanaban, S., Michael, M., Tragoudas, S.","Exact path delay grading with fundamental BDD operations",2001,"IEEE International Test Conference (TC)",,,,"642","651",,4,10.1109/TEST.2001.966684,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035687354&doi=10.1109%2fTEST.2001.966684&partnerID=40&md5=e5164e92c6fdc6336c848f0a507d2ec2",Article,Scopus,2-s2.0-0035687354
"Tragoudas, S., Dimitrova, S.","Routing with energy considerations in mobile ad-hoc networks",2000,"2000 IEEE Wireless Communications and Networking Conference",,,,"1258","1261",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034590160&partnerID=40&md5=5b4548bea5688c4fafd0b1c63216bd4e",Conference Paper,Scopus,2-s2.0-0034590160
"Korkmaz, T., Krunz, M., Tragoudas, S.","An efficient algorithm for finding a path subject to two additive constraints",2000,"Performance Evaluation Review","28","1",,"318","327",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034442313&partnerID=40&md5=e86060d38e84dc591eebcde827abb02a",Conference Paper,Scopus,2-s2.0-0034442313
"Kagaris, D., Tragoudas, S., Majumdar, A.","Test-set partitioning for multi-weighted random LFSRs",2000,"Integration, the VLSI Journal","30","1",,"65","75",,1,10.1016/S0167-9260(00)00010-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034430553&doi=10.1016%2fS0167-9260%2800%2900010-9&partnerID=40&md5=ddbe676a863601989631cc3bbd79a32d",Article,Scopus,2-s2.0-0034430553
"Michael, M., Tragoudas, S.","Functional-based ATPG for path delay faults",2000,"2000 Southwest Symposium on Mixed-Signal Design, SSMSD 2000",,, 836465,"159","164",,2,10.1109/SSMSD.2000.836465,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961992326&doi=10.1109%2fSSMSD.2000.836465&partnerID=40&md5=64b8a943ced6e211d67890dc146f5630",Conference Paper,Scopus,2-s2.0-84961992326
"Kagaris, Dimitri, Tragoudas, Spyros","Pseudoexhaustive TPG with a provably low number of LFSR seeds",2000,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"42","47",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033680669&partnerID=40&md5=171cb53ac99e0124ce7cea82f40540fa",Conference Paper,Scopus,2-s2.0-0033680669
"Kagaris, D., Tragoudas, S.","Methods for on-chip embedding of path delay test vectors",2000,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I","84-I-87",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033685327&partnerID=40&md5=a5093f81462e746e0da0d94fcaac5c74",Conference Paper,Scopus,2-s2.0-0033685327
"Tragoudas, S.","Accurate path delay fault coverage is feasible",1999,"IEEE International Test Conference (TC)",,,,"201","210",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033317483&partnerID=40&md5=a42c6c6757d430a6fd3eead782e78581",Conference Paper,Scopus,2-s2.0-0033317483
"Tragoudas, S., Denny, N.","Testing for path delay faults using test points",1999,"IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems",,,,"86","94",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033343618&partnerID=40&md5=c9022b7f04cfd45575819ed17adef668",Conference Paper,Scopus,2-s2.0-0033343618
"Tragoudas, S., Michael, M.","ATPG tools for Delay Faults at the Functional Level",1999,"Proceedings -Design, Automation and Test in Europe, DATE",,, 761195,"631","635",,4,10.1109/DATE.1999.761195,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0003769232&doi=10.1109%2fDATE.1999.761195&partnerID=40&md5=242cd3cd70b69fb42a3b8d2740b7740f",Conference Paper,Scopus,2-s2.0-0003769232
"Kagaris, D., Tragoudas, S.","Maximum weighted independent sets on transitive graphs and applications",1999,"Integration, the VLSI Journal","27","1",,"77","86",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032672883&partnerID=40&md5=f7aa9c853b090ebc2517368cc700f8be",Article,Scopus,2-s2.0-0032672883
"Tragoudas, S., Karayiannis, D.","A fast nonenumerative automatic test pattern generator for path delay faults",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","7",,"1050","1057",,11,10.1109/43.771185,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032691216&doi=10.1109%2f43.771185&partnerID=40&md5=117f19f96ae29b681086afe6db200588",Article,Scopus,2-s2.0-0032691216
"Kagaris, Dimitri, Tragoudas, Spyros","LFSR/SR pseudoexhaustive TPG in fewer test cycles",1999,"IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems",,,,"130","138",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033329463&partnerID=40&md5=f153770c6a8832e5bbfb0c168c5352f7",Conference Paper,Scopus,2-s2.0-0033329463
"Tragoudas, S., Michael, M.","Functional ATPG for delay faults",1999,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"16","19",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033361517&partnerID=40&md5=b18502553e078a8bbbb168a55f965bb7",Conference Paper,Scopus,2-s2.0-0033361517
"Kagaris, D., Pantziou, G.E., Tragoudas, S., Zaroliagis, C.D.","Transmissions in a network with capacities and delays",1999,"Networks","33","3",,"167","174",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033130494&partnerID=40&md5=fe9caf4f0857935da52d1aebb790de56",Article,Scopus,2-s2.0-0033130494
"Tragoudas, S., Muenzenberger, R., Danhof, K.J.","Board-level partitioning for partial scan using fuzzy logic",1999,"IEEE Transactions on Fuzzy Systems","7","2",,"241","249",,,10.1109/91.755405,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033116603&doi=10.1109%2f91.755405&partnerID=40&md5=01c01cdcdad20adbe08fd77eec354434",Article,Scopus,2-s2.0-0033116603
"Kagaris, Dimitri, Tragoudas, Spyros","On the design of optimal counter-based schemes for test set embedding",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","2",,"219","230",,24,10.1109/43.743738,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033078031&doi=10.1109%2f43.743738&partnerID=40&md5=068796877f091c66136abd9fc733cc13",Article,Scopus,2-s2.0-0033078031
"Kagaris, Dimitri, Tragoudas, Spyros","Embedded cores using built-in mechanisms",1999,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I","23 - I-26",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032692455&partnerID=40&md5=2e4e115a7350e68cce6290843cf65362",Article,Scopus,2-s2.0-0032692455
"Karayiannis, D., Tragoudas, S.","Clustering network modules with different implementations for delay minimization",1998,"VLSI Design","7","1",,"1","13",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031653096&partnerID=40&md5=1b26b68c8c2beb14674832e76ac64891",Article,Scopus,2-s2.0-0031653096
"Karayiannis, D., Tragoudas, S.","Nonenumerative ATPG for functionally sensitizable path delay faults",1998,"Proceedings of the IEEE VLSI Test Symposium",,,,"440","445",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032319936&partnerID=40&md5=328534374ce51e3319b312641a4f1588",Conference Paper,Scopus,2-s2.0-0032319936
"Karayiannis, D., Tragoudas, S.","Timing-driven circuit implementation",1998,"VLSI Design","7","2",,"211","224",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031655176&partnerID=40&md5=795fce5cc070a237e9017cb39cb4a42a",Article,Scopus,2-s2.0-0031655176
"Kagaris, Dimitrios, Tragoudas, Spyros","Maximum independent sets on transitive graphs and their applications in testing and CAD",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"736","740",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031364697&partnerID=40&md5=c40b86092dcec690013b9d72215bf2ae",Conference Paper,Scopus,2-s2.0-0031364697
"Tragoudas, S., Varol, Y.L.","Computing disjoint paths with length constraints",1997,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1197 LNCS",,,"375","389",,5,10.1007/3-540-62559-3_30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896693809&doi=10.1007%2f3-540-62559-3_30&partnerID=40&md5=389d1eb157725caa9c22a1f9417a9367",Conference Paper,Scopus,2-s2.0-84896693809
"Kagaris, Dimitrios, Tragoudas, Spyros, Karayiannis, Dimitrios","Nonenumerative path delay fault coverage estimation with optimal algorithms",1997,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"366","371",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031357425&partnerID=40&md5=0245a67dc7bae078d211bbe9283f6c63",Conference Paper,Scopus,2-s2.0-0031357425
"Kagaris, D., Tragoudas, S., Karayiannis, D.","Improved nonenumerative path-delay fault-coverage estimation based on optimal polynomial-time algorithms",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","3",,"309","315",,14,10.1109/43.594836,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031095781&doi=10.1109%2f43.594836&partnerID=40&md5=7644e9dff985c3ab8dfb5cc5cbcbeff6",Article,Scopus,2-s2.0-0031095781
"Karayiannis, D., Tragoudas, S.","Implementing and clustering modules with complex delays",1997,"Integration, the VLSI Journal","22","1-2",,"39","57",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031199745&partnerID=40&md5=163ae95d455a5e6aa03971173722bc90",Article,Scopus,2-s2.0-0031199745
"Kagaris, Dimitrios, Tragoudas, Spyros","Cellular automata for generating deterministic test sequences",1997,"Proceedings of European Design and Test Conference",,,,"77","81",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030709784&partnerID=40&md5=667bedbadc22f1c1197fafc321788685",Conference Paper,Scopus,2-s2.0-0030709784
"Tragoudas, S.","Improved approximations for the minimum-cut ratio and the flux",1996,"Theory of Computing Systems","29","2",,"157","167",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8744247278&partnerID=40&md5=5e2d1363ae2b03d9f6f245d82349bc1b",Article,Scopus,2-s2.0-8744247278
"Tragoudas, S.","Min-cut partitioning on underlying tree and graph structures",1996,"IEEE Transactions on Computers","45","4",,"470","474",,,10.1109/12.494104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747476430&doi=10.1109%2f12.494104&partnerID=40&md5=09b07a5b607c736aceb13d60295ef9ba",Article,Scopus,2-s2.0-33747476430
"Kagaris, D., Tragoudas, S.","Retiming-based partial scan",1996,"IEEE Transactions on Computers","45","1",,"74","87",,9,10.1109/12.481488,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1842599872&doi=10.1109%2f12.481488&partnerID=40&md5=176aee7bb60d3e437d4e503ded87b915",Article,Scopus,2-s2.0-1842599872
"Kagaris, Dimitrios, Tragoudas, Spyros","FPGA module minimization",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"566","571",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030397016&partnerID=40&md5=249f3f0599cc69e69ce2e74aa85ee645",Conference Paper,Scopus,2-s2.0-0030397016
"Kagaris, D., Tragoudas, S.","A fast algorithm for minimizing FPGA combinational and sequential modules",1996,"ACM Transactions on Design Automation of Electronic Systems","1","3",,"341","351",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746731138&partnerID=40&md5=3f9adce331e0f5c8917787f7f32fd8dc",Article,Scopus,2-s2.0-33746731138
"Karayiannis, D., Tragoudas, S.","ATPD: An automatic test pattern generator for path delay faults",1996,"IEEE International Test Conference (TC)",,,,"443","452",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030398540&partnerID=40&md5=e5dae440a5171a8a22c3c0d0bf2ffff1",Conference Paper,Scopus,2-s2.0-0030398540
"Kagaris, Dimitrios, Tragoudas, Spyros","Multiseed counter TPG with performance guarantee",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"34","39",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030398647&partnerID=40&md5=802398332c07c143bdfa28368285bb17",Conference Paper,Scopus,2-s2.0-0030398647
"Kagaris, D., Tragoudas, S., Majumdar, A.","On the use of counters for reproducing deterministic test sets",1996,"IEEE Transactions on Computers","45","12",,"1405","1419",,23,10.1109/12.545970,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0000845618&doi=10.1109%2f12.545970&partnerID=40&md5=44e1a37d420364d2e9593d173c1feca6",Article,Scopus,2-s2.0-0000845618
"Kagaris, Dimitrios, Tragoudas, Spyros","Generating deterministic unordered test patterns with counters",1996,"Proceedings of the IEEE VLSI Test Symposium",,,,"374","379",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029713988&partnerID=40&md5=1afe0878ca0fa3ea24d459b0c8d679fd",Conference Paper,Scopus,2-s2.0-0029713988
"Kagaris, Dimitrios, Tragoudas, Spyros, Majumdar, Amitava","Deterministic test pattern reproduction by a counter",1996,"Proceedings of European Design and Test Conference",,,,"37","41",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029734955&partnerID=40&md5=924db23f992a6f654f0bae7f814b0a73",Conference Paper,Scopus,2-s2.0-0029734955
"Kagaris, D., Tragoudas, S.","Avoiding linear dependencies in LFSR test pattern generators",1995,"Journal of Electronic Testing","6","2",,"229","241",,4,10.1007/BF00993089,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029291907&doi=10.1007%2fBF00993089&partnerID=40&md5=b8e44d32b490e17d9caddbd85c3f4bff",Article,Scopus,2-s2.0-0029291907
"Leighton, T., Makedon, F., Plotkin, S., Stein, C., Tardos, E., Tragoudas, S.","Fast Approximation Algorithms for Multicommodity Flow Problems",1995,"Journal of Computer and System Sciences","50","2",,"228","243",,73,10.1006/jcss.1995.1020,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029289525&doi=10.1006%2fjcss.1995.1020&partnerID=40&md5=9f3d0e913c9e38069eab4c778862cccd",Article,Scopus,2-s2.0-0029289525
"Karayiannis, D., Tragoudas, S.","Uniform area timing-driven circuit implementation",1995,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"2","7",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029214631&partnerID=40&md5=692c084cf3eadbbf09755b608e258b64",Conference Paper,Scopus,2-s2.0-0029214631
"Karayiannis, D., Tragoudas, S.","New approach for clustering network modules for delay minimization",1995,"International Symposium and Workshop on Systems Engineering of Computer Based Systems - Proceedings",,,,"325","331",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029229286&partnerID=40&md5=d6210d4f9f21b39d849b1439ef0ccdc3",Conference Paper,Scopus,2-s2.0-0029229286
"Kagaris, D., Pantziou, G.E., Tragoudas, S., Zaroliagis, C.D.","On the computation of fast data transmissions in networks with capacities and delays",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","955",,,"291","302",,7,10.1007/3-540-60220-8_71,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958044693&doi=10.1007%2f3-540-60220-8_71&partnerID=40&md5=6039922ba404a59b046a94434db5d0f3",Conference Paper,Scopus,2-s2.0-84958044693
"Kagaris, D., Tragoudas, S., Bhatia, D.","Pseudo-Exhaustive Built-in TPG for Sequential Circuits",1995,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","14","9",,"1160","1171",,5,10.1109/43.406718,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029373327&doi=10.1109%2f43.406718&partnerID=40&md5=13f326ff14430a99a9877ebc2ddb8e35",Article,Scopus,2-s2.0-0029373327
"Tragoudas, Spyros","Improved algorithm for the generalized min-cut partitioning problem",1994,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"242","257",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028738585&partnerID=40&md5=3054d3322118edff16b1e1b0d43287ce",Conference Paper,Scopus,2-s2.0-0028738585
"Kagaris, Dimitrios, Tragoudas, Spyros","Design for testability technique for test pattern generation with LFSRs",1994,"Proceedings of the IEEE VLSI Test Symposium",,,,"68","73",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028732517&partnerID=40&md5=de528898f0b1cccab2299adf044f80e3",Conference Paper,Scopus,2-s2.0-0028732517
"Kagaris, Dimitrios, Tragoudas, Spyros","Class of good characteristic polynomials for LFSR test pattern generators",1994,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"292","295",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028737164&partnerID=40&md5=4a2004ae3dae9d0fe991dfa4efa48d40",Conference Paper,Scopus,2-s2.0-0028737164
"Kagaris, Dimitrios, Tragoudas, Spyros","Retiming algorithms with applications to VLSI testability",1994,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"216","221",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028756828&partnerID=40&md5=1c53925fe35b20ecbc7c5b539b1cd39f",Conference Paper,Scopus,2-s2.0-0028756828
"Bhatia, Dinesh, Chowdhary, Amit, Tragoudas, Spyros","Mathematical model for routability analysis off FPGAs",1994,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"76","79",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028757441&partnerID=40&md5=27be41b8cbe78fc8dbeac29af34a8ac5",Conference Paper,Scopus,2-s2.0-0028757441
"Tragoudas, S.","On Channel Routing Problems with Interchangeable Terminals",1994,"VLSI Design","2","1",,"51","68",,,10.1155/1994/48137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028587466&doi=10.1155%2f1994%2f48137&partnerID=40&md5=a693d8b8ec701f90dee311b7c5883416",Article,Scopus,2-s2.0-0028587466
"Crenshaw, Jim E., Tragoudas, Spyros, Sherwani, Naveed A.","High performance over-the-cell routing",1994,"Proceedings of the IEEE International Conference on VLSI Design",,,,"137","142",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028015431&partnerID=40&md5=673c98de310438991ab6d4f305b6b0f9",Conference Paper,Scopus,2-s2.0-0028015431
"Kagaris, D., Makedon, F., Tragoudas, S.","A Method for Pseudo Exhaustive Test Pattern Generation",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","9",,"1170","1178",,21,10.1109/43.310906,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028500250&doi=10.1109%2f43.310906&partnerID=40&md5=b5a8911253389734df98f8cc5f41fc7a",Article,Scopus,2-s2.0-0028500250
"Kagaris, Dimitrios, Tragoudas, Spyros, Bhatia, Dinesh","Pseudoexhaustive BIST for sequential circuits",1993,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"523","527",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027850072&partnerID=40&md5=a7ad5eb3167bdba9481be17771edbf22",Conference Paper,Scopus,2-s2.0-0027850072
"Kagaris, D., Tragoudas, S.","Cost-Effective LFSR Synthesis for Optimal Pseudoexhaustive BIST Test Sets",1993,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","1","4",,"526","536",,6,10.1109/92.250200,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027867395&doi=10.1109%2f92.250200&partnerID=40&md5=b2408bd2a809a721e41a5268082d9e4e",Article,Scopus,2-s2.0-0027867395
"Tragoudas, S., Tollis, I.G.","River routing and density minimization for channels with interchangeable terminals",1993,"Integration, the VLSI Journal","15","2",,"151","178",,2,10.1016/0167-9260(93)90050-M,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027683188&doi=10.1016%2f0167-9260%2893%2990050-M&partnerID=40&md5=2ae98707656914eeb908bbc49bc0e989",Article,Scopus,2-s2.0-0027683188
"Kagaris, Dimitrios, Tragoudas, Spyros","Partial scan with retiming",1993,"Proceedings - Design Automation Conference",,,,"249","254",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027149906&partnerID=40&md5=c72784ca39478f5cec75bb4a1a77d472",Conference Paper,Scopus,2-s2.0-0027149906
"Tragoudas, S., Farrell, R., Makedon, F.","Circuit partitioning into small sets: A tool to support testing with further applications",1992,,,,,"518","522",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027072098&partnerID=40&md5=f8e062721f7ed7db469d2f28a0bda5d9",Conference Paper,Scopus,2-s2.0-0027072098
"Tragoudas, S., Makedon, F., Farell, R.","Circuit partitioning into small sets",1992,"Microprocessors and Microsystems","16","9",,"481","491",,,10.1016/0141-9331(92)90109-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44049125031&doi=10.1016%2f0141-9331%2892%2990109-7&partnerID=40&md5=6c7701befc4fe18afd5db4223ade7c68",Article,Scopus,2-s2.0-44049125031
"Tollis, Ioannis G., Tragoudas, Spyros G.","Interchanging terminals for improved channel routing",1990,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"344","347",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025692462&partnerID=40&md5=ff03789d82a4e51571a288199bbe7b88",Conference Paper,Scopus,2-s2.0-0025692462
"Leighton, Tom, Makedon, Fillia, Tragoudas, S.G.","Approximation algorithms for VLSI partition problems",1990,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"2865","2868",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025680309&partnerID=40&md5=e3a0bc25a52c4d58d1c58718c8126d03",Conference Paper,Scopus,2-s2.0-0025680309
