
*** Running vivado
    with args -log Mercury_XU5_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mercury_XU5_xbar_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Mercury_XU5_xbar_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.129 ; gain = 117.707
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Mercury_XU5_xbar_0
Command: synth_design -top Mercury_XU5_xbar_0 -part xczu2eg-sfvc784-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Device 21-403] Loading part xczu2eg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22248
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2313.691 ; gain = 328.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Mercury_XU5_xbar_0' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_xbar_0/synth/Mercury_XU5_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_arbiter_resp' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_arbiter_resp' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_router' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized0' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized0' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_router' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized1' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized1' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_crossbar' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'Mercury_XU5_xbar_0' (0#1) [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_xbar_0/synth/Mercury_XU5_xbar_0.v:53]
WARNING: [Synth 8-3301] Unused top level parameter/generic BG_WIDTH
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_27_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_27_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_27_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_27_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_28_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_28_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_28_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_28_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_28_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_28_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_28_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_28_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_28_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_28_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[15] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[14] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[13] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[12] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_28_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2559.656 ; gain = 573.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2559.656 ; gain = 573.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2559.656 ; gain = 573.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.321 . Memory (MB): peak = 2559.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_xbar_0/Mercury_XU5_xbar_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2655.773 ; gain = 0.230
Finished Parsing XDC File [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5/ip/Mercury_XU5_xbar_0/Mercury_XU5_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.runs/Mercury_XU5_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.runs/Mercury_XU5_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2655.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 2655.777 ; gain = 0.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2655.777 ; gain = 670.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2655.777 ; gain = 670.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.runs/Mercury_XU5_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2655.777 ; gain = 670.113
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 2655.777 ; gain = 670.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 38    
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	              148 Bit    Registers := 6     
	              102 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 18    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input  148 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 16    
	   2 Input   24 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 48    
	   2 Input    1 Bit        Muxes := 56    
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[15] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[14] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[13] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[12] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[15] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[14] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[13] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[12] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_28_axi_crossbar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 2655.777 ; gain = 670.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:21 . Memory (MB): peak = 2989.738 ; gain = 1004.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:35 . Memory (MB): peak = 3079.945 ; gain = 1094.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:36 . Memory (MB): peak = 3098.047 ; gain = 1112.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:41 . Memory (MB): peak = 3098.047 ; gain = 1112.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:41 . Memory (MB): peak = 3098.047 ; gain = 1112.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:41 . Memory (MB): peak = 3098.047 ; gain = 1112.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:41 . Memory (MB): peak = 3098.047 ; gain = 1112.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:42 . Memory (MB): peak = 3098.047 ; gain = 1112.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:42 . Memory (MB): peak = 3098.047 ; gain = 1112.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    28|
|2     |LUT2    |    11|
|3     |LUT3    |   339|
|4     |LUT4    |   153|
|5     |LUT5    |   153|
|6     |LUT6    |   396|
|7     |SRLC32E |     2|
|8     |FDRE    |  1335|
|9     |FDSE    |    13|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:42 . Memory (MB): peak = 3098.047 ; gain = 1112.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:30 . Memory (MB): peak = 3098.047 ; gain = 1016.262
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:42 . Memory (MB): peak = 3098.047 ; gain = 1112.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 3100.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3113.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 12fc7624
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:58 . Memory (MB): peak = 3113.652 ; gain = 2033.949
INFO: [Common 17-1381] The checkpoint 'c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.runs/Mercury_XU5_xbar_0_synth_1/Mercury_XU5_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Mercury_XU5_xbar_0, cache-ID = 5982b009225266b6
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Common 17-1381] The checkpoint 'c:/X/ME-XU5-2EG-1I-D11E/Mercury_XU5_PE1.runs/Mercury_XU5_xbar_0_synth_1/Mercury_XU5_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mercury_XU5_xbar_0_utilization_synth.rpt -pb Mercury_XU5_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 17:13:17 2024...
