{
	"cts__timing__setup__tns__pre_repair": -2412.32,
	"cts__timing__setup__ws__pre_repair": -1.1005,
	"cts__clock__skew__setup__pre_repair": 2.65919,
	"cts__clock__skew__hold__pre_repair": 0.245703,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.121076,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.206755,
	"cts__timing__drv__max_cap__pre_repair": 19,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 3446,
	"cts__timing__drv__hold_violation_count__pre_repair": 25,
	"cts__power__internal__total__pre_repair": 0.203011,
	"cts__power__switching__total__pre_repair": 0.085782,
	"cts__power__leakage__total__pre_repair": 0.0302241,
	"cts__power__total__pre_repair": 0.319017,
	"cts__design__io__pre_repair": 495,
	"cts__design__die__area__pre_repair": 2.25e+06,
	"cts__design__core__area__pre_repair": 2.06342e+06,
	"cts__design__instance__count__pre_repair": 172199,
	"cts__design__instance__area__pre_repair": 768351,
	"cts__design__instance__count__stdcell__pre_repair": 172067,
	"cts__design__instance__area__stdcell__pre_repair": 351888,
	"cts__design__instance__count__macros__pre_repair": 132,
	"cts__design__instance__area__macros__pre_repair": 416463,
	"cts__design__instance__utilization__pre_repair": 0.372369,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.21366,
	"cts__timing__setup__tns__post_repair": -2412.32,
	"cts__timing__setup__ws__post_repair": -1.1005,
	"cts__clock__skew__setup__post_repair": 2.65919,
	"cts__clock__skew__hold__post_repair": 0.245703,
	"cts__timing__drv__max_slew_limit__post_repair": 0.121076,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.206755,
	"cts__timing__drv__max_cap__post_repair": 19,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 3446,
	"cts__timing__drv__hold_violation_count__post_repair": 25,
	"cts__power__internal__total__post_repair": 0.20302,
	"cts__power__switching__total__post_repair": 0.0858032,
	"cts__power__leakage__total__post_repair": 0.0302242,
	"cts__power__total__post_repair": 0.319047,
	"cts__design__io__post_repair": 495,
	"cts__design__die__area__post_repair": 2.25e+06,
	"cts__design__core__area__post_repair": 2.06342e+06,
	"cts__design__instance__count__post_repair": 172200,
	"cts__design__instance__area__post_repair": 768355,
	"cts__design__instance__count__stdcell__post_repair": 172068,
	"cts__design__instance__area__stdcell__post_repair": 351891,
	"cts__design__instance__count__macros__post_repair": 132,
	"cts__design__instance__area__macros__post_repair": 416463,
	"cts__design__instance__utilization__post_repair": 0.37237,
	"cts__design__instance__utilization__stdcell__post_repair": 0.213662,
	"cts__design__instance__displacement__total": 4273.32,
	"cts__design__instance__displacement__mean": 0.0245,
	"cts__design__instance__displacement__max": 22.5435,
	"cts__route__wirelength__estimated": 5.3563e+06,
	"cts__design__instance__count__setup_buffer": 319,
	"cts__design__instance__count__hold_buffer": 22,
	"cts__design__instance__displacement__total": 2234.81,
	"cts__design__instance__displacement__mean": 0.0125,
	"cts__design__instance__displacement__max": 9.187,
	"cts__route__wirelength__estimated": 5.41346e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -11.7032,
	"cts__timing__setup__ws": -0.0724656,
	"cts__clock__skew__setup": 2.66552,
	"cts__clock__skew__hold": 0.246296,
	"cts__timing__drv__max_slew_limit": 0.124934,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.20662,
	"cts__timing__drv__max_cap": 19,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 333,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.203373,
	"cts__power__switching__total": 0.085844,
	"cts__power__leakage__total": 0.0303139,
	"cts__power__total": 0.319531,
	"cts__design__io": 495,
	"cts__design__die__area": 2.25e+06,
	"cts__design__core__area": 2.06342e+06,
	"cts__design__instance__count": 172541,
	"cts__design__instance__area": 770459,
	"cts__design__instance__count__stdcell": 172409,
	"cts__design__instance__area__stdcell": 353995,
	"cts__design__instance__count__macros": 132,
	"cts__design__instance__area__macros": 416463,
	"cts__design__instance__utilization": 0.37339,
	"cts__design__instance__utilization__stdcell": 0.21494
}