Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  8 18:59:13 2019
| Host         : DESKTOP-4JPPH95 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.016        0.000                      0                   98        0.169        0.000                      0                   98        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.016        0.000                      0                   98        0.169        0.000                      0                   98        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 clock_enable_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.828ns (23.707%)  route 2.665ns (76.293%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.720     5.323    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  clock_enable_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clock_enable_0/counter_reg[4]/Q
                         net (fo=3, routed)           1.114     6.893    clock_enable_0/counter_reg[4]
    SLICE_X87Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  clock_enable_0/counter[0]_i_8/O
                         net (fo=1, routed)           0.401     7.418    clock_enable_0/counter[0]_i_8_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  clock_enable_0/counter[0]_i_4/O
                         net (fo=1, routed)           0.401     7.943    clock_enable_0/counter[0]_i_4_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.067 r  clock_enable_0/counter[0]_i_1/O
                         net (fo=21, routed)          0.748     8.815    clock_enable_0/counter[0]_i_1_n_0
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.598    15.021    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[16]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X86Y72         FDRE (Setup_fdre_C_R)       -0.429    14.831    clock_enable_0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 clock_enable_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.828ns (23.707%)  route 2.665ns (76.293%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.720     5.323    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  clock_enable_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clock_enable_0/counter_reg[4]/Q
                         net (fo=3, routed)           1.114     6.893    clock_enable_0/counter_reg[4]
    SLICE_X87Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  clock_enable_0/counter[0]_i_8/O
                         net (fo=1, routed)           0.401     7.418    clock_enable_0/counter[0]_i_8_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  clock_enable_0/counter[0]_i_4/O
                         net (fo=1, routed)           0.401     7.943    clock_enable_0/counter[0]_i_4_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.067 r  clock_enable_0/counter[0]_i_1/O
                         net (fo=21, routed)          0.748     8.815    clock_enable_0/counter[0]_i_1_n_0
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.598    15.021    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[17]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X86Y72         FDRE (Setup_fdre_C_R)       -0.429    14.831    clock_enable_0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 clock_enable_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.828ns (23.707%)  route 2.665ns (76.293%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.720     5.323    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  clock_enable_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clock_enable_0/counter_reg[4]/Q
                         net (fo=3, routed)           1.114     6.893    clock_enable_0/counter_reg[4]
    SLICE_X87Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  clock_enable_0/counter[0]_i_8/O
                         net (fo=1, routed)           0.401     7.418    clock_enable_0/counter[0]_i_8_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  clock_enable_0/counter[0]_i_4/O
                         net (fo=1, routed)           0.401     7.943    clock_enable_0/counter[0]_i_4_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.067 r  clock_enable_0/counter[0]_i_1/O
                         net (fo=21, routed)          0.748     8.815    clock_enable_0/counter[0]_i_1_n_0
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.598    15.021    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[18]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X86Y72         FDRE (Setup_fdre_C_R)       -0.429    14.831    clock_enable_0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 clock_enable_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.828ns (23.707%)  route 2.665ns (76.293%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.720     5.323    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  clock_enable_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clock_enable_0/counter_reg[4]/Q
                         net (fo=3, routed)           1.114     6.893    clock_enable_0/counter_reg[4]
    SLICE_X87Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  clock_enable_0/counter[0]_i_8/O
                         net (fo=1, routed)           0.401     7.418    clock_enable_0/counter[0]_i_8_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  clock_enable_0/counter[0]_i_4/O
                         net (fo=1, routed)           0.401     7.943    clock_enable_0/counter[0]_i_4_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.067 r  clock_enable_0/counter[0]_i_1/O
                         net (fo=21, routed)          0.748     8.815    clock_enable_0/counter[0]_i_1_n_0
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.598    15.021    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[19]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X86Y72         FDRE (Setup_fdre_C_R)       -0.429    14.831    clock_enable_0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 clock_enable_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.828ns (23.739%)  route 2.660ns (76.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.720     5.323    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  clock_enable_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clock_enable_0/counter_reg[4]/Q
                         net (fo=3, routed)           1.114     6.893    clock_enable_0/counter_reg[4]
    SLICE_X87Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  clock_enable_0/counter[0]_i_8/O
                         net (fo=1, routed)           0.401     7.418    clock_enable_0/counter[0]_i_8_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  clock_enable_0/counter[0]_i_4/O
                         net (fo=1, routed)           0.401     7.943    clock_enable_0/counter[0]_i_4_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.067 r  clock_enable_0/counter[0]_i_1/O
                         net (fo=21, routed)          0.743     8.811    clock_enable_0/counter[0]_i_1_n_0
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.600    15.023    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X86Y71         FDRE (Setup_fdre_C_R)       -0.429    14.833    clock_enable_0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 clock_enable_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.828ns (23.739%)  route 2.660ns (76.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.720     5.323    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  clock_enable_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clock_enable_0/counter_reg[4]/Q
                         net (fo=3, routed)           1.114     6.893    clock_enable_0/counter_reg[4]
    SLICE_X87Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  clock_enable_0/counter[0]_i_8/O
                         net (fo=1, routed)           0.401     7.418    clock_enable_0/counter[0]_i_8_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  clock_enable_0/counter[0]_i_4/O
                         net (fo=1, routed)           0.401     7.943    clock_enable_0/counter[0]_i_4_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.067 r  clock_enable_0/counter[0]_i_1/O
                         net (fo=21, routed)          0.743     8.811    clock_enable_0/counter[0]_i_1_n_0
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.600    15.023    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X86Y71         FDRE (Setup_fdre_C_R)       -0.429    14.833    clock_enable_0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 clock_enable_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.828ns (23.739%)  route 2.660ns (76.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.720     5.323    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  clock_enable_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clock_enable_0/counter_reg[4]/Q
                         net (fo=3, routed)           1.114     6.893    clock_enable_0/counter_reg[4]
    SLICE_X87Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  clock_enable_0/counter[0]_i_8/O
                         net (fo=1, routed)           0.401     7.418    clock_enable_0/counter[0]_i_8_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  clock_enable_0/counter[0]_i_4/O
                         net (fo=1, routed)           0.401     7.943    clock_enable_0/counter[0]_i_4_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.067 r  clock_enable_0/counter[0]_i_1/O
                         net (fo=21, routed)          0.743     8.811    clock_enable_0/counter[0]_i_1_n_0
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.600    15.023    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X86Y71         FDRE (Setup_fdre_C_R)       -0.429    14.833    clock_enable_0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 clock_enable_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.828ns (23.739%)  route 2.660ns (76.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.720     5.323    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  clock_enable_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clock_enable_0/counter_reg[4]/Q
                         net (fo=3, routed)           1.114     6.893    clock_enable_0/counter_reg[4]
    SLICE_X87Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  clock_enable_0/counter[0]_i_8/O
                         net (fo=1, routed)           0.401     7.418    clock_enable_0/counter[0]_i_8_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  clock_enable_0/counter[0]_i_4/O
                         net (fo=1, routed)           0.401     7.943    clock_enable_0/counter[0]_i_4_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.067 r  clock_enable_0/counter[0]_i_1/O
                         net (fo=21, routed)          0.743     8.811    clock_enable_0/counter[0]_i_1_n_0
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.600    15.023    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X86Y71         FDRE (Setup_fdre_C_R)       -0.429    14.833    clock_enable_0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 clock_enable_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.828ns (24.382%)  route 2.568ns (75.618%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.720     5.323    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  clock_enable_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clock_enable_0/counter_reg[4]/Q
                         net (fo=3, routed)           1.114     6.893    clock_enable_0/counter_reg[4]
    SLICE_X87Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  clock_enable_0/counter[0]_i_8/O
                         net (fo=1, routed)           0.401     7.418    clock_enable_0/counter[0]_i_8_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  clock_enable_0/counter[0]_i_4/O
                         net (fo=1, routed)           0.401     7.943    clock_enable_0/counter[0]_i_4_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.067 r  clock_enable_0/counter[0]_i_1/O
                         net (fo=21, routed)          0.651     8.719    clock_enable_0/counter[0]_i_1_n_0
    SLICE_X86Y68         FDRE                                         r  clock_enable_0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.602    15.025    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  clock_enable_0/counter_reg[0]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y68         FDRE (Setup_fdre_C_R)       -0.429    14.835    clock_enable_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 clock_enable_0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.828ns (24.382%)  route 2.568ns (75.618%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.720     5.323    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  clock_enable_0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clock_enable_0/counter_reg[4]/Q
                         net (fo=3, routed)           1.114     6.893    clock_enable_0/counter_reg[4]
    SLICE_X87Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  clock_enable_0/counter[0]_i_8/O
                         net (fo=1, routed)           0.401     7.418    clock_enable_0/counter[0]_i_8_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.542 r  clock_enable_0/counter[0]_i_4/O
                         net (fo=1, routed)           0.401     7.943    clock_enable_0/counter[0]_i_4_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.067 r  clock_enable_0/counter[0]_i_1/O
                         net (fo=21, routed)          0.651     8.719    clock_enable_0/counter[0]_i_1_n_0
    SLICE_X86Y68         FDRE                                         r  clock_enable_0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.602    15.025    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  clock_enable_0/counter_reg[1]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y68         FDRE (Setup_fdre_C_R)       -0.429    14.835    clock_enable_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  6.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 get_mem_0/nine_bit_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_0/nine_bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    get_mem_0/clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  get_mem_0/nine_bit_counter_reg[6]/Q
                         net (fo=6, routed)           0.124     1.779    get_mem_0/sel0[5]
    SLICE_X84Y73         LUT4 (Prop_lut4_I1_O)        0.048     1.827 r  get_mem_0/nine_bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.827    get_mem_0/plusOp[8]
    SLICE_X84Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.028    get_mem_0/clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[8]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y73         FDRE (Hold_fdre_C_D)         0.131     1.657    get_mem_0/nine_bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 get_mem_0/nine_bit_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_0/nine_bit_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    get_mem_0/clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  get_mem_0/nine_bit_counter_reg[6]/Q
                         net (fo=6, routed)           0.124     1.779    get_mem_0/sel0[5]
    SLICE_X84Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  get_mem_0/nine_bit_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.824    get_mem_0/plusOp[7]
    SLICE_X84Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.028    get_mem_0/clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[7]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y73         FDRE (Hold_fdre_C_D)         0.121     1.647    get_mem_0/nine_bit_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 get_mem_0/nine_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_0/nine_bit_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.192ns (51.846%)  route 0.178ns (48.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.597     1.516    get_mem_0/clk_IBUF_BUFG
    SLICE_X87Y72         FDRE                                         r  get_mem_0/nine_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  get_mem_0/nine_bit_counter_reg[0]/Q
                         net (fo=24, routed)          0.178     1.836    get_mem_0/nine_bit_counter_reg_n_0_[0]
    SLICE_X87Y72         LUT5 (Prop_lut5_I3_O)        0.051     1.887 r  get_mem_0/nine_bit_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.887    get_mem_0/nine_bit_counter[4]_i_1_n_0
    SLICE_X87Y72         FDRE                                         r  get_mem_0/nine_bit_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    get_mem_0/clk_IBUF_BUFG
    SLICE_X87Y72         FDRE                                         r  get_mem_0/nine_bit_counter_reg[4]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X87Y72         FDRE (Hold_fdre_C_D)         0.107     1.623    get_mem_0/nine_bit_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 get_mem_0/nine_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_0/nine_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.053%)  route 0.178ns (48.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.597     1.516    get_mem_0/clk_IBUF_BUFG
    SLICE_X87Y72         FDRE                                         r  get_mem_0/nine_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  get_mem_0/nine_bit_counter_reg[0]/Q
                         net (fo=24, routed)          0.178     1.836    get_mem_0/nine_bit_counter_reg_n_0_[0]
    SLICE_X87Y72         LUT4 (Prop_lut4_I3_O)        0.045     1.881 r  get_mem_0/nine_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    get_mem_0/plusOp[3]
    SLICE_X87Y72         FDRE                                         r  get_mem_0/nine_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    get_mem_0/clk_IBUF_BUFG
    SLICE_X87Y72         FDRE                                         r  get_mem_0/nine_bit_counter_reg[3]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X87Y72         FDRE (Hold_fdre_C_D)         0.092     1.608    get_mem_0/nine_bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_enable_0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.598     1.517    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  clock_enable_0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clock_enable_0/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.791    clock_enable_0/counter_reg[10]
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  clock_enable_0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    clock_enable_0/counter_reg[8]_i_1_n_5
    SLICE_X86Y70         FDRE                                         r  clock_enable_0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  clock_enable_0/counter_reg[10]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X86Y70         FDRE (Hold_fdre_C_D)         0.105     1.622    clock_enable_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_enable_0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.600     1.519    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  clock_enable_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clock_enable_0/counter_reg[2]/Q
                         net (fo=3, routed)           0.134     1.794    clock_enable_0/counter_reg[2]
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  clock_enable_0/counter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.905    clock_enable_0/counter_reg[0]_i_3_n_5
    SLICE_X86Y68         FDRE                                         r  clock_enable_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.870     2.035    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  clock_enable_0/counter_reg[2]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X86Y68         FDRE (Hold_fdre_C_D)         0.105     1.624    clock_enable_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_enable_0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.597     1.516    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clock_enable_0/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     1.791    clock_enable_0/counter_reg[14]
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  clock_enable_0/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    clock_enable_0/counter_reg[12]_i_1_n_5
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.867     2.032    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  clock_enable_0/counter_reg[14]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X86Y71         FDRE (Hold_fdre_C_D)         0.105     1.621    clock_enable_0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_enable_0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable_0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.597     1.516    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clock_enable_0/counter_reg[18]/Q
                         net (fo=2, routed)           0.134     1.791    clock_enable_0/counter_reg[18]
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  clock_enable_0/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    clock_enable_0/counter_reg[16]_i_1_n_5
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    clock_enable_0/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  clock_enable_0/counter_reg[18]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X86Y72         FDRE (Hold_fdre_C_D)         0.105     1.621    clock_enable_0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 get_mem_0/nine_bit_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_0/nine_bit_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.647%)  route 0.189ns (50.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    get_mem_0/clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  get_mem_0/nine_bit_counter_reg[5]/Q
                         net (fo=6, routed)           0.189     1.843    get_mem_0/sel0[4]
    SLICE_X85Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  get_mem_0/nine_bit_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.888    get_mem_0/nine_bit_counter[5]_i_1_n_0
    SLICE_X85Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.028    get_mem_0/clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[5]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X85Y73         FDRE (Hold_fdre_C_D)         0.092     1.605    get_mem_0/nine_bit_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 get_mem_0/nine_bit_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem_0/nine_bit_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    get_mem_0/clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  get_mem_0/nine_bit_counter_reg[6]/Q
                         net (fo=6, routed)           0.189     1.844    get_mem_0/sel0[5]
    SLICE_X85Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  get_mem_0/nine_bit_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.889    get_mem_0/plusOp[6]
    SLICE_X85Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.028    get_mem_0/clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  get_mem_0/nine_bit_counter_reg[6]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X85Y73         FDRE (Hold_fdre_C_D)         0.091     1.604    get_mem_0/nine_bit_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y68    clock_enable_0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y70    clock_enable_0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y70    clock_enable_0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y71    clock_enable_0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y71    clock_enable_0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y71    clock_enable_0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y71    clock_enable_0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    clock_enable_0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    clock_enable_0/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    clock_enable_0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    clock_enable_0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clock_enable_0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clock_enable_0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clock_enable_0/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clock_enable_0/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    clock_enable_0/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    clock_enable_0/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    clock_enable_0/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    clock_enable_0/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clock_enable_0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clock_enable_0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clock_enable_0/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    clock_enable_0/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    get_mem_0/data_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    get_mem_0/data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    get_mem_0/data_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    get_mem_0/data_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    get_mem_0/data_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    get_mem_0/data_reg[1]/C



