\hypertarget{group___a_d_c_ex___common__mode}{}\doxysection{ADC Common Mode}
\label{group___a_d_c_ex___common__mode}\index{ADC Common Mode@{ADC Common Mode}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_gaac07297889e931df4083427a99211638}{ADC\+\_\+\+MODE\+\_\+\+INDEPENDENT}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_gac3ad57b1150ca7862fcc932cf19b2fb0}{ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_ga2667b75f8acb086aa6ab723466bb3f40}{ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+ALTERTRIG}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_ga8e81364b24ed3c089bb6993b48a020e9}{ADC\+\_\+\+DUALMODE\+\_\+\+INJECSIMULT}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_ga5318d363b48a4244335cdafaed0d179c}{ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_ga29697d148e4ed75c3d2adaef0f3e1385}{ADC\+\_\+\+DUALMODE\+\_\+\+INTERL}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_ga45e63dd5e2f36e62fa1b2cb9eff891ed}{ADC\+\_\+\+DUALMODE\+\_\+\+ALTERTRIG}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_gaf035650c27a3a4655c2ee42e96a277dd}{ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_ga0aea7119339e4474cfdb7f3084c6dce5}{ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+Alter\+Trig}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_ga9d5e9c416713570aeecff01f6c006b35}{ADC\+\_\+\+TRIPLEMODE\+\_\+\+INJECSIMULT}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_gaa111c2e1827ffebceb3f22deefd951db}{ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_ga7c1e457e958e4002726bb9187a5ffe22}{ADC\+\_\+\+TRIPLEMODE\+\_\+\+INTERL}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___common__mode_ga5ad65e0e5b27f2f72d4856b3651f0b8b}{ADC\+\_\+\+TRIPLEMODE\+\_\+\+ALTERTRIG}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c_ex___common__mode_ga45e63dd5e2f36e62fa1b2cb9eff891ed}\label{group___a_d_c_ex___common__mode_ga45e63dd5e2f36e62fa1b2cb9eff891ed}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_ALTERTRIG@{ADC\_DUALMODE\_ALTERTRIG}}
\index{ADC\_DUALMODE\_ALTERTRIG@{ADC\_DUALMODE\_ALTERTRIG}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_ALTERTRIG}{ADC\_DUALMODE\_ALTERTRIG}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+ALTERTRIG~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00142}{142}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_ga8e81364b24ed3c089bb6993b48a020e9}\label{group___a_d_c_ex___common__mode_ga8e81364b24ed3c089bb6993b48a020e9}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_INJECSIMULT@{ADC\_DUALMODE\_INJECSIMULT}}
\index{ADC\_DUALMODE\_INJECSIMULT@{ADC\_DUALMODE\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_INJECSIMULT}{ADC\_DUALMODE\_INJECSIMULT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+INJECSIMULT~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00139}{139}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_ga29697d148e4ed75c3d2adaef0f3e1385}\label{group___a_d_c_ex___common__mode_ga29697d148e4ed75c3d2adaef0f3e1385}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_INTERL@{ADC\_DUALMODE\_INTERL}}
\index{ADC\_DUALMODE\_INTERL@{ADC\_DUALMODE\_INTERL}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_INTERL}{ADC\_DUALMODE\_INTERL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+INTERL~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00141}{141}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_ga5318d363b48a4244335cdafaed0d179c}\label{group___a_d_c_ex___common__mode_ga5318d363b48a4244335cdafaed0d179c}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_REGSIMULT@{ADC\_DUALMODE\_REGSIMULT}}
\index{ADC\_DUALMODE\_REGSIMULT@{ADC\_DUALMODE\_REGSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_REGSIMULT}{ADC\_DUALMODE\_REGSIMULT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00140}{140}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_ga2667b75f8acb086aa6ab723466bb3f40}\label{group___a_d_c_ex___common__mode_ga2667b75f8acb086aa6ab723466bb3f40}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG@{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}}
\index{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG@{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+ALTERTRIG~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00138}{138}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_gac3ad57b1150ca7862fcc932cf19b2fb0}\label{group___a_d_c_ex___common__mode_gac3ad57b1150ca7862fcc932cf19b2fb0}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT@{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}}
\index{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT@{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DUALMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00137}{137}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_gaac07297889e931df4083427a99211638}\label{group___a_d_c_ex___common__mode_gaac07297889e931df4083427a99211638}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_MODE\_INDEPENDENT@{ADC\_MODE\_INDEPENDENT}}
\index{ADC\_MODE\_INDEPENDENT@{ADC\_MODE\_INDEPENDENT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_MODE\_INDEPENDENT}{ADC\_MODE\_INDEPENDENT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+MODE\+\_\+\+INDEPENDENT~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00136}{136}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_ga5ad65e0e5b27f2f72d4856b3651f0b8b}\label{group___a_d_c_ex___common__mode_ga5ad65e0e5b27f2f72d4856b3651f0b8b}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_ALTERTRIG@{ADC\_TRIPLEMODE\_ALTERTRIG}}
\index{ADC\_TRIPLEMODE\_ALTERTRIG@{ADC\_TRIPLEMODE\_ALTERTRIG}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_ALTERTRIG}{ADC\_TRIPLEMODE\_ALTERTRIG}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+ALTERTRIG~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00148}{148}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_ga9d5e9c416713570aeecff01f6c006b35}\label{group___a_d_c_ex___common__mode_ga9d5e9c416713570aeecff01f6c006b35}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_INJECSIMULT@{ADC\_TRIPLEMODE\_INJECSIMULT}}
\index{ADC\_TRIPLEMODE\_INJECSIMULT@{ADC\_TRIPLEMODE\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_INJECSIMULT}{ADC\_TRIPLEMODE\_INJECSIMULT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+INJECSIMULT~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00145}{145}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_ga7c1e457e958e4002726bb9187a5ffe22}\label{group___a_d_c_ex___common__mode_ga7c1e457e958e4002726bb9187a5ffe22}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_INTERL@{ADC\_TRIPLEMODE\_INTERL}}
\index{ADC\_TRIPLEMODE\_INTERL@{ADC\_TRIPLEMODE\_INTERL}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_INTERL}{ADC\_TRIPLEMODE\_INTERL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+INTERL~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00147}{147}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_gaa111c2e1827ffebceb3f22deefd951db}\label{group___a_d_c_ex___common__mode_gaa111c2e1827ffebceb3f22deefd951db}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_REGSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT}}
\index{ADC\_TRIPLEMODE\_REGSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_REGSIMULT}{ADC\_TRIPLEMODE\_REGSIMULT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00146}{146}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_ga0aea7119339e4474cfdb7f3084c6dce5}\label{group___a_d_c_ex___common__mode_ga0aea7119339e4474cfdb7f3084c6dce5}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig@{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}}
\index{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig@{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+Alter\+Trig~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00144}{144}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___a_d_c_ex___common__mode_gaf035650c27a3a4655c2ee42e96a277dd}\label{group___a_d_c_ex___common__mode_gaf035650c27a3a4655c2ee42e96a277dd}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}}
\index{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+TRIPLEMODE\+\_\+\+REGSIMULT\+\_\+\+INJECSIMULT~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32f7xx__hal__adc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

