

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'
================================================================
* Date:           Tue Jul  4 23:41:12 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.280 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       22|       22| 0.110 us | 0.110 us |    5|    5| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1197|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|    1354|   1246|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    297|    -|
|Register         |        0|      -|    1390|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     10|    2744|   2932|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      4|       2|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_mul_17ns_18s_26_2_1_U335                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |myproject_axi_mul_17ns_18s_26_2_1_U336                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |myproject_axi_mul_17ns_18s_26_2_1_U337                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |myproject_axi_mul_17ns_18s_26_2_1_U338                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |myproject_axi_mul_17ns_18s_26_2_1_U339                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |myproject_axi_mul_17ns_18s_26_2_1_U340                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |myproject_axi_mul_17ns_18s_26_2_1_U341                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |myproject_axi_mul_17ns_18s_26_2_1_U342                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |myproject_axi_mul_17ns_18s_26_2_1_U343                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |myproject_axi_mul_17ns_18s_26_2_1_U344                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  302|  613|    0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  302|  613|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                 |                                                           |        0|     10| 1354| 1246|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table3_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo  |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table4_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln746_fu_1939_p2              |     +    |      0|  0|  24|          17|          17|
    |p_Val2_22_fu_1861_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_25_fu_1933_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_29_fu_1982_p2              |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_1968_p2                |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_1847_p2                  |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_927_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_982_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_1037_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_1092_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_5_fu_1147_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_6_fu_1202_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_7_fu_1257_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_8_fu_1312_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_9_fu_1367_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_872_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_955_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_1010_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_1065_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_1120_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_1175_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1230_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1285_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1340_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1395_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_900_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op34          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op386         |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_2001_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1879_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_775_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_797_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_779_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_783_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_821_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_835_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_845_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_854_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_771_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1897_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_2019_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_973_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_1028_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_1083_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_1138_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1193_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1248_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1303_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1358_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1413_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_918_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_26_fu_1919_p3              |  select  |      0|  0|  18|           1|          18|
    |p_Val2_27_fu_1951_p3              |  select  |      0|  0|  17|           1|           2|
    |select_ln340_10_fu_1599_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_12_fu_1633_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_14_fu_1667_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_16_fu_1701_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_18_fu_1735_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_20_fu_1903_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_22_fu_2035_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_1463_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_1497_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_1531_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_1565_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_1429_p3           |  select  |      0|  0|  10|           1|           9|
    |select_ln388_10_fu_1911_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_11_fu_2043_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_1_fu_1471_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_1505_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_1539_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_1573_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_1607_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_6_fu_1641_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_7_fu_1675_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_8_fu_1709_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_9_fu_1743_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_1437_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_792_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_2_fu_803_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_811_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_4_fu_816_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_5_fu_827_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_6_fu_839_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_7_fu_849_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_787_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_859_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_10_fu_2051_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_1_fu_1479_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_1513_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_1547_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_1581_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_1615_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_6_fu_1649_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_7_fu_1683_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_8_fu_1717_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_9_fu_1751_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_1445_p3                    |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_906_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_961_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_12_fu_1016_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_1071_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_1126_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_1181_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_1236_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_1291_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_1346_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_1401_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_967_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_20_fu_1885_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_21_fu_1891_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_22_fu_2007_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_23_fu_2013_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_1022_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_1077_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_1132_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_1187_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_1242_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_1297_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1352_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1407_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_912_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_1873_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_1995_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_949_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_1004_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_1059_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1114_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1169_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1224_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1279_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1334_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_1389_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_894_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1197|         535|        1044|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |exp_table3_address0      |  33|          6|   10|         60|
    |exp_table3_address1      |  33|          6|   10|         60|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 297|         62|   43|        170|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |data_array_0_V_reg_2286               |  16|   0|   16|          0|
    |data_array_1_V_reg_2293               |  16|   0|   16|          0|
    |data_array_2_V_reg_2300               |  16|   0|   16|          0|
    |data_array_3_V_reg_2307               |  16|   0|   16|          0|
    |data_array_4_V_reg_2314               |  16|   0|   16|          0|
    |data_array_5_V_reg_2321               |  16|   0|   16|          0|
    |data_array_6_V_reg_2328               |  16|   0|   16|          0|
    |data_array_7_V_reg_2335               |  16|   0|   16|          0|
    |data_array_8_V_reg_2342               |  16|   0|   16|          0|
    |data_array_9_V_reg_2349               |  16|   0|   16|          0|
    |exp_res_0_V_1_reg_2464                |  17|   0|   17|          0|
    |exp_res_0_V_fu_128                    |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2470                |  17|   0|   17|          0|
    |exp_res_1_V_fu_132                    |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2486                |  17|   0|   17|          0|
    |exp_res_2_V_fu_136                    |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2492                |  17|   0|   17|          0|
    |exp_res_3_V_fu_140                    |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2508                |  17|   0|   17|          0|
    |exp_res_4_V_fu_144                    |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2514                |  17|   0|   17|          0|
    |exp_res_5_V_fu_148                    |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2530                |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2530_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_6_V_fu_152                    |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2536                |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2536_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_7_V_fu_156                    |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2552                |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2552_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_8_V_fu_160                    |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2559                |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2559_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_9_V_fu_164                    |  17|   0|   17|          0|
    |icmp_ln1496_1_reg_2361                |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_2366                |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_2371                |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_2394                |   1|   0|    1|          0|
    |icmp_ln1496_reg_2356                  |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_2600                |  18|   0|   18|          0|
    |p_Val2_19_reg_2566                    |  18|   0|   18|          0|
    |p_Val2_1_reg_2572                     |  18|   0|   18|          0|
    |p_Val2_26_reg_2578                    |  18|   0|   18|          0|
    |p_Val2_27_reg_2584                    |  17|   0|   17|          0|
    |select_ln65_2_reg_2376                |  16|   0|   16|          0|
    |select_ln65_5_reg_2382                |  16|   0|   16|          0|
    |select_ln65_6_reg_2388                |  16|   0|   16|          0|
    |tmp_data_0_V_reg_2669                 |  16|   0|   16|          0|
    |tmp_data_1_V_reg_2674                 |  16|   0|   16|          0|
    |tmp_data_2_V_reg_2679                 |  16|   0|   16|          0|
    |tmp_data_3_V_reg_2684                 |  16|   0|   16|          0|
    |tmp_data_4_V_reg_2689                 |  16|   0|   16|          0|
    |tmp_data_5_V_reg_2694                 |  16|   0|   16|          0|
    |tmp_data_6_V_reg_2699                 |  16|   0|   16|          0|
    |tmp_data_7_V_reg_2704                 |  16|   0|   16|          0|
    |tmp_data_8_V_reg_2709                 |  16|   0|   16|          0|
    |tmp_data_9_V_reg_2714                 |  16|   0|   16|          0|
    |x_max_V_reg_2399                      |  16|   0|   16|          0|
    |y_V_10_reg_2590                       |  10|   0|   10|          0|
    |y_V_1_reg_2409                        |  10|   0|   10|          0|
    |y_V_2_reg_2414                        |  10|   0|   10|          0|
    |y_V_3_reg_2419                        |  10|   0|   10|          0|
    |y_V_4_reg_2424                        |  10|   0|   10|          0|
    |y_V_5_reg_2429                        |  10|   0|   10|          0|
    |y_V_6_reg_2434                        |  10|   0|   10|          0|
    |y_V_7_reg_2439                        |  10|   0|   10|          0|
    |y_V_8_reg_2444                        |  10|   0|   10|          0|
    |y_V_9_reg_2449                        |  10|   0|   10|          0|
    |y_V_reg_2404                          |  10|   0|   10|          0|
    |exp_res_0_V_1_reg_2464                |  64|  32|   17|          0|
    |exp_res_1_V_1_reg_2470                |  64|  32|   17|          0|
    |exp_res_2_V_1_reg_2486                |  64|  32|   17|          0|
    |exp_res_3_V_1_reg_2492                |  64|  32|   17|          0|
    |exp_res_4_V_1_reg_2508                |  64|  32|   17|          0|
    |exp_res_5_V_1_reg_2514                |  64|  32|   17|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1390| 192| 1108|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_4_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_5_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_6_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_7_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_8_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_9_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|res_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|res_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|res_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|res_V_data_3_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|res_V_data_4_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|res_V_data_5_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|res_V_data_6_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|res_V_data_7_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|res_V_data_8_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|res_V_data_9_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din       | out |   16|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din       | out |   16|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

