# SystemSynthesisAndDesign
Single pipline microprocessor verilog code along with synthesized working versions of the code ( noted by _SYN).
