// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_fiZ_H__
#define __predict_ensemble_fiZ_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_fiZ_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_fiZ_ram) {
        ram[0] = "0b00111101100110001001110101101011";
        ram[1] = "0b00111111000101011101000000110001";
        ram[2] = "0b00111111011100111000001100000110";
        ram[3] = "0b00111101011011010111010000001100";
        ram[4] = "0b10111101110010111001101010011110";
        ram[5] = "0b00111110000001101011011101100111";
        ram[6] = "0b00111101111111000100010000111001";
        ram[7] = "0b00111010100000100010011110001101";
        ram[8] = "0b00111110100100101011001110001001";
        ram[9] = "0b00111110101100111010000111010011";
        ram[10] = "0b00111110010100101111001010110110";
        ram[11] = "0b10111101101011011010101000001101";
        ram[12] = "0b10111101001010011001111010010101";
        ram[13] = "0b10111100101010101100101110000110";
        ram[14] = "0b00111110010110001110101000111010";
        ram[15] = "0b00111110110000111011100111110001";
        ram[16] = "0b00111101011101100011101100100101";
        ram[17] = "0b00111110001100111101010011110001";
        ram[18] = "0b00111101111110001010010000111100";
        ram[19] = "0b10111100010001000000100011011001";
        ram[20] = "0b10111101101101100000110001111100";
        ram[21] = "0b00111110110101000011010100100110";
        ram[22] = "0b00111101100011000111110110100010";
        ram[23] = "0b10111100100111100110011010001000";
        ram[24] = "0b00111111000100010011111010100011";
        ram[25] = "0b10111101000010000100110001101010";
        ram[26] = "0b00111101001011000010100010110011";
        ram[27] = "0b10111110000101100011100100001101";
        ram[28] = "0b00111101101001100111001110000010";
        ram[29] = "0b00111101011010000011100100000100";
        ram[30] = "0b00111100010110101101001100100000";
        ram[31] = "0b10111100010010010001110100010101";
        ram[32] = "0b00111110101101010000100011010101";
        ram[33] = "0b00111110000111110010100011001000";
        ram[34] = "0b00111101110010101110100111101110";
        ram[35] = "0b00111110000111111010101100010001";
        ram[36] = "0b00111101100010011101110101111111";
        ram[37] = "0b00111111000101100001010111111101";
        ram[38] = "0b00111101111011000010101111011000";
        ram[39] = "0b10111101110011010101011010110000";
        ram[40] = "0b10111010011001100010100110010101";
        ram[41] = "0b00111101111000000100000001111101";
        ram[42] = "0b00111101111110001001101001000110";
        ram[43] = "0b10111100010000010001101000010001";
        ram[44] = "0b00111101111101100001000100110100";
        ram[45] = "0b10111101100011111010110111110011";
        ram[46] = "0b00111111011110000111011001111101";
        ram[47] = "0b00111110101111000001011000010110";
        ram[48] = "0b00111101011110101001010010111100";
        ram[49] = "0b00111111010011110110110001011001";
        ram[50] = "0b00111110101100100100011011100001";
        ram[51] = "0b00111111011010100101011010111101";
        ram[52] = "0b10111101101100000111011011000000";
        ram[53] = "0b00111111010011001110101111011101";
        ram[54] = "0b00111110000000011011100110110110";
        ram[55] = "0b00111111001100011010111100111010";
        ram[56] = "0b10111101101100101011000010100111";
        ram[57] = "0b00111111001101000010110001011110";
        ram[58] = "0b00111111000000101101111011101100";
        ram[59] = "0b00111101100001010111100001100000";
        ram[60] = "0b00111110000001100100010001010010";
        ram[61] = "0b00111111000010101100101000100101";
        ram[62] = "0b10111101011111111001110001100011";
        ram[63] = "0b00111101010000000100101001110011";
        ram[64] = "0b00111101101111010101000000100010";
        ram[65] = "0b10111011111000011100010110000010";
        ram[66] = "0b00111101000000000010100011100101";
        ram[67] = "0b10111101011110110101110100000011";
        ram[68] = "0b00111110101110101000100011110000";
        ram[69] = "0b00111110101110011101011111011100";
        ram[70] = "0b00111101001110010001011000000001";
        ram[71] = "0b00111110010111100100001110101010";
        ram[72] = "0b00111110110011001000001000111000";
        ram[73] = "0b10111101011101001110000100011110";
        ram[74] = "0b00111110110010101110011000100001";
        ram[75] = "0b10111100001101001010011001100101";
        ram[76] = "0b10111101100110011100111110011010";
        ram[77] = "0b00111101010110100110110001011101";
        ram[78] = "0b00111111000111010000111011101101";
        ram[79] = "0b00111110111111100110100010100001";
        ram[80] = "0b00111111011010100011010100101111";
        ram[81] = "0b00111110111000000111010000000000";
        ram[82] = "0b00111111000101000000110100011011";
        ram[83] = "0b00111110100111100110001100100000";
        ram[84] = "0b10111101011100111110110011001100";
        ram[85] = "0b00111111010110111001011110011010";
        ram[86] = "0b00111110110111000001101110010111";
        ram[87] = "0b00111111000000101001100011011101";
        ram[88] = "0b00111111000000101000111011110111";
        ram[89] = "0b00111101100001100111100011000000";
        ram[90] = "0b00111011111011001001010111000000";
        ram[91] = "0b00111101011001100000100000000111";
        ram[92] = "0b00111101000111101110011001110101";
        ram[93] = "0b00111101100110110000101000101101";
        ram[94] = "0b00111100110100010011100101000011";
        ram[95] = "0b10111100111100000001100101101110";
        ram[96] = "0b00111011101000010101100110000001";
        ram[97] = "0b00111110101111111111111101111010";
        ram[98] = "0b00111111000011110111110001000110";
        ram[99] = "0b00111110111111011110000111100011";
        ram[100] = "0b00111110100010001011101000011111";
        ram[101] = "0b00111100111010101011011110011001";
        ram[102] = "0b00111110011111101010100101100001";
        ram[103] = "0b00111110011101010111000010000010";
        ram[104] = "0b00111111000000111010111011101111";
        ram[105] = "0b10111101001000011101011001001001";
        ram[106] = "0b00111100101010000101101010010010";
        ram[107] = "0b00111110110000011100101000011001";
        ram[108] = "0b10111101101111011110101001000110";
        ram[109] = "0b10111101000000000101110001000110";
        ram[110] = "0b00111111001011101010010000110011";
        ram[111] = "0b00111110001011011011110100110000";
        ram[112] = "0b00111110010111100100110101011110";
        ram[113] = "0b00111101000100110100101011001011";
        ram[114] = "0b00111111001100000000000000000000";
        ram[115] = "0b00111100110001011111111000010001";
        ram[116] = "0b00111101001111100101001000010101";
        ram[117] = "0b00111110011110101010011111011111";
        ram[118] = "0b00111110111011011111110111110000";
        ram[119] = "0b00111110110110100010111001111111";
        ram[120] = "0b00111110000110101011010010110111";
        ram[121] = "0b10111011011101001000001111001011";
        ram[122] = "0b00111110111100110111110110000101";
        ram[123] = "0b00111110100010110100000101111101";
        ram[124] = "0b00111100000010010101010010101000";
        ram[125] = "0b00111110101000101010011111011111";
        ram[126] = "0b00111100101010001011011011011000";
        ram[127] = "0b00111110100001011100000000010010";
        ram[128] = "0b10111101100110011100001110001011";
        ram[129] = "0b00111110101110001001110011100101";
        ram[130] = "0b10111100010110111100101010010111";
        ram[131] = "0b00111110110000010100001101111100";
        ram[132] = "0b00111110111001111001001010001110";
        ram[133] = "0b00111101000100000001010111000010";
        ram[134] = "0b00111111011101100001100010001011";
        ram[135] = "0b10111101011101001110001000101010";
        ram[136] = "0b10111100110111000011110111101110";
        ram[137] = "0b00111011001111011111110100100110";
        ram[138] = "0b10111100111011100110011101010001";
        ram[139] = "0b10111100100001110100110010010000";
        ram[140] = "0b00111100001100000100111011101000";
        ram[141] = "0b00111011111011011010001000101111";
        ram[142] = "0b00111110100100010110000110000000";
        ram[143] = "0b00111101001111111000011101101010";
        ram[144] = "0b00111100001101110011000010000011";
        ram[145] = "0b00111111000010011001101011101001";
        ram[146] = "0b00111110100010010101011110001010";
        ram[147] = "0b00111100011001111101000100110101";
        ram[148] = "0b00111101010010001100110001010111";
        ram[149] = "0b00111111001100110011011001001000";
        ram[150] = "0b00111101000100010010110010101110";
        ram[151] = "0b10111101010100001110001101000111";
        ram[152] = "0b10111011011011101011111101100110";
        ram[153] = "0b10111101000000111111001111100000";
        ram[154] = "0b00111011110101001110110100101101";
        ram[155] = "0b10111100100000000100001100011100";
        ram[156] = "0b00111110101000111010110100011001";
        ram[157] = "0b00111111000001110000111101011010";
        ram[158] = "0b00111111010000010000001001111001";
        ram[159] = "0b00111101011000010010000011100010";
        ram[160] = "0b00111110111000101110000000111011";
        ram[161] = "0b00111110010011011110001100110010";
        ram[162] = "0b00111111000011000001001011001111";
        ram[163] = "0b00111111001110010100101000101100";
        ram[164] = "0b00111111010000010001010010110001";
        ram[165] = "0b00111101000101010000110110101110";
        ram[166] = "0b10111010111001101111001011101001";
        ram[167] = "0b00111010111110111110101110011110";
        ram[168] = "0b00111110100110111011111011001011";
        ram[169] = "0b00111100111011011111111001110110";
        ram[170] = "0b00111111010000011011010010001001";
        ram[171] = "0b00111011101101001011011100101100";
        ram[172] = "0b00111101011000001000111000010101";
        ram[173] = "0b10111100110111000101010100000000";
        ram[174] = "0b00111110111001101010110000000000";
        ram[175] = "0b10111100011000010010111010000100";
        ram[176] = "0b00111111000001100111010011010001";
        ram[177] = "0b00111111000111001001110100010111";
        ram[178] = "0b10111101000010100110010000111101";
        ram[179] = "0b00111110001010010101110001000010";
        ram[180] = "0b00111111011010010110100101101110";
        ram[181] = "0b10111101100001010111011101010011";
        ram[182] = "0b00111111000110110011011110101000";
        ram[183] = "0b10111100001101111001000011111011";
        ram[184] = "0b00111100011001101011100000110000";
        ram[185] = "0b10111100111010101110100111101110";
        ram[186] = "0b00111111011011000010100010100010";
        ram[187] = "0b00111100111010011100111011010001";
        ram[188] = "0b00111011111101011010000100000001";
        ram[189] = "0b10111100100000101110001000110011";
        ram[190] = "0b10111101000000111110010000100110";
        ram[191] = "0b00111011111001110011011000000101";
        ram[192] = "0b10111011011100110110011010010101";
        ram[193] = "0b00000000000000000000000000000000";
        ram[194] = "0b00000000000000000000000000000000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_fiZ) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_fiZ_ram* meminst;


SC_CTOR(predict_ensemble_fiZ) {
meminst = new predict_ensemble_fiZ_ram("predict_ensemble_fiZ_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_fiZ() {
    delete meminst;
}


};//endmodule
#endif
