Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_xeng_core.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "xeng_core.ngc"
Output Format                      : NGC
Target Device                      : xc6vsx475t-1ff1759

---- Source Options
Entity Name                        : xeng_core
Top Module Name                    : xeng_core
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" into library work
Parsing entity <cntr_11_0_6a79e2c90664744f>.
Parsing architecture <cntr_11_0_6a79e2c90664744f_a> of entity <cntr_11_0_6a79e2c90664744f>.
Parsing entity <cntr_11_0_5f22a153812a8bc9>.
Parsing architecture <cntr_11_0_5f22a153812a8bc9_a> of entity <cntr_11_0_5f22a153812a8bc9>.
Parsing entity <mult_11_2_d5ff2753429af9d0>.
Parsing architecture <mult_11_2_d5ff2753429af9d0_a> of entity <mult_11_2_d5ff2753429af9d0>.
Parsing entity <cntr_11_0_1f06b71632254894>.
Parsing architecture <cntr_11_0_1f06b71632254894_a> of entity <cntr_11_0_1f06b71632254894>.
Parsing entity <cntr_11_0_601fed0ddd9eff6a>.
Parsing architecture <cntr_11_0_601fed0ddd9eff6a_a> of entity <cntr_11_0_601fed0ddd9eff6a>.
Parsing entity <cntr_11_0_62790f857e3f8294>.
Parsing architecture <cntr_11_0_62790f857e3f8294_a> of entity <cntr_11_0_62790f857e3f8294>.
Parsing entity <cntr_11_0_54ae29da2816c092>.
Parsing architecture <cntr_11_0_54ae29da2816c092_a> of entity <cntr_11_0_54ae29da2816c092>.
Parsing entity <bmg_72_bf890e4806a4306d>.
Parsing architecture <bmg_72_bf890e4806a4306d_a> of entity <bmg_72_bf890e4806a4306d>.
Parsing entity <mult_11_2_8b0c6cbba9b2df30>.
Parsing architecture <mult_11_2_8b0c6cbba9b2df30_a> of entity <mult_11_2_8b0c6cbba9b2df30>.
Parsing entity <cntr_11_0_66aa4524955422eb>.
Parsing architecture <cntr_11_0_66aa4524955422eb_a> of entity <cntr_11_0_66aa4524955422eb>.
Parsing entity <bmg_72_4fcfcc7deb4cdf86>.
Parsing architecture <bmg_72_4fcfcc7deb4cdf86_a> of entity <bmg_72_4fcfcc7deb4cdf86>.
Parsing entity <bmg_72_24d0754b1ef55a90>.
Parsing architecture <bmg_72_24d0754b1ef55a90_a> of entity <bmg_72_24d0754b1ef55a90>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <xlcounter_limit_xeng_core>.
Parsing architecture <behavior> of entity <xlcounter_limit_xeng_core>.
Parsing entity <xlspram_xeng_core>.
Parsing architecture <behavior> of entity <xlspram_xeng_core>.
Parsing entity <accum_5cd25528af>.
Parsing architecture <behavior> of entity <accum_5cd25528af>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <delay_0341f7be44>.
Parsing architecture <behavior> of entity <delay_0341f7be44>.
Parsing entity <mux_0aaa3afba6>.
Parsing architecture <behavior> of entity <mux_0aaa3afba6>.
Parsing entity <reinterpret_520edef059>.
Parsing architecture <behavior> of entity <reinterpret_520edef059>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <reinterpret_151459306d>.
Parsing architecture <behavior> of entity <reinterpret_151459306d>.
Parsing entity <xlmult_xeng_core>.
Parsing architecture <behavior> of entity <xlmult_xeng_core>.
Parsing entity <addsub_5a117bfeae>.
Parsing architecture <behavior> of entity <addsub_5a117bfeae>.
Parsing entity <addsub_407908e668>.
Parsing architecture <behavior> of entity <addsub_407908e668>.
Parsing entity <concat_a369e00c6b>.
Parsing architecture <behavior> of entity <concat_a369e00c6b>.
Parsing entity <reinterpret_7025463ea8>.
Parsing architecture <behavior> of entity <reinterpret_7025463ea8>.
Parsing entity <constant_7244cd602b>.
Parsing architecture <behavior> of entity <constant_7244cd602b>.
Parsing entity <delay_e18fb31a3d>.
Parsing architecture <behavior> of entity <delay_e18fb31a3d>.
Parsing entity <relational_924e250c23>.
Parsing architecture <behavior> of entity <relational_924e250c23>.
Parsing entity <mux_ea282058e1>.
Parsing architecture <behavior> of entity <mux_ea282058e1>.
Parsing entity <concat_b11ec1c0d4>.
Parsing architecture <behavior> of entity <concat_b11ec1c0d4>.
Parsing entity <constant_b437b02512>.
Parsing architecture <behavior> of entity <constant_b437b02512>.
Parsing entity <constant_91ef1678ca>.
Parsing architecture <behavior> of entity <constant_91ef1678ca>.
Parsing entity <constant_91a728e105>.
Parsing architecture <behavior> of entity <constant_91a728e105>.
Parsing entity <xlcounter_free_xeng_core>.
Parsing architecture <behavior> of entity <xlcounter_free_xeng_core>.
Parsing entity <logical_aacf6e1b0e>.
Parsing architecture <behavior> of entity <logical_aacf6e1b0e>.
Parsing entity <mux_1bef4ba0e4>.
Parsing architecture <behavior> of entity <mux_1bef4ba0e4>.
Parsing entity <relational_54048c8b02>.
Parsing architecture <behavior> of entity <relational_54048c8b02>.
Parsing entity <relational_16235eb2bf>.
Parsing architecture <behavior> of entity <relational_16235eb2bf>.
Parsing entity <constant_e68a6622a6>.
Parsing architecture <behavior> of entity <constant_e68a6622a6>.
Parsing entity <delay_9f02caa990>.
Parsing architecture <behavior> of entity <delay_9f02caa990>.
Parsing entity <delay_4246ea65a9>.
Parsing architecture <behavior> of entity <delay_4246ea65a9>.
Parsing entity <mux_bfb8dadb36>.
Parsing architecture <behavior> of entity <mux_bfb8dadb36>.
Parsing entity <relational_82fb466a8b>.
Parsing architecture <behavior> of entity <relational_82fb466a8b>.
Parsing entity <constant_4a391b9a0e>.
Parsing architecture <behavior> of entity <constant_4a391b9a0e>.
Parsing entity <constant_29632bca4b>.
Parsing architecture <behavior> of entity <constant_29632bca4b>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <relational_1ece0ee16d>.
Parsing architecture <behavior> of entity <relational_1ece0ee16d>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <inverter_e5b38cca3b>.
Parsing architecture <behavior> of entity <inverter_e5b38cca3b>.
Parsing entity <logical_80f90b97d0>.
Parsing architecture <behavior> of entity <logical_80f90b97d0>.
Parsing entity <logical_dfe2dded7f>.
Parsing architecture <behavior> of entity <logical_dfe2dded7f>.
Parsing entity <constant_6bd4aafe24>.
Parsing architecture <behavior> of entity <constant_6bd4aafe24>.
Parsing entity <constant_bc23896e85>.
Parsing architecture <behavior> of entity <constant_bc23896e85>.
Parsing entity <constant_a629aefb53>.
Parsing architecture <behavior> of entity <constant_a629aefb53>.
Parsing entity <relational_d9630206ff>.
Parsing architecture <behavior> of entity <relational_d9630206ff>.
Parsing entity <relational_d36e866ee7>.
Parsing architecture <behavior> of entity <relational_d36e866ee7>.
Parsing entity <constant_523908e9ca>.
Parsing architecture <behavior> of entity <constant_523908e9ca>.
Parsing entity <logical_6cb8f0ce02>.
Parsing architecture <behavior> of entity <logical_6cb8f0ce02>.
Parsing entity <relational_011282df9a>.
Parsing architecture <behavior> of entity <relational_011282df9a>.
Parsing entity <addsub_11e3ca3fda>.
Parsing architecture <behavior> of entity <addsub_11e3ca3fda>.
Parsing entity <constant_e8ddc079e9>.
Parsing architecture <behavior> of entity <constant_e8ddc079e9>.
Parsing entity <constant_cda50df78a>.
Parsing architecture <behavior> of entity <constant_cda50df78a>.
Parsing entity <delay_ee0f706095>.
Parsing architecture <behavior> of entity <delay_ee0f706095>.
Parsing entity <mux_f9c0f11a18>.
Parsing architecture <behavior> of entity <mux_f9c0f11a18>.
Parsing entity <relational_5f1eb17108>.
Parsing architecture <behavior> of entity <relational_5f1eb17108>.
Parsing entity <relational_31bac01fa1>.
Parsing architecture <behavior> of entity <relational_31bac01fa1>.
Parsing entity <relational_fbc16d060d>.
Parsing architecture <behavior> of entity <relational_fbc16d060d>.
Parsing entity <relational_367321bc0c>.
Parsing architecture <behavior> of entity <relational_367321bc0c>.
Parsing entity <negate_9dcff15edc>.
Parsing architecture <behavior> of entity <negate_9dcff15edc>.
Parsing entity <mux_3d1356b6d9>.
Parsing architecture <behavior> of entity <mux_3d1356b6d9>.
Parsing entity <concat_c3b39c59b5>.
Parsing architecture <behavior> of entity <concat_c3b39c59b5>.
Parsing entity <constant_963ed6358a>.
Parsing architecture <behavior> of entity <constant_963ed6358a>.
Parsing entity <constant_37567836aa>.
Parsing architecture <behavior> of entity <constant_37567836aa>.
Parsing entity <xldpram_xeng_core>.
Parsing architecture <behavior> of entity <xldpram_xeng_core>.
Parsing entity <logical_799f62af22>.
Parsing architecture <behavior> of entity <logical_799f62af22>.
Parsing entity <constant_8ebf457a98>.
Parsing architecture <behavior> of entity <constant_8ebf457a98>.
Parsing entity <delay_d8eaaced1c>.
Parsing architecture <behavior> of entity <delay_d8eaaced1c>.
Parsing entity <delay_entity_4e3b3b3964>.
Parsing architecture <structural> of entity <delay_entity_4e3b3b3964>.
Parsing entity <acc_entity_4cde1819cd>.
Parsing architecture <structural> of entity <acc_entity_4cde1819cd>.
Parsing entity <c_to_ri_entity_6b1d5b21e2>.
Parsing architecture <structural> of entity <c_to_ri_entity_6b1d5b21e2>.
Parsing entity <c_to_ri2_entity_ccdd60bf3a>.
Parsing architecture <structural> of entity <c_to_ri2_entity_ccdd60bf3a>.
Parsing entity <cmult_entity_1c988b6405>.
Parsing architecture <structural> of entity <cmult_entity_1c988b6405>.
Parsing entity <ri_to_c_entity_3b4fd602ca>.
Parsing architecture <structural> of entity <ri_to_c_entity_3b4fd602ca>.
Parsing entity <cmac1_entity_1a26249f89>.
Parsing architecture <structural> of entity <cmac1_entity_1a26249f89>.
Parsing entity <acc1_entity_19ef58b952>.
Parsing architecture <structural> of entity <acc1_entity_19ef58b952>.
Parsing entity <cmac4_entity_32a9181772>.
Parsing architecture <structural> of entity <cmac4_entity_32a9181772>.
Parsing entity <dual_pol_cmac_entity_5795c3b2e9>.
Parsing architecture <structural> of entity <dual_pol_cmac_entity_5795c3b2e9>.
Parsing entity <sync_delay_entity_d2df53d6ac>.
Parsing architecture <structural> of entity <sync_delay_entity_d2df53d6ac>.
Parsing entity <auto_tap_entity_318fc556a4>.
Parsing architecture <structural> of entity <auto_tap_entity_318fc556a4>.
Parsing entity <delay_entity_f72d30b8e2>.
Parsing architecture <structural> of entity <delay_entity_f72d30b8e2>.
Parsing entity <acc1_entity_7f83fb42d5>.
Parsing architecture <structural> of entity <acc1_entity_7f83fb42d5>.
Parsing entity <cmac4_entity_187cd21170>.
Parsing architecture <structural> of entity <cmac4_entity_187cd21170>.
Parsing entity <dual_pol_cmac_entity_ad0a7534e2>.
Parsing architecture <structural> of entity <dual_pol_cmac_entity_ad0a7534e2>.
Parsing entity <baseline_tap1_entity_baa0991c5c>.
Parsing architecture <structural> of entity <baseline_tap1_entity_baa0991c5c>.
Parsing entity <delay_entity_4fda5b1e75>.
Parsing architecture <structural> of entity <delay_entity_4fda5b1e75>.
Parsing entity <cmult_entity_50ec7f13e0>.
Parsing architecture <structural> of entity <cmult_entity_50ec7f13e0>.
Parsing entity <cmac1_entity_cc5576754f>.
Parsing architecture <structural> of entity <cmac1_entity_cc5576754f>.
Parsing entity <cmac4_entity_14acbdae34>.
Parsing architecture <structural> of entity <cmac4_entity_14acbdae34>.
Parsing entity <dual_pol_cmac_entity_11554f16bb>.
Parsing architecture <structural> of entity <dual_pol_cmac_entity_11554f16bb>.
Parsing entity <baseline_tap2_entity_6561d79cef>.
Parsing architecture <structural> of entity <baseline_tap2_entity_6561d79cef>.
Parsing entity <sample_and_hold1_entity_b8808b16da>.
Parsing architecture <structural> of entity <sample_and_hold1_entity_b8808b16da>.
Parsing entity <negedge_entity_ed322263e1>.
Parsing architecture <structural> of entity <negedge_entity_ed322263e1>.
Parsing entity <posedge3_entity_a4e1fea13d>.
Parsing architecture <structural> of entity <posedge3_entity_a4e1fea13d>.
Parsing entity <sync_delay_entity_3cdc0d2235>.
Parsing architecture <structural> of entity <sync_delay_entity_3cdc0d2235>.
Parsing entity <window_delay_entity_2ef0c6e20c>.
Parsing architecture <structural> of entity <window_delay_entity_2ef0c6e20c>.
Parsing entity <read_ctrl_entity_080ae06468>.
Parsing architecture <structural> of entity <read_ctrl_entity_080ae06468>.
Parsing entity <negedge_delay_entity_df62897139>.
Parsing architecture <structural> of entity <negedge_delay_entity_df62897139>.
Parsing entity <repack1_entity_9aa102c7d5>.
Parsing architecture <structural> of entity <repack1_entity_9aa102c7d5>.
Parsing entity <unpack1_entity_a96cae87a9>.
Parsing architecture <structural> of entity <unpack1_entity_a96cae87a9>.
Parsing entity <write_ctrl_entity_f9c1c65ceb>.
Parsing architecture <structural> of entity <write_ctrl_entity_f9c1c65ceb>.
Parsing entity <x_cast_entity_829787ca26>.
Parsing architecture <structural> of entity <x_cast_entity_829787ca26>.
Parsing entity <xeng_descramble_4ant_entity_bbf3354a2d>.
Parsing architecture <structural> of entity <xeng_descramble_4ant_entity_bbf3354a2d>.
Parsing entity <xeng_entity_15b0320748>.
Parsing architecture <structural> of entity <xeng_entity_15b0320748>.
Parsing entity <xeng_core>.
Parsing architecture <structural> of entity <xeng_core>.
Parsing VHDL file "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <default_clock_driver_xeng_core>.
Parsing architecture <structural> of entity <default_clock_driver_xeng_core>.
Parsing entity <xeng_core_cw>.
Parsing architecture <structural> of entity <xeng_core_cw>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <xeng_core> (architecture <structural>) from library <work>.

Elaborating entity <xeng_entity_15b0320748> (architecture <structural>) from library <work>.

Elaborating entity <auto_tap_entity_318fc556a4> (architecture <structural>) from library <work>.

Elaborating entity <delay_entity_4e3b3b3964> (architecture <structural>) from library <work>.

Elaborating entity <constant_6293007044> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_limit_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_6a79e2c90664744f> (architecture <>) from library <work>.

Elaborating entity <xlspram_xeng_core> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 3587: Assignment to sinit ignored, since the identifier is never used

Elaborating entity <bmg_72_bf890e4806a4306d> (architecture <>) from library <work>.

Elaborating entity <dual_pol_cmac_entity_5795c3b2e9> (architecture <structural>) from library <work>.

Elaborating entity <cmac1_entity_1a26249f89> (architecture <structural>) from library <work>.

Elaborating entity <acc_entity_4cde1819cd> (architecture <structural>) from library <work>.

Elaborating entity <accum_5cd25528af> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_0341f7be44> (architecture <behavior>) from library <work>.

Elaborating entity <mux_0aaa3afba6> (architecture <behavior>) from library <work>.

Elaborating entity <c_to_ri_entity_6b1d5b21e2> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_520edef059> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <c_to_ri2_entity_ccdd60bf3a> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_151459306d> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cmult_entity_1c988b6405> (architecture <structural>) from library <work>.

Elaborating entity <xlmult_xeng_core> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 4183: Assignment to internal_core_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 4185: Assignment to nd ignored, since the identifier is never used

Elaborating entity <mult_11_2_d5ff2753429af9d0> (architecture <>) from library <work>.

Elaborating entity <addsub_5a117bfeae> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 4288: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 4300: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 3100: <fdre> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 3111: <fdse> remains a black-box since it has no binding entity.

Elaborating entity <addsub_407908e668> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 4376: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 4388: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <constant_7244cd602b> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_limit_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_54ae29da2816c092> (architecture <>) from library <work>.

Elaborating entity <delay_e18fb31a3d> (architecture <behavior>) from library <work>.

Elaborating entity <relational_924e250c23> (architecture <behavior>) from library <work>.

Elaborating entity <ri_to_c_entity_3b4fd602ca> (architecture <structural>) from library <work>.

Elaborating entity <concat_a369e00c6b> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_7025463ea8> (architecture <behavior>) from library <work>.

Elaborating entity <cmac4_entity_32a9181772> (architecture <structural>) from library <work>.

Elaborating entity <acc1_entity_19ef58b952> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mux_ea282058e1> (architecture <behavior>) from library <work>.

Elaborating entity <concat_b11ec1c0d4> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_d2df53d6ac> (architecture <structural>) from library <work>.

Elaborating entity <constant_91ef1678ca> (architecture <behavior>) from library <work>.

Elaborating entity <constant_91a728e105> (architecture <behavior>) from library <work>.

Elaborating entity <constant_b437b02512> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_62790f857e3f8294> (architecture <>) from library <work>.

Elaborating entity <logical_aacf6e1b0e> (architecture <behavior>) from library <work>.

Elaborating entity <mux_1bef4ba0e4> (architecture <behavior>) from library <work>.

Elaborating entity <relational_54048c8b02> (architecture <behavior>) from library <work>.

Elaborating entity <relational_16235eb2bf> (architecture <behavior>) from library <work>.

Elaborating entity <baseline_tap1_entity_baa0991c5c> (architecture <structural>) from library <work>.

Elaborating entity <constant_e68a6622a6> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_limit_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_1f06b71632254894> (architecture <>) from library <work>.

Elaborating entity <delay_9f02caa990> (architecture <behavior>) from library <work>.

Elaborating entity <delay_4246ea65a9> (architecture <behavior>) from library <work>.

Elaborating entity <delay_entity_f72d30b8e2> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_54ae29da2816c092> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 659: Replacing existing netlist cntr_11_0_54ae29da2816c092()

Elaborating entity <xlspram_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_24d0754b1ef55a90> (architecture <>) from library <work>.

Elaborating entity <dual_pol_cmac_entity_ad0a7534e2> (architecture <structural>) from library <work>.

Elaborating entity <cmac4_entity_187cd21170> (architecture <structural>) from library <work>.

Elaborating entity <acc1_entity_7f83fb42d5> (architecture <structural>) from library <work>.

Elaborating entity <mux_bfb8dadb36> (architecture <behavior>) from library <work>.

Elaborating entity <relational_82fb466a8b> (architecture <behavior>) from library <work>.

Elaborating entity <baseline_tap2_entity_6561d79cef> (architecture <structural>) from library <work>.

Elaborating entity <constant_4a391b9a0e> (architecture <behavior>) from library <work>.

Elaborating entity <delay_entity_4fda5b1e75> (architecture <structural>) from library <work>.

Elaborating entity <dual_pol_cmac_entity_11554f16bb> (architecture <structural>) from library <work>.

Elaborating entity <cmac1_entity_cc5576754f> (architecture <structural>) from library <work>.

Elaborating entity <cmult_entity_50ec7f13e0> (architecture <structural>) from library <work>.

Elaborating entity <xlmult_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mult_11_2_8b0c6cbba9b2df30> (architecture <>) from library <work>.

Elaborating entity <cmac4_entity_14acbdae34> (architecture <structural>) from library <work>.

Elaborating entity <constant_963ed6358a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_8ebf457a98> (architecture <behavior>) from library <work>.

Elaborating entity <delay_d8eaaced1c> (architecture <behavior>) from library <work>.

Elaborating entity <sample_and_hold1_entity_b8808b16da> (architecture <structural>) from library <work>.

Elaborating entity <constant_29632bca4b> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_1f06b71632254894> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 350: Replacing existing netlist cntr_11_0_1f06b71632254894()

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <relational_1ece0ee16d> (architecture <behavior>) from library <work>.

Elaborating entity <window_delay_entity_2ef0c6e20c> (architecture <structural>) from library <work>.

Elaborating entity <negedge_entity_ed322263e1> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 2875: <fde> remains a black-box since it has no binding entity.

Elaborating entity <logical_80f90b97d0> (architecture <behavior>) from library <work>.

Elaborating entity <inverter_e5b38cca3b> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:871 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 5473: Using initial value false for op_mem_22_20_front_din since it is never assigned
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 5479: Assignment to op_mem_22_20_back ignored, since the identifier is never used

Elaborating entity <posedge3_entity_a4e1fea13d> (architecture <structural>) from library <work>.

Elaborating entity <logical_dfe2dded7f> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <sync_delay_entity_3cdc0d2235> (architecture <structural>) from library <work>.

Elaborating entity <constant_6bd4aafe24> (architecture <behavior>) from library <work>.

Elaborating entity <xeng_descramble_4ant_entity_bbf3354a2d> (architecture <structural>) from library <work>.

Elaborating entity <constant_37567836aa> (architecture <behavior>) from library <work>.

Elaborating entity <xldpram_xeng_core> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 6422: Assignment to sinita ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 6429: Assignment to sinitb ignored, since the identifier is never used

Elaborating entity <bmg_72_4fcfcc7deb4cdf86> (architecture <>) from library <work>.

Elaborating entity <logical_799f62af22> (architecture <behavior>) from library <work>.

Elaborating entity <read_ctrl_entity_080ae06468> (architecture <structural>) from library <work>.

Elaborating entity <constant_bc23896e85> (architecture <behavior>) from library <work>.

Elaborating entity <constant_a629aefb53> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_66aa4524955422eb> (architecture <>) from library <work>.

Elaborating entity <relational_d9630206ff> (architecture <behavior>) from library <work>.

Elaborating entity <relational_d36e866ee7> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_601fed0ddd9eff6a> (architecture <>) from library <work>.

Elaborating entity <write_ctrl_entity_f9c1c65ceb> (architecture <structural>) from library <work>.

Elaborating entity <addsub_11e3ca3fda> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 5780: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 5791: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 5803: Assignment to prev_mode_93_22 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 5760: Net <op_mem_91_20_front_din[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 5766: Net <cout_mem_92_22_front_din[0]> does not have a driver.

Elaborating entity <constant_cda50df78a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_e8ddc079e9> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlcounter_limit_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_601fed0ddd9eff6a> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 451: Replacing existing netlist cntr_11_0_601fed0ddd9eff6a()

Elaborating entity <delay_ee0f706095> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_limit_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_601fed0ddd9eff6a> (architecture <>) from library <work>.

Elaborating entity <xlcounter_limit_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_5f22a153812a8bc9> (architecture <>) from library <work>.

Elaborating entity <mux_f9c0f11a18> (architecture <behavior>) from library <work>.

Elaborating entity <negate_9dcff15edc> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 6144: Assignment to op_mem_48_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 6135: Net <op_mem_48_20_front_din[15]> does not have a driver.

Elaborating entity <negedge_delay_entity_df62897139> (architecture <structural>) from library <work>.

Elaborating entity <constant_523908e9ca> (architecture <behavior>) from library <work>.

Elaborating entity <logical_6cb8f0ce02> (architecture <behavior>) from library <work>.

Elaborating entity <relational_011282df9a> (architecture <behavior>) from library <work>.

Elaborating entity <relational_5f1eb17108> (architecture <behavior>) from library <work>.

Elaborating entity <relational_31bac01fa1> (architecture <behavior>) from library <work>.

Elaborating entity <relational_fbc16d060d> (architecture <behavior>) from library <work>.

Elaborating entity <relational_367321bc0c> (architecture <behavior>) from library <work>.

Elaborating entity <repack1_entity_9aa102c7d5> (architecture <structural>) from library <work>.

Elaborating entity <mux_3d1356b6d9> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_limit_xeng_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_5f22a153812a8bc9> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" Line 144: Replacing existing netlist cntr_11_0_5f22a153812a8bc9()

Elaborating entity <unpack1_entity_a96cae87a9> (architecture <structural>) from library <work>.

Elaborating entity <x_cast_entity_829787ca26> (architecture <structural>) from library <work>.

Elaborating entity <concat_c3b39c59b5> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xeng_core>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <xeng_core> synthesized.

Synthesizing Unit <xeng_entity_15b0320748>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <xeng_entity_15b0320748> synthesized.

Synthesizing Unit <auto_tap_entity_318fc556a4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <auto_tap_entity_318fc556a4> synthesized.

Synthesizing Unit <delay_entity_4e3b3b3964>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <delay_entity_4e3b3b3964> synthesized.

Synthesizing Unit <constant_6293007044>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6293007044> synthesized.

Synthesizing Unit <xlcounter_limit_xeng_core_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_6a79e2c90664744f"
        op_width = 8
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 251
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_xeng_core_1> synthesized.

Synthesizing Unit <xlspram_xeng_core_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "bmg_72_bf890e4806a4306d"
        c_width = 16
        c_address_width = 8
        latency = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_xeng_core_1> synthesized.

Synthesizing Unit <dual_pol_cmac_entity_5795c3b2e9>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <dual_pol_cmac_entity_5795c3b2e9> synthesized.

Synthesizing Unit <cmac1_entity_1a26249f89>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <cmac1_entity_1a26249f89> synthesized.

Synthesizing Unit <acc_entity_4cde1819cd>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <acc_entity_4cde1819cd> synthesized.

Synthesizing Unit <accum_5cd25528af>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <accum_reg_41_23>.
    Found 17-bit adder for signal <accum_reg_51_9_addsub> created at line 3668.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <accum_5cd25528af> synthesized.

Synthesizing Unit <xlconvert_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        din_width = 9
        din_bin_pt = 6
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 6
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_1> synthesized.

Synthesizing Unit <convert_func_call_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        din_width = 9
        din_bin_pt = 6
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 6
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_1> synthesized.

Synthesizing Unit <delay_0341f7be44>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_0341f7be44> synthesized.

Synthesizing Unit <mux_0aaa3afba6>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pipe_16_22(1)>.
    Found 16-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_0aaa3afba6> synthesized.

Synthesizing Unit <c_to_ri_entity_6b1d5b21e2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <c_to_ri_entity_6b1d5b21e2> synthesized.

Synthesizing Unit <reinterpret_520edef059>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_520edef059> synthesized.

Synthesizing Unit <xlslice_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 7
        new_lsb = 4
        x_width = 8
        y_width = 4
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_1> synthesized.

Synthesizing Unit <xlslice_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 3
        new_lsb = 0
        x_width = 8
        y_width = 4
WARNING:Xst:647 - Input <x<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_2> synthesized.

Synthesizing Unit <c_to_ri2_entity_ccdd60bf3a>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <c_to_ri2_entity_ccdd60bf3a> synthesized.

Synthesizing Unit <reinterpret_151459306d>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_151459306d> synthesized.

Synthesizing Unit <xlslice_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 31
        new_lsb = 16
        x_width = 32
        y_width = 16
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_3> synthesized.

Synthesizing Unit <xlslice_4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 15
        new_lsb = 0
        x_width = 32
        y_width = 16
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_4> synthesized.

Synthesizing Unit <cmult_entity_1c988b6405>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <cmult_entity_1c988b6405> synthesized.

Synthesizing Unit <xlmult_xeng_core_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "mult_11_2_d5ff2753429af9d0"
        a_width = 4
        a_bin_pt = 3
        a_arith = 2
        b_width = 4
        b_bin_pt = 3
        b_arith = 2
        p_width = 8
        p_bin_pt = 6
        p_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 4
        c_b_width = 4
        c_type = 0
        c_a_type = 0
        c_b_type = 0
        c_pipelined = 1
        c_baat = 4
        multsign = 2
        c_output_width = 8
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlmult_xeng_core_1> synthesized.

Synthesizing Unit <addsub_5a117bfeae>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
INFO:Xst:3210 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" line 4301: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 9-bit register for signal <op_mem_91_20(0)>.
    Found 9-bit subtractor for signal <internal_s_71_5_addsub> created at line 4273.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <addsub_5a117bfeae> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        width = 3
        init_index = 2
        init_value = "010"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        width = 3
        init_index = 2
        init_value = "010"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_1.fdse_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <addsub_407908e668>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
INFO:Xst:3210 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" line 4389: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 9-bit register for signal <op_mem_91_20(0)>.
    Found 9-bit adder for signal <internal_s_69_5_addsub> created at line 4403.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <addsub_407908e668> synthesized.

Synthesizing Unit <constant_7244cd602b>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7244cd602b> synthesized.

Synthesizing Unit <xlcounter_limit_xeng_core_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_54ae29da2816c092"
        op_width = 7
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 127
        count_limited = 0
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_xeng_core_2> synthesized.

Synthesizing Unit <delay_e18fb31a3d>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_e18fb31a3d> synthesized.

Synthesizing Unit <relational_924e250c23>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 7-bit comparator equal for signal <result_12_3_rel> created at line 4567
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_924e250c23> synthesized.

Synthesizing Unit <ri_to_c_entity_3b4fd602ca>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <ri_to_c_entity_3b4fd602ca> synthesized.

Synthesizing Unit <concat_a369e00c6b>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_a369e00c6b> synthesized.

Synthesizing Unit <reinterpret_7025463ea8>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_7025463ea8> synthesized.

Synthesizing Unit <cmac4_entity_32a9181772>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <cmac4_entity_32a9181772> synthesized.

Synthesizing Unit <acc1_entity_19ef58b952>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <acc1_entity_19ef58b952> synthesized.

Synthesizing Unit <xlconvert_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 1
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_2> synthesized.

Synthesizing Unit <mux_ea282058e1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <pipe_16_22>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_ea282058e1> synthesized.

Synthesizing Unit <concat_b11ec1c0d4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_b11ec1c0d4> synthesized.

Synthesizing Unit <xlslice_5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 15
        new_lsb = 8
        x_width = 16
        y_width = 8
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_5> synthesized.

Synthesizing Unit <xlslice_6>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 31
        new_lsb = 0
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<127:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_6> synthesized.

Synthesizing Unit <xlslice_7>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 127
        new_lsb = 96
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<95:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_7> synthesized.

Synthesizing Unit <xlslice_8>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 7
        new_lsb = 0
        x_width = 16
        y_width = 8
WARNING:Xst:647 - Input <x<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_8> synthesized.

Synthesizing Unit <xlslice_9>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 95
        new_lsb = 64
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:96>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_9> synthesized.

Synthesizing Unit <xlslice_10>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 63
        new_lsb = 32
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_10> synthesized.

Synthesizing Unit <sync_delay_entity_d2df53d6ac>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_d2df53d6ac> synthesized.

Synthesizing Unit <constant_91ef1678ca>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_91ef1678ca> synthesized.

Synthesizing Unit <constant_91a728e105>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_91a728e105> synthesized.

Synthesizing Unit <constant_b437b02512>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_b437b02512> synthesized.

Synthesizing Unit <xlcounter_free_xeng_core_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_62790f857e3f8294"
        op_width = 8
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_xeng_core_1> synthesized.

Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_aacf6e1b0e> synthesized.

Synthesizing Unit <mux_1bef4ba0e4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_1bef4ba0e4> synthesized.

Synthesizing Unit <relational_54048c8b02>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator equal for signal <result_12_3_rel> created at line 4993
    Summary:
	inferred   1 Comparator(s).
Unit <relational_54048c8b02> synthesized.

Synthesizing Unit <relational_16235eb2bf>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator not equal for signal <n0002> created at line 5020
    Summary:
	inferred   1 Comparator(s).
Unit <relational_16235eb2bf> synthesized.

Synthesizing Unit <baseline_tap1_entity_baa0991c5c>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <baseline_tap1_entity_baa0991c5c> synthesized.

Synthesizing Unit <constant_e68a6622a6>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e68a6622a6> synthesized.

Synthesizing Unit <xlconvert_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_3> synthesized.

Synthesizing Unit <convert_func_call_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_2> synthesized.

Synthesizing Unit <xlcounter_limit_xeng_core_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_1f06b71632254894"
        op_width = 9
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 511
        count_limited = 0
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_xeng_core_3> synthesized.

Synthesizing Unit <delay_9f02caa990>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <delay_9f02caa990> synthesized.

Synthesizing Unit <delay_4246ea65a9>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <delay_4246ea65a9> synthesized.

Synthesizing Unit <delay_entity_f72d30b8e2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <delay_entity_f72d30b8e2> synthesized.

Synthesizing Unit <xlcounter_limit_xeng_core_4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_54ae29da2816c092"
        op_width = 7
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 125
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_xeng_core_4> synthesized.

Synthesizing Unit <xlspram_xeng_core_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "bmg_72_24d0754b1ef55a90"
        c_width = 16
        c_address_width = 7
        latency = 1
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_xeng_core_2> synthesized.

Synthesizing Unit <dual_pol_cmac_entity_ad0a7534e2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <dual_pol_cmac_entity_ad0a7534e2> synthesized.

Synthesizing Unit <cmac4_entity_187cd21170>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <cmac4_entity_187cd21170> synthesized.

Synthesizing Unit <acc1_entity_7f83fb42d5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <acc1_entity_7f83fb42d5> synthesized.

Synthesizing Unit <mux_bfb8dadb36>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_bfb8dadb36> synthesized.

Synthesizing Unit <relational_82fb466a8b>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator greater for signal <result_16_3_rel> created at line 5206
    Summary:
	inferred   1 Comparator(s).
Unit <relational_82fb466a8b> synthesized.

Synthesizing Unit <baseline_tap2_entity_6561d79cef>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <baseline_tap2_entity_6561d79cef> synthesized.

Synthesizing Unit <constant_4a391b9a0e>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_4a391b9a0e> synthesized.

Synthesizing Unit <delay_entity_4fda5b1e75>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <delay_entity_4fda5b1e75> synthesized.

Synthesizing Unit <dual_pol_cmac_entity_11554f16bb>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <dual_pol_cmac_entity_11554f16bb> synthesized.

Synthesizing Unit <cmac1_entity_cc5576754f>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <cmac1_entity_cc5576754f> synthesized.

Synthesizing Unit <cmult_entity_50ec7f13e0>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <cmult_entity_50ec7f13e0> synthesized.

Synthesizing Unit <xlmult_xeng_core_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "mult_11_2_8b0c6cbba9b2df30"
        a_width = 4
        a_bin_pt = 3
        a_arith = 2
        b_width = 4
        b_bin_pt = 3
        b_arith = 2
        p_width = 8
        p_bin_pt = 6
        p_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 4
        c_b_width = 4
        c_type = 0
        c_a_type = 0
        c_b_type = 0
        c_pipelined = 1
        c_baat = 4
        multsign = 2
        c_output_width = 8
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlmult_xeng_core_2> synthesized.

Synthesizing Unit <cmac4_entity_14acbdae34>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <cmac4_entity_14acbdae34> synthesized.

Synthesizing Unit <constant_963ed6358a>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_963ed6358a> synthesized.

Synthesizing Unit <constant_8ebf457a98>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_8ebf457a98> synthesized.

Synthesizing Unit <delay_d8eaaced1c>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 48-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <delay_d8eaaced1c> synthesized.

Synthesizing Unit <sample_and_hold1_entity_b8808b16da>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <sample_and_hold1_entity_b8808b16da> synthesized.

Synthesizing Unit <constant_29632bca4b>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_29632bca4b> synthesized.

Synthesizing Unit <xlcounter_free_xeng_core_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_1f06b71632254894"
        op_width = 9
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_xeng_core_2> synthesized.

Synthesizing Unit <xlregister_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        d_width = 48
        init_value = "000000000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_1> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        width = 48
        init_index = 2
        init_value = "000000000000000000000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        width = 48
        init_index = 2
        init_value = "000000000000000000000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[38].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[39].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[40].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[41].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[42].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[43].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[44].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[45].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[46].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[47].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <relational_1ece0ee16d>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator lessequal for signal <n0002> created at line 5351
    Summary:
	inferred   1 Comparator(s).
Unit <relational_1ece0ee16d> synthesized.

Synthesizing Unit <window_delay_entity_2ef0c6e20c>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <window_delay_entity_2ef0c6e20c> synthesized.

Synthesizing Unit <negedge_entity_ed322263e1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <negedge_entity_ed322263e1> synthesized.

Synthesizing Unit <xldelay>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        width = 1
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay> synthesized.

Synthesizing Unit <synth_reg>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        width = 1
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg> synthesized.

Synthesizing Unit <srl17e>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        width = 1
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e> synthesized.

Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_80f90b97d0> synthesized.

Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <inverter_e5b38cca3b> synthesized.

Synthesizing Unit <posedge3_entity_a4e1fea13d>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <posedge3_entity_a4e1fea13d> synthesized.

Synthesizing Unit <logical_dfe2dded7f>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_dfe2dded7f> synthesized.

Synthesizing Unit <xlregister_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        d_width = 1
        init_value = "0"
    Summary:
	no macro.
Unit <xlregister_2> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        width = 1
        init_index = 2
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        width = 1
        init_index = 2
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <sync_delay_entity_3cdc0d2235>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_3cdc0d2235> synthesized.

Synthesizing Unit <constant_6bd4aafe24>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6bd4aafe24> synthesized.

Synthesizing Unit <xeng_descramble_4ant_entity_bbf3354a2d>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
INFO:Xst:3210 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" line 12006: Output port <doutb> of the instance <dual_port_ram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xeng_descramble_4ant_entity_bbf3354a2d> synthesized.

Synthesizing Unit <constant_37567836aa>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_37567836aa> synthesized.

Synthesizing Unit <xldpram_xeng_core>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "bmg_72_4fcfcc7deb4cdf86"
        c_width_a = 32
        c_address_width_a = 6
        c_width_b = 128
        c_address_width_b = 4
        c_has_sinita = 0
        c_has_sinitb = 0
        latency = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_xeng_core> synthesized.

Synthesizing Unit <logical_799f62af22>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_799f62af22> synthesized.

Synthesizing Unit <read_ctrl_entity_080ae06468>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <read_ctrl_entity_080ae06468> synthesized.

Synthesizing Unit <constant_bc23896e85>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_bc23896e85> synthesized.

Synthesizing Unit <constant_a629aefb53>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a629aefb53> synthesized.

Synthesizing Unit <xlcounter_free_xeng_core_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_66aa4524955422eb"
        op_width = 6
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_xeng_core_3> synthesized.

Synthesizing Unit <relational_d9630206ff>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator lessequal for signal <n0002> created at line 5631
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d9630206ff> synthesized.

Synthesizing Unit <relational_d36e866ee7>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator lessequal for signal <n0002> created at line 5658
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d36e866ee7> synthesized.

Synthesizing Unit <xlcounter_free_xeng_core_4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_601fed0ddd9eff6a"
        op_width = 4
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_xeng_core_4> synthesized.

Synthesizing Unit <write_ctrl_entity_f9c1c65ceb>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <write_ctrl_entity_f9c1c65ceb> synthesized.

Synthesizing Unit <addsub_11e3ca3fda>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
INFO:Xst:3210 - "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd" line 5804: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <op_mem_91_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cout_mem_92_22_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit subtractor for signal <internal_s_71_5_addsub(2:0)> created at line 5775.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_11e3ca3fda> synthesized.

Synthesizing Unit <constant_cda50df78a>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_cda50df78a> synthesized.

Synthesizing Unit <constant_e8ddc079e9>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e8ddc079e9> synthesized.

Synthesizing Unit <xlconvert_4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        din_width = 2
        din_bin_pt = 0
        din_arith = 1
        dout_width = 3
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_4> synthesized.

Synthesizing Unit <convert_func_call_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        din_width = 2
        din_bin_pt = 0
        din_arith = 1
        dout_width = 3
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_3> synthesized.

Synthesizing Unit <xlcounter_limit_xeng_core_5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_601fed0ddd9eff6a"
        op_width = 4
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 8
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_xeng_core_5> synthesized.

Synthesizing Unit <delay_ee0f706095>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <delay_ee0f706095> synthesized.

Synthesizing Unit <xlcounter_limit_xeng_core_6>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_601fed0ddd9eff6a"
        op_width = 4
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 11
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_xeng_core_6> synthesized.

Synthesizing Unit <xlcounter_limit_xeng_core_7>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_5f22a153812a8bc9"
        op_width = 2
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 3
        count_limited = 0
    Set property "syn_black_box = true" for instance <comp6.core_instance6>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_xeng_core_7> synthesized.

Synthesizing Unit <mux_f9c0f11a18>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_f9c0f11a18> synthesized.

Synthesizing Unit <negate_9dcff15edc>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <op_mem_48_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit subtractor for signal <internal_ip_join_30_1(15:0)> created at line 6140.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <negate_9dcff15edc> synthesized.

Synthesizing Unit <negedge_delay_entity_df62897139>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <negedge_delay_entity_df62897139> synthesized.

Synthesizing Unit <constant_523908e9ca>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_523908e9ca> synthesized.

Synthesizing Unit <logical_6cb8f0ce02>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_6cb8f0ce02> synthesized.

Synthesizing Unit <relational_011282df9a>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator lessequal for signal <n0002> created at line 5734
    Summary:
	inferred   1 Comparator(s).
Unit <relational_011282df9a> synthesized.

Synthesizing Unit <relational_5f1eb17108>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator equal for signal <result_12_3_rel> created at line 5969
    Summary:
	inferred   1 Comparator(s).
Unit <relational_5f1eb17108> synthesized.

Synthesizing Unit <relational_31bac01fa1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 4-bit comparator lessequal for signal <n0007> created at line 6017
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_31bac01fa1> synthesized.

Synthesizing Unit <relational_fbc16d060d>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 4-bit comparator equal for signal <result_12_3_rel> created at line 6063
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_fbc16d060d> synthesized.

Synthesizing Unit <relational_367321bc0c>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 2-bit comparator equal for signal <result_12_3_rel> created at line 6109
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_367321bc0c> synthesized.

Synthesizing Unit <repack1_entity_9aa102c7d5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <repack1_entity_9aa102c7d5> synthesized.

Synthesizing Unit <mux_3d1356b6d9>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_3d1356b6d9> synthesized.

Synthesizing Unit <xlcounter_limit_xeng_core_8>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        core_name0 = "cntr_11_0_5f22a153812a8bc9"
        op_width = 2
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 2
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp6.core_instance6>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_xeng_core_8> synthesized.

Synthesizing Unit <unpack1_entity_a96cae87a9>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <unpack1_entity_a96cae87a9> synthesized.

Synthesizing Unit <x_cast_entity_829787ca26>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
    Summary:
	no macro.
Unit <x_cast_entity_829787ca26> synthesized.

Synthesizing Unit <concat_c3b39c59b5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_c3b39c59b5> synthesized.

Synthesizing Unit <xlconvert_5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        din_width = 16
        din_bin_pt = 6
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 6
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_5> synthesized.

Synthesizing Unit <convert_func_call_4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        din_width = 16
        din_bin_pt = 6
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 6
        dout_arith = 2
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_4> synthesized.

Synthesizing Unit <xlslice_11>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 31
        new_lsb = 16
        x_width = 128
        y_width = 16
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_11> synthesized.

Synthesizing Unit <xlslice_12>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 15
        new_lsb = 0
        x_width = 128
        y_width = 16
WARNING:Xst:647 - Input <x<127:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_12> synthesized.

Synthesizing Unit <xlslice_13>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 63
        new_lsb = 48
        x_width = 128
        y_width = 16
WARNING:Xst:647 - Input <x<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_13> synthesized.

Synthesizing Unit <xlslice_14>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 47
        new_lsb = 32
        x_width = 128
        y_width = 16
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_14> synthesized.

Synthesizing Unit <xlslice_15>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 95
        new_lsb = 80
        x_width = 128
        y_width = 16
WARNING:Xst:647 - Input <x<79:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:96>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_15> synthesized.

Synthesizing Unit <xlslice_16>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 79
        new_lsb = 64
        x_width = 128
        y_width = 16
WARNING:Xst:647 - Input <x<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:80>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_16> synthesized.

Synthesizing Unit <xlslice_17>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 127
        new_lsb = 112
        x_width = 128
        y_width = 16
WARNING:Xst:647 - Input <x<111:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_17> synthesized.

Synthesizing Unit <xlslice_18>.
    Related source file is "/home/observer/projects/eovsa-corr/src/xeng_core/synth_model/xeng_core.vhd".
        new_msb = 111
        new_lsb = 96
        x_width = 128
        y_width = 16
WARNING:Xst:647 - Input <x<95:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:112>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_18> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 53
 16-bit subtractor                                     : 4
 17-bit adder                                          : 24
 3-bit subtractor                                      : 1
 9-bit adder                                           : 12
 9-bit subtractor                                      : 12
# Registers                                            : 146
 1-bit register                                        : 26
 128-bit register                                      : 2
 16-bit register                                       : 78
 2-bit register                                        : 15
 48-bit register                                       : 1
 9-bit register                                        : 24
# Comparators                                          : 30
 2-bit comparator equal                                : 2
 4-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 12
 8-bit comparator equal                                : 3
 8-bit comparator not equal                            : 3
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 6
 128-bit 2-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 26
 17-bit 2-to-1 multiplexer                             : 24
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <mult_11_2_d5ff2753429af9d0.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_54ae29da2816c092.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_bf890e4806a4306d.ngc>.
Reading core <cntr_11_0_6a79e2c90664744f.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_62790f857e3f8294.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_24d0754b1ef55a90.ngc>.
Reading core <cntr_11_0_1f06b71632254894.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <mult_11_2_8b0c6cbba9b2df30.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_601fed0ddd9eff6a.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_5f22a153812a8bc9.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_4fcfcc7deb4cdf86.ngc>.
Reading core <cntr_11_0_66aa4524955422eb.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <mult_11_2_d5ff2753429af9d0> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_54ae29da2816c092> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_72_bf890e4806a4306d> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_6a79e2c90664744f> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_62790f857e3f8294> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_72_24d0754b1ef55a90> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_54ae29da2816c092> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_1f06b71632254894> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_1f06b71632254894> for timing and area information for instance <comp1.core_instance1>.
Loading core <mult_11_2_8b0c6cbba9b2df30> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_601fed0ddd9eff6a> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_601fed0ddd9eff6a> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_5f22a153812a8bc9> for timing and area information for instance <comp6.core_instance6>.
Loading core <cntr_11_0_5f22a153812a8bc9> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_72_4fcfcc7deb4cdf86> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_66aa4524955422eb> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_601fed0ddd9eff6a> for timing and area information for instance <comp3.core_instance3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 53
 16-bit subtractor                                     : 4
 17-bit adder                                          : 24
 3-bit subtractor                                      : 1
 9-bit adder                                           : 12
 9-bit subtractor                                      : 12
# Registers                                            : 2052
 Flip-Flops                                            : 2052
# Comparators                                          : 30
 2-bit comparator equal                                : 2
 4-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 12
 8-bit comparator equal                                : 3
 8-bit comparator not equal                            : 3
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 52
 128-bit 2-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 26
 17-bit 2-to-1 multiplexer                             : 24
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_5795c3b2e9>: instances <slice>, <slice1> of unit <xlslice_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_5795c3b2e9>: instances <slice>, <slice10> of unit <xlslice_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_5795c3b2e9>: instances <slice>, <slice6> of unit <xlslice_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_5795c3b2e9>: instances <slice3>, <slice4> of unit <xlslice_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_5795c3b2e9>: instances <slice3>, <slice7> of unit <xlslice_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_5795c3b2e9>: instances <slice3>, <slice9> of unit <xlslice_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_ad0a7534e2>: instances <slice>, <slice6> of unit <xlslice_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_ad0a7534e2>: instances <slice3>, <slice9> of unit <xlslice_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_ad0a7534e2>: instances <slice1>, <slice10> of unit <xlslice_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_ad0a7534e2>: instances <slice4>, <slice7> of unit <xlslice_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_11554f16bb>: instances <slice>, <slice6> of unit <xlslice_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_11554f16bb>: instances <slice3>, <slice9> of unit <xlslice_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_11554f16bb>: instances <slice1>, <slice10> of unit <xlslice_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dual_pol_cmac_entity_11554f16bb>: instances <slice4>, <slice7> of unit <xlslice_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <write_ctrl_entity_f9c1c65ceb>: instances <constant1>, <constant3> of unit <constant_a629aefb53> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <write_ctrl_entity_f9c1c65ceb>: instances <constant7>, <constant_x0> of unit <constant_e8ddc079e9> are equivalent, second instance is removed

Optimizing unit <xeng_core> ...

Optimizing unit <delay_4246ea65a9> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <delay_d8eaaced1c> ...

Optimizing unit <delay_ee0f706095> ...

Optimizing unit <xeng_entity_15b0320748> ...

Optimizing unit <cmac1_entity_1a26249f89> ...

Optimizing unit <cmac4_entity_32a9181772> ...

Optimizing unit <acc1_entity_19ef58b952> ...

Optimizing unit <baseline_tap1_entity_baa0991c5c> ...

Optimizing unit <mux_bfb8dadb36> ...

Optimizing unit <cmac4_entity_187cd21170> ...

Optimizing unit <baseline_tap2_entity_6561d79cef> ...

Optimizing unit <cmac1_entity_cc5576754f> ...

Optimizing unit <cmac4_entity_14acbdae34> ...

Optimizing unit <xeng_descramble_4ant_entity_bbf3354a2d> ...

Optimizing unit <write_ctrl_entity_f9c1c65ceb> ...

Optimizing unit <read_ctrl_entity_080ae06468> ...
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/delay/op_mem_20_24_0> in Unit <xeng_core> is equivalent to the following 4 FFs/Latches, which will be removed : <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/delay/op_mem_20_24_0> <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/delay/op_mem_20_24_0> <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/delay/op_mem_20_24_0> <xeng_15b0320748/baseline_tap1_baa0991c5c/delay1/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/delay/op_mem_20_24_1> in Unit <xeng_core> is equivalent to the following 8 FFs/Latches, which will be removed : <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/delay/op_mem_20_24_1> <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/delay/op_mem_20_24_1> <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/delay/op_mem_20_24_1> <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/delay/op_mem_20_24_0> <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/delay/op_mem_20_24_0> <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/delay/op_mem_20_24_0> <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/delay/op_mem_20_24_0> <xeng_15b0320748/baseline_tap2_6561d79cef/delay1/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/delay/op_mem_20_24_1> in Unit <xeng_core> is equivalent to the following 3 FFs/Latches, which will be removed : <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/delay/op_mem_20_24_1> <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/delay/op_mem_20_24_1> <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/delay/op_mem_20_24_1> 
INFO:Xst:2261 - The FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/delay/op_mem_20_24_1> in Unit <xeng_core> is equivalent to the following 7 FFs/Latches, which will be removed : <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/delay/op_mem_20_24_1> <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/delay/op_mem_20_24_1> <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/delay/op_mem_20_24_1> <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/delay/op_mem_20_24_0> <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/delay/op_mem_20_24_0> <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/delay/op_mem_20_24_0> <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/delay/op_mem_20_24_0> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block xeng_core, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <xeng_15b0320748/window_delay_2ef0c6e20c/posedge3_a4e1fea13d/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <xeng_core> is equivalent to the following FF/Latch : <xeng_15b0320748/window_delay_2ef0c6e20c/negedge_ed322263e1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/negedge_delay_df62897139/delay/op_mem_20_24_0> in Unit <xeng_core> is equivalent to the following 2 FFs/Latches : <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/negedge_delay_df62897139/negedge_2e26964587/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/posedge_4471b9049c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <xeng_core> :
	Found 2-bit shift register for signal <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/acc1_19ef58b952/mux3/pipe_16_22_1>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_127>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_126>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_125>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_124>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_123>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_122>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_121>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_120>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_119>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_118>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_117>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_116>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_115>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_114>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_113>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_112>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_111>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_110>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_109>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_108>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_107>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_106>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_105>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_104>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_103>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_102>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_101>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_100>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_99>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_98>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_97>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_96>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_95>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_94>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_93>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_92>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_91>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_90>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_89>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_88>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_87>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_86>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_85>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_84>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_83>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_82>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_81>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_80>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_79>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_78>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_77>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_76>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_75>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_74>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_73>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_72>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_71>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_70>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_69>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_68>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_67>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_66>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_65>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_64>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_63>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_62>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_61>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_60>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_59>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_58>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_57>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_56>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_55>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_54>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_53>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_52>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_51>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_50>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_49>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_48>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_47>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_46>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_45>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_44>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_43>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_42>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_41>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_40>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_39>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_38>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_37>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_36>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_35>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_34>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_33>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_32>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_31>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/delay6/op_mem_20_24_0_0>.
Unit <xeng_core> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1644
 Flip-Flops                                            : 1644
# Shift Registers                                      : 129
 2-bit shift register                                  : 1
 3-bit shift register                                  : 128

=========================================================================
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac4_187cd21170/cmult_8bb9c25570/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac1_cc5576754f/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac2_015dab737d/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac3_f3af880aeb/cmult_50ec7f13e0/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap2_6561d79cef/dual_pol_cmac_11554f16bb/cmac4_14acbdae34/cmult_8ed349b202/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/write_ctrl_f9c1c65ceb/addsub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac1_1a26249f89/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac2_3d473e9c63/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac3_d70180593b/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/auto_tap_318fc556a4/dual_pol_cmac_5795c3b2e9/cmac4_32a9181772/cmult_26c7722189/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac1_6606b71cf6/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac2_d94584dd2c/cmult_1c988b6405/real_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xeng_15b0320748/baseline_tap1_baa0991c5c/dual_pol_cmac_ad0a7534e2/cmac3_d08b9ecfb8/cmult_1c988b6405/imag_sum/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <xeng_core>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : xeng_core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2944
#      GND                         : 5
#      INV                         : 64
#      LUT2                        : 766
#      LUT3                        : 767
#      LUT4                        : 23
#      LUT5                        : 8
#      LUT6                        : 30
#      MUXCY                       : 612
#      VCC                         : 5
#      XORCY                       : 664
# FlipFlops/Latches                : 1773
#      FDE                         : 1551
#      FDRE                        : 197
#      FDSE                        : 25
# RAMS                             : 7
#      RAMB18E1                    : 3
#      RAMB36E1                    : 4
# Shift Registers                  : 129
#      SRLC16E                     : 129

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1773  out of  595200     0%  
 Number of Slice LUTs:                 1787  out of  297600     0%  
    Number used as Logic:              1658  out of  297600     0%  
    Number used as Memory:              129  out of  122240     0%  
       Number used as SRL:              129

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2324
   Number with an unused Flip Flop:     551  out of   2324    23%  
   Number with an unused LUT:           537  out of   2324    23%  
   Number of fully used LUT-FF pairs:  1236  out of   2324    53%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         154
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of   1064     0%  
    Number using Block RAM only:          6

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk_1                              | NONE(xeng_15b0320748/window_delay_2ef0c6e20c/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp)| 2771  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                             | Buffer(FF name)                                                                                                                                                                                                                   | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/dual_port_ram/comp0.core_instance0/N1(xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/dual_port_ram/comp0.core_instance0/XST_GND:G)                        | NONE(xeng_15b0320748/xeng_descramble_4ant_bbf3354a2d/dual_port_ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)     | 8     |
N1(XST_VCC:P)                                                                                                                                                                                              | NONE(xeng_15b0320748/baseline_tap2_6561d79cef/delay_4fda5b1e75/single_port_ram/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 6     |
xeng_15b0320748/auto_tap_318fc556a4/delay_4e3b3b3964/ram/comp0.core_instance0/N1(xeng_15b0320748/auto_tap_318fc556a4/delay_4e3b3b3964/ram/comp0.core_instance0/XST_GND:G)                                  | NONE(xeng_15b0320748/auto_tap_318fc556a4/delay_4e3b3b3964/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)                 | 2     |
xeng_15b0320748/baseline_tap1_baa0991c5c/delay_f72d30b8e2/ram/comp1.core_instance1/N1(xeng_15b0320748/baseline_tap1_baa0991c5c/delay_f72d30b8e2/ram/comp1.core_instance1/XST_GND:G)                        | NONE(xeng_15b0320748/baseline_tap1_baa0991c5c/delay_f72d30b8e2/ram/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)            | 2     |
xeng_15b0320748/baseline_tap2_6561d79cef/delay_4fda5b1e75/single_port_ram/comp1.core_instance1/N1(xeng_15b0320748/baseline_tap2_6561d79cef/delay_4fda5b1e75/single_port_ram/comp1.core_instance1/XST_GND:G)| NONE(xeng_15b0320748/baseline_tap2_6561d79cef/delay_4fda5b1e75/single_port_ram/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 2     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.405ns (Maximum Frequency: 293.686MHz)
   Minimum input arrival time before clock: 1.824ns
   Maximum output required time after clock: 1.523ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 3.405ns (frequency: 293.686MHz)
  Total number of paths / destination ports: 24120 / 3736
-------------------------------------------------------------------------
Delay:               3.405ns (Levels of Logic = 6)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            3   0.375   0.595  sec_inst (sec_net)
     end scope: 'xeng_15b0320748/auto_tap_318fc556a4/sync_delay_d2df53d6ac/counter/comp0.core_instance0/blk00000001:Q(1)'
     end scope: 'xeng_15b0320748/auto_tap_318fc556a4/sync_delay_d2df53d6ac/counter/comp0.core_instance0:q(1)'
     LUT3:I0->O            1   0.068   0.417  xeng_15b0320748/auto_tap_318fc556a4/sync_delay_d2df53d6ac/mux_y_net_x0_SW0 (N12)
     LUT6:I5->O            4   0.068   0.437  xeng_15b0320748/auto_tap_318fc556a4/sync_delay_d2df53d6ac/mux_y_net_x0 (xeng_15b0320748/mux_y_net_x4)
     LUT6:I5->O            2   0.068   0.423  xeng_15b0320748/sample_and_hold2_f984cb8c67/logical/fully_2_1_bit (xeng_15b0320748/sample_and_hold2_f984cb8c67/logical_y_net)
     LUT2:I1->O            9   0.068   0.452  xeng_15b0320748/sample_and_hold2_f984cb8c67/counter4/core_sinit1 (xeng_15b0320748/sample_and_hold2_f984cb8c67/counter4/core_sinit)
     begin scope: 'xeng_15b0320748/sample_and_hold2_f984cb8c67/counter4/comp1.core_instance1:sinit'
     begin scope: 'xeng_15b0320748/sample_and_hold2_f984cb8c67/counter4/comp1.core_instance1/blk00000001:SINIT'
     SEC:in                    0.434          sec_inst
    ----------------------------------------
    Total                      3.405ns (1.081ns logic, 2.324ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1'
  Total number of paths / destination ports: 7128 / 4005
-------------------------------------------------------------------------
Offset:              1.824ns (Levels of Logic = 3)
  Source:            sync_in (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: clk_1 rising

  Data Path: sync_in to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            2   0.068   0.423  xeng_15b0320748/sample_and_hold1_b8808b16da/logical/fully_2_1_bit (xeng_15b0320748/sample_and_hold1_b8808b16da/logical_y_net)
     LUT2:I1->O            9   0.068   0.452  xeng_15b0320748/sample_and_hold1_b8808b16da/counter4/core_sinit1 (xeng_15b0320748/sample_and_hold1_b8808b16da/counter4/core_sinit)
     begin scope: 'xeng_15b0320748/sample_and_hold1_b8808b16da/counter4/comp1.core_instance1:sinit'
     begin scope: 'xeng_15b0320748/sample_and_hold1_b8808b16da/counter4/comp1.core_instance1/blk00000001:SINIT'
     SEC:in                    0.434          sec_inst
    ----------------------------------------
    Total                      1.824ns (0.949ns logic, 0.875ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1'
  Total number of paths / destination ports: 67 / 53
-------------------------------------------------------------------------
Offset:              1.523ns (Levels of Logic = 3)
  Source:            sec_inst (FF)
  Destination:       gateway_out2 (PAD)
  Source Clock:      clk_1 rising

  Data Path: sec_inst to gateway_out2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            3   0.375   0.595  sec_inst (sec_net)
     end scope: 'xeng_15b0320748/window_delay_2ef0c6e20c/sync_delay1_f00cc0c66f/counter/comp0.core_instance0/blk00000001:Q(1)'
     end scope: 'xeng_15b0320748/window_delay_2ef0c6e20c/sync_delay1_f00cc0c66f/counter/comp0.core_instance0:q(1)'
     LUT3:I0->O            1   0.068   0.417  xeng_15b0320748/window_delay_2ef0c6e20c/sync_delay1_f00cc0c66f/mux_y_net_x0_SW0 (N8)
     LUT6:I5->O            1   0.068   0.000  xeng_15b0320748/window_delay_2ef0c6e20c/sync_delay1_f00cc0c66f/mux_y_net_x0 (gateway_out2)
    ----------------------------------------
    Total                      1.523ns (0.511ns logic, 1.012ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            window_valid (PAD)
  Destination:       gateway_out55 (PAD)

  Data Path: window_valid to gateway_out55
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    3.405|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.63 secs
 
--> 


Total memory usage is 491116 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  874 (   0 filtered)
Number of infos    :   11 (   0 filtered)

