 
ANSYS Electronics Desktop Version 2020.2.0, Build: 2020-05-28 21:14:18
Location: /sw/apps/ansys/ansys-v202/v202/AnsysEM20.2/Linux64/ansysedt.exe
Batch Script: /beegfs/scratch/joelhoward/QSMSimulations/QSMTests/SWIFT500um/lumpedR1/Y11R1_ansysRunSimulator.py
Starting Batch Run: 2:18:49 PM  Nov 16, 2020
Temp directory: /tmp
Project directory: /u/eu/an/joelhoward/Ansoft
[info] Project:Y11R1, Design:Netlist, (info): Processing circuit for new analysis. (2:19:09 PM  Nov 16, 2020)
[warning] Project:Y11R1, Design:Netlist, omp(warning): The num_threads set in netlist is ignored. (2:19:09 PM  Nov 16, 2020)
[warning] Project:Y11R1, Design:Netlist, diagnostics(warning): No DC path to ground from node net_q0pad1. (2:19:12 PM  Nov 16, 2020)
[info] Project:Y11R1, Design:Netlist, (info): See simulation logfile for a complete list of warning messages. (2:19:12 PM  Nov 16, 2020)
[info] Project:Y11R1, Design:Netlist, (info): Starting analysis type LNA. (2:19:12 PM  Nov 16, 2020)
[info] Project:Y11R1, Design:Netlist, (info): Simulation succeeded. Total simulator time: 0:00:03 (2:19:12 PM  Nov 16, 2020)
Stopping Batch Run: 2:19:15 PM  Nov 16, 2020
