{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@171:191@HdlStmProcess", "  end\n  endgenerate\n\n  // reset & resetn\n\n  always @(posedge dma_clk or posedge adc_rst) begin\n    if (adc_rst == 1'b1) begin\n      fifo_rst_p <= 1'd1;\n      fifo_rst <= 1'd1;\n      fifo_rstn <= 1'd0;\n    end else begin\n      fifo_rst_p <= 1'b0;\n      fifo_rst <= fifo_rst_p;\n      fifo_rstn <= ~fifo_rst_p;\n    end\n  end\n\n  // axis\n\n  ad_axis_inf_rx #(.DATA_WIDTH(DMA_DATA_WIDTH)) i_axis_inf (\n    .clk (dma_clk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[176, "  always @(posedge dma_clk or posedge adc_rst) begin\n"], [177, "    if (adc_rst == 1'b1) begin\n"], [178, "      fifo_rst_p <= 1'd1;\n"], [179, "      fifo_rst <= 1'd1;\n"], [180, "      fifo_rstn <= 1'd0;\n"], [182, "      fifo_rst_p <= 1'b0;\n"], [183, "      fifo_rst <= fifo_rst_p;\n"], [184, "      fifo_rstn <= ~fifo_rst_p;\n"]], "Add": [[180, "  always @(posedge dout_clk) begin\n"], [180, "    dout_rdata_d <= dout_rdata_s;\n"], [180, "    if (dout_rstn == 1'b0) begin\n"], [180, "      dout_rd <= 'd0;\n"], [180, "      dout_rd_d <= 'd0;\n"], [180, "      dout_raddr <= 'd0;\n"], [184, "      dout_rd <= dout_rd_s;\n"], [184, "      dout_rd_d <= dout_rd;\n"], [184, "      if (dout_rd_s == 1'b1) begin\n"], [184, "        dout_raddr <= dout_raddr + 1'b1;\n"], [184, "      end\n"]]}}