xload final_rect/_0_0std_0_0cells_0_0NOR2X2
box 0 0 40 72
label prboundary
box 35 61 36 64
paint polysilicon
box 36 62 36 62
label "B" right polysilicon
box 32 57 34 60
paint polysilicon
box 33 58 33 58
label "B" right polysilicon
box 32 61 35 64
paint polysilicon
box 33 62 33 62
label "B" right polysilicon
box 26 7 27 10
paint ndiffusion
box 27 8 27 8
label "GND" right ndiffusion
box 26 49 27 52
paint pdiffusion
box 27 50 27 50
label "Vdd" right pdiffusion
box 31 60 36 61
paint polysilicon
box 32 61 32 61
label "B" right polysilicon
box 31 61 32 64
paint polysilicon
box 32 62 32 62
label "B" right polysilicon
box 31 64 36 65
paint polysilicon
box 32 65 32 65
label "B" right polysilicon
box 23 7 26 10
paint ndiffusion
box 24 8 24 8
label "GND" right ndiffusion
box 23 49 26 52
paint pdiffusion
box 24 50 24 50
label "Vdd" right pdiffusion
box 22 6 27 7
paint ndiffusion
box 23 7 23 7
label "GND" right ndiffusion
box 22 7 23 10
paint ndiffusion
box 23 8 23 8
label "GND" right ndiffusion
box 22 10 27 16
paint ndiffusion
box 23 11 23 11
label "GND" right ndiffusion
box 19 7 20 10
paint ndiffusion
box 20 8 20 8
label "Y" right ndiffusion
box 22 23 27 49
paint pdiffusion
box 23 24 23 24
label "Vdd" right pdiffusion
box 22 49 23 52
paint pdiffusion
box 23 50 23 50
label "Vdd" right pdiffusion
box 22 52 27 53
paint pdiffusion
box 23 53 23 53
label "Vdd" right pdiffusion
box 20 4 22 6
paint polysilicon
box 21 5 21 5
label "B" right polysilicon
box 20 6 22 16
paint ntransistor
box 21 7 21 7
label "B" right ntransistor
box 16 7 19 10
paint ndiffusion
box 17 8 17 8
label "Y" right ndiffusion
box 20 16 22 23
paint polysilicon
box 21 17 21 17
label "B" right polysilicon
box 20 23 22 53
paint ptransistor
box 21 24 21 24
label "B" right ptransistor
box 20 53 22 55
paint polysilicon
box 21 54 21 54
label "B" right polysilicon
box 20 55 34 57
paint polysilicon
box 21 56 21 56
label "B" right polysilicon
box 15 6 20 7
paint ndiffusion
box 16 7 16 7
label "Y" right ndiffusion
box 15 7 16 10
paint ndiffusion
box 16 8 16 8
label "Y" right ndiffusion
box 15 10 20 16
paint ndiffusion
box 16 11 16 11
label "Y" right ndiffusion
box 12 7 13 10
paint ndiffusion
box 13 8 13 8
label "GND" right ndiffusion
box 15 23 20 53
paint pdiffusion
box 12 24 13 27
paint pdiffusion
box 13 25 13 25
label "Y" right pdiffusion
box 12 58 15 61
paint polysilicon
box 13 59 13 59
label "A" right polysilicon
box 13 4 15 6
paint polysilicon
box 14 5 14 5
label "A" right polysilicon
box 13 6 15 16
paint ntransistor
box 14 7 14 7
label "A" right ntransistor
box 9 7 12 10
paint ndiffusion
box 10 8 10 8
label "GND" right ndiffusion
box 13 16 15 23
paint polysilicon
box 14 17 14 17
label "A" right polysilicon
box 13 23 15 53
paint ptransistor
box 14 24 14 24
label "A" right ptransistor
box 9 24 12 27
paint pdiffusion
box 10 25 10 25
label "Y" right pdiffusion
box 13 53 15 57
paint polysilicon
box 14 54 14 54
label "A" right polysilicon
box 9 58 12 61
paint polysilicon
box 10 59 10 59
label "A" right polysilicon
box 8 6 13 7
paint ndiffusion
box 9 7 9 7
label "GND" right ndiffusion
box 8 7 9 10
paint ndiffusion
box 9 8 9 8
label "GND" right ndiffusion
box 8 10 13 16
paint ndiffusion
box 9 11 9 11
label "GND" right ndiffusion
box 8 23 13 24
paint pdiffusion
box 9 24 9 24
label "Y" right pdiffusion
box 8 24 9 27
paint pdiffusion
box 9 25 9 25
label "Y" right pdiffusion
box 8 27 13 53
paint pdiffusion
box 9 28 9 28
label "Y" right pdiffusion
box 8 57 15 58
paint polysilicon
box 9 58 9 58
label "A" right polysilicon
box 8 58 9 61
paint polysilicon
box 9 59 9 59
label "A" right polysilicon
box 8 61 15 62
paint polysilicon
box 9 62 9 62
label "A" right polysilicon
box 32 61 35 64
paint pc
box 33 62 33 62
label "B" right pc
box 23 7 26 10
paint ndc
box 24 8 24 8
label "GND" right ndc
box 23 49 26 52
paint pdc
box 24 50 24 50
label "Vdd" right pdc
box 16 7 19 10
paint ndc
box 17 8 17 8
label "Y" right ndc
box 9 7 12 10
paint ndc
box 10 8 10 8
label "GND" right ndc
box 9 24 12 27
paint pdc
box 10 25 10 25
label "Y" right pdc
box 9 58 12 61
paint pc
box 10 59 10 59
label "A" right pc
box 32 60 35 61
paint m1
box 33 61 33 61
label "B" right m1
port class input
port make
box 32 61 35 64
paint m1
box 33 62 33 62
label "B" right m1
port class input
port make
box 32 64 36 68
paint m1
box 33 65 33 65
label "B" right m1
port class input
port make
box 35 7 36 10
paint m1
box 36 8 36 8
label "Y" right m1
port class output
port make
box 32 7 35 10
paint m1
box 33 8 33 8
label "Y" right m1
port class output
port make
box 32 10 36 11
paint m1
box 33 11 33 11
label "Y" right m1
port class output
port make
box 26 49 27 52
paint m1
box 27 50 27 50
label "Vdd" right m1
box 26 64 27 67
paint m1
box 27 65 27 65
label "Vdd" right m1
box 23 49 26 52
paint m1
box 24 50 24 50
label "Vdd" right m1
box 23 52 26 62
paint m1
box 24 53 24 53
label "Vdd" right m1
box 23 62 27 64
paint m1
box 24 63 24 63
label "Vdd" right m1
box 23 64 26 67
paint m1
box 24 65 24 65
label "Vdd" right m1
box 23 67 27 68
paint m1
box 24 68 24 68
label "Vdd" right m1
box 23 7 26 10
paint m1
box 24 8 24 8
label "GND" right m1
box 23 10 26 17
paint m1
box 24 11 24 11
label "GND" right m1
box 22 49 23 52
paint m1
box 23 50 23 50
label "Vdd" right m1
box 32 4 36 7
paint m1
box 33 5 33 5
label "Y" right m1
port class output
port make
box 23 6 26 7
paint m1
box 24 7 24 7
label "GND" right m1
box 16 7 19 10
paint m1
box 17 8 17 8
label "Y" right m1
port class output
port make
box 16 10 19 11
paint m1
box 17 11 17 11
label "Y" right m1
port class output
port make
box 12 58 13 61
paint m1
box 13 59 13 59
label "A" right m1
port class input
port make
box 11 3 12 6
paint m1
box 12 4 12 4
label "GND" right m1
box 16 6 19 7
paint m1
box 17 7 17 7
label "Y" right m1
port class output
port make
box 9 10 12 17
paint m1
box 10 11 10 11
label "GND" right m1
box 9 17 26 20
paint m1
box 10 18 10 18
label "GND" right m1
box 9 23 12 24
paint m1
box 10 24 10 24
label "Y" right m1
port class output
port make
box 9 24 12 27
paint m1
box 10 25 10 25
label "Y" right m1
port class output
port make
box 9 27 12 28
paint m1
box 10 28 10 28
label "Y" right m1
port class output
port make
box 9 58 12 61
paint m1
box 10 59 10 59
label "A" right m1
port class input
port make
box 8 3 11 6
paint m1
box 9 4 9 4
label "GND" right m1
box 9 7 12 10
paint m1
box 10 8 10 8
label "GND" right m1
box 8 57 13 58
paint m1
box 9 58 9 58
label "A" right m1
port class input
port make
box 8 58 9 61
paint m1
box 9 59 9 59
label "A" right m1
port class input
port make
box 8 61 13 62
paint m1
box 9 62 9 62
label "A" right m1
port class input
port make
box 8 62 12 68
paint m1
box 9 63 9 63
label "A" right m1
port class input
port make
box 6 2 12 3
paint m1
box 7 3 7 3
label "GND" right m1
box 6 3 8 6
paint m1
box 7 4 7 4
label "GND" right m1
box 6 6 12 7
paint m1
box 7 7 7 7
label "GND" right m1
box 6 7 9 8
paint m1
box 7 8 7 8
label "GND" right m1
box 32 7 35 10
paint mcon
box 33 8 33 8
label "Y" right mcon
box 23 64 26 67
paint mcon
box 24 65 24 65
label "Vdd" right mcon
box 16 7 19 10
paint mcon
box 17 8 17 8
label "Y" right mcon
box 9 24 12 27
paint mcon
box 10 25 10 25
label "Y" right mcon
box 8 3 11 6
paint mcon
box 9 4 9 4
label "GND" right mcon
box 35 7 36 10
paint m2
box 36 8 36 8
label "Y" right m2
port class output
port make
box 32 7 35 10
paint m2
box 33 8 33 8
label "Y" right m2
port class output
port make
box 32 11 34 18
paint m2
box 33 12 33 12
label "Y" right m2
port class output
port make
box 31 6 36 7
paint m2
box 32 7 32 7
label "Y" right m2
port class output
port make
box 31 7 32 10
paint m2
box 32 8 32 8
label "Y" right m2
port class output
port make
box 31 10 36 11
paint m2
box 32 11 32 11
label "Y" right m2
port class output
port make
box 26 64 27 67
paint m2
box 27 65 27 65
label "Vdd" right m2
box 19 7 20 10
paint m2
box 20 8 20 8
label "Y" right m2
port class output
port make
box 17 11 19 18
paint m2
box 18 12 18 12
label "Y" right m2
port class output
port make
box 17 18 34 20
paint m2
box 18 19 18 19
label "Y" right m2
port class output
port make
box 17 20 19 24
paint m2
box 18 21 18 21
label "Y" right m2
port class output
port make
box 23 64 26 67
paint m2
box 24 65 24 65
label "Vdd" right m2
box 16 7 19 10
paint m2
box 17 8 17 8
label "Y" right m2
port class output
port make
box 12 24 19 26
paint m2
box 13 25 13 25
label "Y" right m2
port class output
port make
box 12 26 13 27
paint m2
box 13 27 13 27
label "Y" right m2
port class output
port make
box 22 63 27 64
paint m2
box 23 64 23 64
label "Vdd" right m2
box 22 64 23 67
paint m2
box 23 65 23 65
label "Vdd" right m2
box 22 67 27 68
paint m2
box 23 68 23 68
label "Vdd" right m2
box 11 3 12 6
paint m2
box 12 4 12 4
label "GND" right m2
box 15 6 20 7
paint m2
box 16 7 16 7
label "Y" right m2
port class output
port make
box 15 7 16 10
paint m2
box 16 8 16 8
label "Y" right m2
port class output
port make
box 15 10 20 11
paint m2
box 16 11 16 11
label "Y" right m2
port class output
port make
box 9 24 12 27
paint m2
box 10 25 10 25
label "Y" right m2
port class output
port make
box 8 3 11 6
paint m2
box 9 4 9 4
label "GND" right m2
box 8 23 13 24
paint m2
box 9 24 9 24
label "Y" right m2
port class output
port make
box 8 24 9 27
paint m2
box 9 25 9 25
label "Y" right m2
port class output
port make
box 8 27 13 28
paint m2
box 9 28 9 28
label "Y" right m2
port class output
port make
box 6 2 12 3
paint m2
box 7 3 7 3
label "GND" right m2
box 6 3 8 6
paint m2
box 7 4 7 4
label "GND" right m2
box 6 6 12 8
paint m2
box 7 7 7 7
label "GND" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
