# 4to1Mux
4 to 1 Multiplexer
VHDL code for 4 to 1 Multiplexer using dataflow modeling.
This was implemented on Nexys A7 FPGA.
