\hypertarget{group__Peripherals}{}\doxysection{Peripherals}
\label{group__Peripherals}\index{Peripherals@{Peripherals}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__Auxilliary}{Auxilliary}}
\item 
\mbox{\hyperlink{group__GPIO}{G\+P\+IO}}
\item 
\mbox{\hyperlink{group__SYSTIMER}{S\+Y\+S\+T\+I\+M\+ER}}
\item 
\mbox{\hyperlink{group__IRQ}{I\+RQ}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__Peripherals_gac7a1d4c43a8ef81fe4f18a6c49541657}{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}}~(0x20000000)
\begin{DoxyCompactList}\small\item\em The start of physical peripheral memory. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripherals_ga49adb525268a836f74bd190622fa100c}{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR}}~(0x20\+F\+F\+F\+F\+FF)
\begin{DoxyCompactList}\small\item\em The end of physical physical memory. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripherals_ga334b052c50be613285e01548f10ea332}{I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR}}~(0x2000\+B200)
\item 
\#define \mbox{\hyperlink{group__Peripherals_gaf4fff6d032f44ce818e9bcbb4f82baea}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR}}~(0x2000\+B204)
\item 
\#define \mbox{\hyperlink{group__Peripherals_ga9633641d3c1c1f3c450c35cbe28f0df9}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR}}~(0x2000\+B208)
\item 
\#define \mbox{\hyperlink{group__Peripherals_ga2f4ae1371340b17ceff2937ef1ab9ca9}{I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR}}~(0x2000\+B20C)
\item 
\#define \mbox{\hyperlink{group__Peripherals_ga26b03ed5270fb1551038352804cadc9f}{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}}~(0x2000\+B210)
\item 
\#define \mbox{\hyperlink{group__Peripherals_gacc0e8d33bca70be8a8f9e2575fcd9c96}{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}}~(0x2000\+B214)
\item 
\#define \mbox{\hyperlink{group__Peripherals_gaaf40e96e6950110bf3b14a8408bcfad6}{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}}~(0x2000\+B218)
\item 
\#define \mbox{\hyperlink{group__Peripherals_gaa557a70338299ab1f8fcd0862bfebcbd}{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}}~(0x2000\+B21C)
\item 
\#define \mbox{\hyperlink{group__Peripherals_ga22bf9fabec2c703fcce135d5894b79a3}{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}}~(0x2000\+B220)
\item 
\#define \mbox{\hyperlink{group__Peripherals_ga733b1f250b79a62906eca0763189fc79}{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}}~(0x2000\+B224)
\item 
\#define \mbox{\hyperlink{group__Peripherals_ga536add31e36eeec9bbb6506f798d9761}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK}}~(1 $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group__Peripherals_ga0ad6222d2e26c8a0a0353842875077d7}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK}}~(1 $<$$<$ 3)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__Peripherals_ga334b052c50be613285e01548f10ea332}\label{group__Peripherals_ga334b052c50be613285e01548f10ea332}} 
\index{Peripherals@{Peripherals}!IRQ\_BASIC\_PENDING\_ADDR@{IRQ\_BASIC\_PENDING\_ADDR}}
\index{IRQ\_BASIC\_PENDING\_ADDR@{IRQ\_BASIC\_PENDING\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_BASIC\_PENDING\_ADDR}{IRQ\_BASIC\_PENDING\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR~(0x2000\+B200)}



Definition at line 313 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_ga733b1f250b79a62906eca0763189fc79}\label{group__Peripherals_ga733b1f250b79a62906eca0763189fc79}} 
\index{Peripherals@{Peripherals}!IRQ\_DISABLE\_BASIC\_ADDR@{IRQ\_DISABLE\_BASIC\_ADDR}}
\index{IRQ\_DISABLE\_BASIC\_ADDR@{IRQ\_DISABLE\_BASIC\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_DISABLE\_BASIC\_ADDR}{IRQ\_DISABLE\_BASIC\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR~(0x2000\+B224)}



Definition at line 322 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_gaa557a70338299ab1f8fcd0862bfebcbd}\label{group__Peripherals_gaa557a70338299ab1f8fcd0862bfebcbd}} 
\index{Peripherals@{Peripherals}!IRQ\_DISABLE\_IRQ\_1\_ADDR@{IRQ\_DISABLE\_IRQ\_1\_ADDR}}
\index{IRQ\_DISABLE\_IRQ\_1\_ADDR@{IRQ\_DISABLE\_IRQ\_1\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_DISABLE\_IRQ\_1\_ADDR}{IRQ\_DISABLE\_IRQ\_1\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR~(0x2000\+B21C)}



Definition at line 320 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_ga22bf9fabec2c703fcce135d5894b79a3}\label{group__Peripherals_ga22bf9fabec2c703fcce135d5894b79a3}} 
\index{Peripherals@{Peripherals}!IRQ\_DISABLE\_IRQ\_2\_ADDR@{IRQ\_DISABLE\_IRQ\_2\_ADDR}}
\index{IRQ\_DISABLE\_IRQ\_2\_ADDR@{IRQ\_DISABLE\_IRQ\_2\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_DISABLE\_IRQ\_2\_ADDR}{IRQ\_DISABLE\_IRQ\_2\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR~(0x2000\+B220)}



Definition at line 321 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_gaaf40e96e6950110bf3b14a8408bcfad6}\label{group__Peripherals_gaaf40e96e6950110bf3b14a8408bcfad6}} 
\index{Peripherals@{Peripherals}!IRQ\_ENABLE\_BASIC\_ADDR@{IRQ\_ENABLE\_BASIC\_ADDR}}
\index{IRQ\_ENABLE\_BASIC\_ADDR@{IRQ\_ENABLE\_BASIC\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_ENABLE\_BASIC\_ADDR}{IRQ\_ENABLE\_BASIC\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR~(0x2000\+B218)}



Definition at line 319 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_ga26b03ed5270fb1551038352804cadc9f}\label{group__Peripherals_ga26b03ed5270fb1551038352804cadc9f}} 
\index{Peripherals@{Peripherals}!IRQ\_ENABLE\_IRQ\_1\_ADDR@{IRQ\_ENABLE\_IRQ\_1\_ADDR}}
\index{IRQ\_ENABLE\_IRQ\_1\_ADDR@{IRQ\_ENABLE\_IRQ\_1\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_ENABLE\_IRQ\_1\_ADDR}{IRQ\_ENABLE\_IRQ\_1\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR~(0x2000\+B210)}



Definition at line 317 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_gacc0e8d33bca70be8a8f9e2575fcd9c96}\label{group__Peripherals_gacc0e8d33bca70be8a8f9e2575fcd9c96}} 
\index{Peripherals@{Peripherals}!IRQ\_ENABLE\_IRQ\_2\_ADDR@{IRQ\_ENABLE\_IRQ\_2\_ADDR}}
\index{IRQ\_ENABLE\_IRQ\_2\_ADDR@{IRQ\_ENABLE\_IRQ\_2\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_ENABLE\_IRQ\_2\_ADDR}{IRQ\_ENABLE\_IRQ\_2\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR~(0x2000\+B214)}



Definition at line 318 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_ga2f4ae1371340b17ceff2937ef1ab9ca9}\label{group__Peripherals_ga2f4ae1371340b17ceff2937ef1ab9ca9}} 
\index{Peripherals@{Peripherals}!IRQ\_FIQ\_CONTROL\_ADDR@{IRQ\_FIQ\_CONTROL\_ADDR}}
\index{IRQ\_FIQ\_CONTROL\_ADDR@{IRQ\_FIQ\_CONTROL\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_FIQ\_CONTROL\_ADDR}{IRQ\_FIQ\_CONTROL\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR~(0x2000\+B20C)}



Definition at line 316 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_gaf4fff6d032f44ce818e9bcbb4f82baea}\label{group__Peripherals_gaf4fff6d032f44ce818e9bcbb4f82baea}} 
\index{Peripherals@{Peripherals}!IRQ\_PENDING\_1\_ADDR@{IRQ\_PENDING\_1\_ADDR}}
\index{IRQ\_PENDING\_1\_ADDR@{IRQ\_PENDING\_1\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_PENDING\_1\_ADDR}{IRQ\_PENDING\_1\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR~(0x2000\+B204)}



Definition at line 314 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_ga536add31e36eeec9bbb6506f798d9761}\label{group__Peripherals_ga536add31e36eeec9bbb6506f798d9761}} 
\index{Peripherals@{Peripherals}!IRQ\_PENDING\_1\_C1\_MASK@{IRQ\_PENDING\_1\_C1\_MASK}}
\index{IRQ\_PENDING\_1\_C1\_MASK@{IRQ\_PENDING\_1\_C1\_MASK}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_PENDING\_1\_C1\_MASK}{IRQ\_PENDING\_1\_C1\_MASK}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK~(1 $<$$<$ 1)}



Definition at line 330 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_ga0ad6222d2e26c8a0a0353842875077d7}\label{group__Peripherals_ga0ad6222d2e26c8a0a0353842875077d7}} 
\index{Peripherals@{Peripherals}!IRQ\_PENDING\_1\_C3\_MASK@{IRQ\_PENDING\_1\_C3\_MASK}}
\index{IRQ\_PENDING\_1\_C3\_MASK@{IRQ\_PENDING\_1\_C3\_MASK}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_PENDING\_1\_C3\_MASK}{IRQ\_PENDING\_1\_C3\_MASK}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK~(1 $<$$<$ 3)}



Definition at line 331 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_ga9633641d3c1c1f3c450c35cbe28f0df9}\label{group__Peripherals_ga9633641d3c1c1f3c450c35cbe28f0df9}} 
\index{Peripherals@{Peripherals}!IRQ\_PENDING\_2\_ADDR@{IRQ\_PENDING\_2\_ADDR}}
\index{IRQ\_PENDING\_2\_ADDR@{IRQ\_PENDING\_2\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{IRQ\_PENDING\_2\_ADDR}{IRQ\_PENDING\_2\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR~(0x2000\+B208)}



Definition at line 315 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_gac7a1d4c43a8ef81fe4f18a6c49541657}\label{group__Peripherals_gac7a1d4c43a8ef81fe4f18a6c49541657}} 
\index{Peripherals@{Peripherals}!PERIPHERAL\_BASE\_ADDR@{PERIPHERAL\_BASE\_ADDR}}
\index{PERIPHERAL\_BASE\_ADDR@{PERIPHERAL\_BASE\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{PERIPHERAL\_BASE\_ADDR}{PERIPHERAL\_BASE\_ADDR}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR~(0x20000000)}



The start of physical peripheral memory. 



Definition at line 90 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripherals_ga49adb525268a836f74bd190622fa100c}\label{group__Peripherals_ga49adb525268a836f74bd190622fa100c}} 
\index{Peripherals@{Peripherals}!PERIPHERAL\_MAX\_ADDR@{PERIPHERAL\_MAX\_ADDR}}
\index{PERIPHERAL\_MAX\_ADDR@{PERIPHERAL\_MAX\_ADDR}!Peripherals@{Peripherals}}
\doxysubsubsection{\texorpdfstring{PERIPHERAL\_MAX\_ADDR}{PERIPHERAL\_MAX\_ADDR}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR~(0x20\+F\+F\+F\+F\+FF)}



The end of physical physical memory. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 93 of file Arm.\+h.

