{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678856361826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678856361827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 22:59:21 2023 " "Processing started: Tue Mar 14 22:59:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678856361827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856361827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema2 -c problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema2 -c problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856361827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678856362653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678856362653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulosumadorcompletobit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulosumadorcompletobit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloSumadorCompletoBit-arquitecturaModuloSumadorCompletoBit " "Found design unit 1: moduloSumadorCompletoBit-arquitecturaModuloSumadorCompletoBit" {  } { { "moduloSumadorCompletoBit.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloSumadorCompletoBit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678856375375 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloSumadorCompletoBit " "Found entity 1: moduloSumadorCompletoBit" {  } { { "moduloSumadorCompletoBit.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloSumadorCompletoBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678856375375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulosumadorcompletocuatrobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulosumadorcompletocuatrobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloSumadorCompletoCuatroBits-arquitecturaModuloSumadorCompletoCuatroBits " "Found design unit 1: moduloSumadorCompletoCuatroBits-arquitecturaModuloSumadorCompletoCuatroBits" {  } { { "moduloSumadorCompletoCuatroBits.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloSumadorCompletoCuatroBits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678856375379 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloSumadorCompletoCuatroBits " "Found entity 1: moduloSumadorCompletoCuatroBits" {  } { { "moduloSumadorCompletoCuatroBits.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloSumadorCompletoCuatroBits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678856375379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchmodulosumadorcompletocuatrobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchmodulosumadorcompletocuatrobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbenchModuloSumadorCompletoCuatroBits-arquitecturaTestbenchModuloSumadorCompletoCuatroBits " "Found design unit 1: testbenchModuloSumadorCompletoCuatroBits-arquitecturaTestbenchModuloSumadorCompletoCuatroBits" {  } { { "testbenchModuloSumadorCompletoCuatroBits.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/testbenchModuloSumadorCompletoCuatroBits.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678856375384 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbenchModuloSumadorCompletoCuatroBits " "Found entity 1: testbenchModuloSumadorCompletoCuatroBits" {  } { { "testbenchModuloSumadorCompletoCuatroBits.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/testbenchModuloSumadorCompletoCuatroBits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678856375384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodisplaysietesegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulodisplaysietesegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloDisplaySieteSegmentos-arquitecturaModuloDisplaySieteSegmentos " "Found design unit 1: moduloDisplaySieteSegmentos-arquitecturaModuloDisplaySieteSegmentos" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678856375387 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloDisplaySieteSegmentos " "Found entity 1: moduloDisplaySieteSegmentos" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678856375387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file problema2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 problema2-arquitecturaProblema2 " "Found design unit 1: problema2-arquitecturaProblema2" {  } { { "problema2.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/problema2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678856375391 ""} { "Info" "ISGN_ENTITY_NAME" "1 problema2 " "Found entity 1: problema2" {  } { { "problema2.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/problema2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678856375391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problema2 " "Elaborating entity \"problema2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678856375609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloSumadorCompletoCuatroBits moduloSumadorCompletoCuatroBits:instanciaModuloSumadorCompletoCuatroBits " "Elaborating entity \"moduloSumadorCompletoCuatroBits\" for hierarchy \"moduloSumadorCompletoCuatroBits:instanciaModuloSumadorCompletoCuatroBits\"" {  } { { "problema2.vhd" "instanciaModuloSumadorCompletoCuatroBits" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/problema2.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678856375673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloSumadorCompletoBit moduloSumadorCompletoCuatroBits:instanciaModuloSumadorCompletoCuatroBits\|moduloSumadorCompletoBit:sumador0 " "Elaborating entity \"moduloSumadorCompletoBit\" for hierarchy \"moduloSumadorCompletoCuatroBits:instanciaModuloSumadorCompletoCuatroBits\|moduloSumadorCompletoBit:sumador0\"" {  } { { "moduloSumadorCompletoCuatroBits.vhd" "sumador0" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloSumadorCompletoCuatroBits.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678856375716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDisplaySieteSegmentos moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos " "Elaborating entity \"moduloDisplaySieteSegmentos\" for hierarchy \"moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos\"" {  } { { "problema2.vhd" "instanciaModuloDisplaySieteSegmentos" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/problema2.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678856375758 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sieteSegmentos0 moduloDisplaySieteSegmentos.vhd(16) " "VHDL Process Statement warning at moduloDisplaySieteSegmentos.vhd(16): inferring latch(es) for signal or variable \"sieteSegmentos0\", which holds its previous value in one or more paths through the process" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678856375763 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sieteSegmentos1 moduloDisplaySieteSegmentos.vhd(16) " "VHDL Process Statement warning at moduloDisplaySieteSegmentos.vhd(16): inferring latch(es) for signal or variable \"sieteSegmentos1\", which holds its previous value in one or more paths through the process" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678856375763 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos1\[0\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos1\[0\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375764 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos1\[1\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos1\[1\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375764 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos1\[2\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos1\[2\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375764 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos1\[3\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos1\[3\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375764 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos1\[4\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos1\[4\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375764 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos1\[5\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos1\[5\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375764 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos1\[6\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos1\[6\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375765 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos0\[0\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos0\[0\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375765 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos0\[1\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos0\[1\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375765 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos0\[2\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos0\[2\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375765 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos0\[3\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos0\[3\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375765 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos0\[4\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos0\[4\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375765 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos0\[5\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos0\[5\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375766 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sieteSegmentos0\[6\] moduloDisplaySieteSegmentos.vhd(16) " "Inferred latch for \"sieteSegmentos0\[6\]\" at moduloDisplaySieteSegmentos.vhd(16)" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856375766 "|problema2|moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos\|sieteSegmentos0\[2\] moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos\|sieteSegmentos0\[1\] " "Duplicate LATCH primitive \"moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos\|sieteSegmentos0\[2\]\" merged with LATCH primitive \"moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos\|sieteSegmentos0\[1\]\"" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678856376561 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos\|sieteSegmentos0\[5\] moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos\|sieteSegmentos0\[4\] " "Duplicate LATCH primitive \"moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos\|sieteSegmentos0\[5\]\" merged with LATCH primitive \"moduloDisplaySieteSegmentos:instanciaModuloDisplaySieteSegmentos\|sieteSegmentos0\[4\]\"" {  } { { "moduloDisplaySieteSegmentos.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/moduloDisplaySieteSegmentos.vhd" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678856376561 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1678856376561 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sieteSegmentos0\[6\] VCC " "Pin \"sieteSegmentos0\[6\]\" is stuck at VCC" {  } { { "problema2.vhd" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/problema2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678856376591 "|problema2|sieteSegmentos0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678856376591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678856376692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678856377233 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678856377233 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678856377420 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678856377420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678856377420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678856377420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678856377455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 22:59:37 2023 " "Processing ended: Tue Mar 14 22:59:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678856377455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678856377455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678856377455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678856377455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678856379556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678856379557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 22:59:38 2023 " "Processing started: Tue Mar 14 22:59:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678856379557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678856379557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off problema2 -c problema2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off problema2 -c problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678856379557 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678856379789 ""}
{ "Info" "0" "" "Project  = problema2" {  } {  } 0 0 "Project  = problema2" 0 0 "Fitter" 0 0 1678856379790 ""}
{ "Info" "0" "" "Revision = problema2" {  } {  } 0 0 "Revision = problema2" 0 0 "Fitter" 0 0 1678856379790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678856380003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678856380004 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "problema2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"problema2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678856380016 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1678856380099 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1678856380099 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678856380604 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678856380634 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678856380850 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678856394493 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678856394530 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678856394533 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678856394534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678856394534 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678856394534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678856394534 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678856394535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678856394535 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678856394535 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678856394535 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678856394566 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "problema2.sdc " "Synopsys Design Constraints File file not found: 'problema2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678856401826 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678856401826 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1678856401826 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1678856401827 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678856401828 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1678856401828 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678856401828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678856401831 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1678856401945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678856403640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678856405284 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678856405768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678856405768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678856406753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678856411008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678856411008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678856411380 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1678856411380 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678856411380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678856411388 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678856412866 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678856412915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678856413386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678856413386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678856413835 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678856416696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/output_files/problema2.fit.smsg " "Generated suppressed messages file C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/output_files/problema2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678856417128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6910 " "Peak virtual memory: 6910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678856417877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 23:00:17 2023 " "Processing ended: Tue Mar 14 23:00:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678856417877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678856417877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678856417877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678856417877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678856420046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678856420047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 23:00:19 2023 " "Processing started: Tue Mar 14 23:00:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678856420047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678856420047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off problema2 -c problema2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off problema2 -c problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678856420047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678856421310 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678856427690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678856428255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 23:00:28 2023 " "Processing ended: Tue Mar 14 23:00:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678856428255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678856428255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678856428255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678856428255 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678856428947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678856430058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678856430059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 23:00:29 2023 " "Processing started: Tue Mar 14 23:00:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678856430059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678856430059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta problema2 -c problema2 " "Command: quartus_sta problema2 -c problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678856430060 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678856430354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678856431271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678856431271 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1678856431344 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1678856431344 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "problema2.sdc " "Synopsys Design Constraints File file not found: 'problema2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678856432143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678856432144 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1678856432144 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1678856432145 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678856432145 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1678856432145 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678856432146 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1678856432164 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678856432170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856432172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856432247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856432255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856432265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856432272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856432281 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678856432291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678856432346 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678856433268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678856433403 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1678856433403 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1678856433403 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1678856433403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856433405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856433416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856433425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856433431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856433438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856433444 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678856433452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678856433634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678856434325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678856434398 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1678856434398 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1678856434398 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1678856434398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856434405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856434415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856434421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856434430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856434436 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678856434447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678856434629 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1678856434629 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1678856434629 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1678856434629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856434639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856434647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856434690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856434701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678856434735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678856436592 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678856436593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5156 " "Peak virtual memory: 5156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678856436684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 23:00:36 2023 " "Processing ended: Tue Mar 14 23:00:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678856436684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678856436684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678856436684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678856436684 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1678856438226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678856438227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 23:00:38 2023 " "Processing started: Tue Mar 14 23:00:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678856438227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678856438227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off problema2 -c problema2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off problema2 -c problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678856438227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1678856439785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema2.vho C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/simulation/modelsim/ simulation " "Generated file problema2.vho in folder \"C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio2/problema2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678856439915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678856440028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 23:00:40 2023 " "Processing ended: Tue Mar 14 23:00:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678856440028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678856440028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678856440028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678856440028 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678856440735 ""}
