<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='83' type='int64_t llvm::SIRegisterInfo::getMUBUFInstrOffset(const llvm::MachineInstr * MI) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='308' ll='314' type='int64_t llvm::SIRegisterInfo::getMUBUFInstrOffset(const llvm::MachineInstr * MI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='325' u='c' c='_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='332' u='c' c='_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='416' u='c' c='_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl'/>
