Error en compilacion.
Error GCC: 
cc1: warning: this target machine does not have delayed branches
lto1: warning: this target machine does not have delayed branches
lto1: warning: this target machine does not have delayed branches

Salida GCC:

Linea de compilacion:
gcc ../benchmarks/treebench.c  -o /home/sergio/Documents/TFG/TFG-optimization/output/Ejecucion28-8-2021_11:56:6/Gen2/Cromosoma12/Cromosoma12  -fassociative-math -fauto-inc-dec -fbranch-target-load-optimize2 -fcaller-saves -fcode-hoisting -fcprop-registers -fcx-limited-range -fdce -fdelayed-branch -fdelete-null-pointer-checks -fdse -fearly-inlining -fexpensive-optimizations -ffast-math -ffat-lto-objects -fforward-propagate -ffunction-sections -fgcse -fgcse-after-reload -fgcse-las -fgcse-lm -fhoist-adjacent-loads -fif-conversion -finline-functions -finline-functions-called-once -fipa-cp -fipa-cp-clone -fipa-profile -fipa-pta -fipa-reference-addressable -fipa-vrp -fira-loop-pressure -fisolate-erroneous-paths-attribute -fisolate-erroneous-paths-dereference -floop-interchange -floop-nest-optimize -floop-parallelize-all -floop-strip-mine -floop-unroll-and-jam -flra-remat -flto -fmodulo-sched -fno-defer-pop -fno-fp-int-builtin-inexact -fno-inline -fno-ira-share-save-slots -fno-peephole -fno-peephole2 -fno-sched-interblock -fno-sched-spec -fno-signed-zeros -foptimize-sibling-calls -fpartial-inlining -fpeel-loops -fpredictive-commoning -frename-registers -freorder-blocks -freorder-blocks-and-partition -freorder-functions -frerun-cse-after-loop -freschedule-modulo-scheduled-loops -fsave-optimization-record -fsched-critical-path-heuristic -fsched-pressure -fsched-rank-heuristic -fsched-spec-load -fsched-spec-load-dangerous -fschedule-fusion -fschedule-insns -fschedule-insns2 -fsel-sched-pipelining -fsel-sched-pipelining-outer-loops -fselective-scheduling -fsemantic-interposition -fshrink-wrap-separate -fsplit-ivs-in-unroller -fsplit-loops -fsplit-wide-types -fssa-backprop -fstrict-aliasing -ftracer -ftree-ccp -ftree-ch -ftree-coalesce-vars -ftree-copy-prop -ftree-dce -ftree-dominator-opts -ftree-fre -ftree-loop-ivcanon -ftree-loop-linear -ftree-loop-optimize -ftree-loop-vectorize -ftree-partial-pre -ftree-pre -ftree-scev-cprop -ftree-sink -ftree-slsr -ftree-sra -ftree-ter -ftree-vectorize -ftree-vrp -funconstrained-commons -funit-at-a-time -funswitch-loops -fuse-linker-plugin -fvariable-expansion-in-unroller -fvect-cost-model -fvpt -fwhole-program -falign-loops=13266 -finline-limit=18853 -fsched-stalled-insns-dep=4166 -fsched-stalled-insns=53001 -ftree-parallelize-loops=3 -ffp-contract=on -flto-partition=one 