Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov  6 20:20:45 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.111        0.000                      0                  504        0.003        0.000                      0                  504        0.538        0.000                       0                   246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clk_camera_cw_fast   {0.000 2.500}        5.000           200.000         
  clk_mig_cw_fast      {0.000 2.500}        5.000           200.000         
  clk_xc_cw_fast       {0.000 20.000}       40.000          25.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast            3.111        0.000                      0                  320        0.134        0.000                      0                  320        3.000        0.000                       0                   140  
    clk_pixel_cw_hdmi        7.732        0.000                      0                  184        0.003        0.000                      0                  184        6.234        0.000                       0                    85  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clk_camera_cw_fast                                                                                                                                                     2.845        0.000                       0                     2  
  clk_mig_cw_fast                                                                                                                                                        2.845        0.000                       0                     2  
  clk_xc_cw_fast                                                                                                                                                        37.845        0.000                       0                     2  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751                wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000                wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000                wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        3.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 counter_8khz_trigger/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_8khz_trigger/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 3.306ns (53.006%)  route 2.931ns (46.994%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 7.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.108ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout1_buf/O
                         net (fo=138, unplaced)       0.584    -3.108    counter_8khz_trigger/clk_100
                         FDRE                                         r  counter_8khz_trigger/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.652 r  counter_8khz_trigger/count_reg[4]/Q
                         net (fo=3, unplaced)         1.001    -1.651    counter_8khz_trigger/trigger_count[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697    -0.954 r  counter_8khz_trigger/count1_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.009    -0.945    counter_8khz_trigger/count1_carry_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.831 r  counter_8khz_trigger/count1_carry_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -0.831    counter_8khz_trigger/count1_carry_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.717 r  counter_8khz_trigger/count1_carry_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    -0.717    counter_8khz_trigger/count1_carry_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.603 r  counter_8khz_trigger/count1_carry__0_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    -0.603    counter_8khz_trigger/count1_carry__0_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.489 r  counter_8khz_trigger/count1_carry__0_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    -0.489    counter_8khz_trigger/count1_carry__0_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.375 r  counter_8khz_trigger/count1_carry__1_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    -0.375    counter_8khz_trigger/count1_carry__1_i_9_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    -0.027 r  counter_8khz_trigger/count1_carry__1_i_10/O[1]
                         net (fo=2, unplaced)         0.622     0.595    counter_8khz_trigger/p_0_in[26]
                         LUT2 (Prop_lut2_I0_O)        0.332     0.927 r  counter_8khz_trigger/count1_carry__2_i_3/O
                         net (fo=1, unplaced)         0.000     0.927    counter_8khz_trigger/count1_carry__2_i_3_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.593     1.520 r  counter_8khz_trigger/count1_carry__2/CO[2]
                         net (fo=1, unplaced)         0.452     1.972    counter_8khz_trigger/count1_carry__2_n_1
                         LUT2 (Prop_lut2_I1_O)        0.310     2.282 r  counter_8khz_trigger/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     3.129    counter_8khz_trigger/count[0]_i_1_n_0
                         FDRE                                         r  counter_8khz_trigger/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893     5.916 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.676    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091     6.767 r  wizard_migcam/clkout1_buf/O
                         net (fo=138, unplaced)       0.439     7.206    counter_8khz_trigger/clk_100
                         FDRE                                         r  counter_8khz_trigger/count_reg[0]/C
                         clock pessimism             -0.459     6.747    
                         clock uncertainty           -0.074     6.674    
                         FDRE (Setup_fdre_C_R)       -0.433     6.241    counter_8khz_trigger/count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  3.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart_to_comp/data_to_send_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_to_comp/data_to_send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.719    -1.397 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_migcam/clkout1_buf/O
                         net (fo=138, unplaced)       0.114    -0.919    uart_to_comp/clk_100
                         FDRE                                         r  uart_to_comp/data_to_send_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.778 r  uart_to_comp/data_to_send_reg[1]/Q
                         net (fo=1, unplaced)         0.131    -0.647    uart_to_comp/data_to_send_reg_n_0_[1]
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.549 r  uart_to_comp/data_to_send[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.549    uart_to_comp/data_to_send[0]_i_1_n_0
                         FDRE                                         r  uart_to_comp/data_to_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.885    -1.230 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_migcam/clkout1_buf/O
                         net (fo=138, unplaced)       0.259    -0.587    uart_to_comp/clk_100
                         FDRE                                         r  uart_to_comp/data_to_send_reg[0]/C
                         clock pessimism             -0.187    -0.774    
                         FDRE (Hold_fdre_C_D)         0.091    -0.683    uart_to_comp/data_to_send_reg[0]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        7.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 my_pong/paddle_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_pong/puck_x_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 2.027ns (39.139%)  route 3.152ns (60.861%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns = ( 10.890 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.892ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout1_buf/O
                         net (fo=138, unplaced)       0.584    -3.108    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -4.587 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_hdmi/clkout1_buf/O
                         net (fo=84, unplaced)        0.800    -2.892    my_pong/clk_pixel
                         FDRE                                         r  my_pong/paddle_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.436 f  my_pong/paddle_y_reg[2]/Q
                         net (fo=9, unplaced)         0.782    -1.654    my_pong/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.323    -1.331 r  my_pong/puck_overlap1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    -1.331    my_pong/puck_overlap1_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534    -0.797 r  my_pong/puck_overlap1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    -0.788    my_pong/puck_overlap1_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.674 r  my_pong/puck_overlap1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    -0.674    my_pong/puck_overlap1_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.560 r  my_pong/puck_overlap1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    -0.560    my_pong/puck_overlap1_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.446 f  my_pong/puck_overlap1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     0.472    my_pong/puck_overlap115_in
                         LUT5 (Prop_lut5_I2_O)        0.124     0.596 f  my_pong/dir_x_i_2/O
                         net (fo=2, unplaced)         0.460     1.056    my_pong/dir_x_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.180 f  my_pong/puck_x[10]_i_2/O
                         net (fo=3, unplaced)         0.467     1.647    my_pong/puck_x[10]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.771 r  my_pong/puck_x[10]_i_1/O
                         net (fo=10, unplaced)        0.516     2.287    my_pong/puck_x[10]_i_1_n_0
                         FDRE                                         r  my_pong/puck_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893     9.384 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_migcam/clkout1_buf/O
                         net (fo=138, unplaced)       0.439    10.674    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290     9.384 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_hdmi/clkout1_buf/O
                         net (fo=84, unplaced)        0.655    10.890    my_pong/clk_pixel
                         FDRE                                         r  my_pong/puck_x_reg[10]/C
                         clock pessimism             -0.459    10.431    
                         clock uncertainty           -0.210    10.221    
                         FDRE (Setup_fdre_C_CE)      -0.202    10.019    my_pong/puck_x_reg[10]
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  7.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.239ns (33.796%)  route 0.468ns (66.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.719    -1.397 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_migcam/clkout1_buf/O
                         net (fo=138, unplaced)       0.114    -0.919    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477    -1.397 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_hdmi/clkout1_buf/O
                         net (fo=84, unplaced)        0.210    -0.824    red_ser/clk_pixel
                         FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, unplaced)         0.131    -0.551    red_ser/blue_ser/pwup_rst
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.453 r  red_ser/primary_i_1/O
                         net (fo=6, unplaced)         0.337    -0.116    blue_ser/RST0
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.885    -1.230 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_migcam/clkout1_buf/O
                         net (fo=138, unplaced)       0.259    -0.587    wizard_hdmi/clk_100
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643    -1.230 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_hdmi/clkout1_buf/O
                         net (fo=84, unplaced)        0.355    -0.491    blue_ser/clk_pixel
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/CLKDIV
                         clock pessimism             -0.187    -0.679    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559    -0.120    blue_ser/primary
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313               wizard_hdmi/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892              wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234                mvg/hcount_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234                mvg/hcount_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538                wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666              wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_camera_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_camera_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845                wizard_migcam/clkout3_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000              wizard_migcam/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_mig_cw_fast
  To Clock:  clk_mig_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mig_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845                wizard_migcam/clkout2_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000              wizard_migcam/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_xc_cw_fast
  To Clock:  clk_xc_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xc_cw_fast
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845               wizard_migcam/clkout4_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       40.000      120.000              wizard_migcam/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633               wizard_migcam/plle2_adv_inst/CLKFBIN



