{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 23:33:32 2019 " "Info: Processing started: Mon Dec 09 23:33:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomplement.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file twoscomplement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComplement-behave " "Info: Found design unit 1: TwosComplement-behave" {  } { { "TwosComplement.vhd" "" { Text "//Mac/Home/Desktop/ALU/TwosComplement.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Info: Found entity 1: TwosComplement" {  } { { "TwosComplement.vhd" "" { Text "//Mac/Home/Desktop/ALU/TwosComplement.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equality.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file equality.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Equality-behave " "Info: Found design unit 1: Equality-behave" {  } { { "Equality.vhd" "" { Text "//Mac/Home/Desktop/ALU/Equality.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Equality " "Info: Found entity 1: Equality" {  } { { "Equality.vhd" "" { Text "//Mac/Home/Desktop/ALU/Equality.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msblsb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file msblsb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSBLSB-behave " "Info: Found design unit 1: MSBLSB-behave" {  } { { "MSBLSB.vhd" "" { Text "//Mac/Home/Desktop/ALU/MSBLSB.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MSBLSB " "Info: Found entity 1: MSBLSB" {  } { { "MSBLSB.vhd" "" { Text "//Mac/Home/Desktop/ALU/MSBLSB.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maximum.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maximum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maximum-behave " "Info: Found design unit 1: Maximum-behave" {  } { { "Maximum.vhd" "" { Text "//Mac/Home/Desktop/ALU/Maximum.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Maximum " "Info: Found entity 1: Maximum" {  } { { "Maximum.vhd" "" { Text "//Mac/Home/Desktop/ALU/Maximum.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minimum.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minimum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Minimum-behave " "Info: Found design unit 1: Minimum-behave" {  } { { "Minimum.vhd" "" { Text "//Mac/Home/Desktop/ALU/Minimum.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Minimum " "Info: Found entity 1: Minimum" {  } { { "Minimum.vhd" "" { Text "//Mac/Home/Desktop/ALU/Minimum.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitaddition.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file eightbitaddition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitAddition-behave " "Info: Found design unit 1: EightBitAddition-behave" {  } { { "EightBitAddition.vhd" "" { Text "//Mac/Home/Desktop/ALU/EightBitAddition.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EightBitAddition " "Info: Found entity 1: EightBitAddition" {  } { { "EightBitAddition.vhd" "" { Text "//Mac/Home/Desktop/ALU/EightBitAddition.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subtraction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtraction-behave " "Info: Found design unit 1: Subtraction-behave" {  } { { "Subtraction.vhd" "" { Text "//Mac/Home/Desktop/ALU/Subtraction.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Subtraction " "Info: Found entity 1: Subtraction" {  } { { "Subtraction.vhd" "" { Text "//Mac/Home/Desktop/ALU/Subtraction.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file increment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Increment-behave " "Info: Found design unit 1: Increment-behave" {  } { { "Increment.vhd" "" { Text "//Mac/Home/Desktop/ALU/Increment.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Info: Found entity 1: Increment" {  } { { "Increment.vhd" "" { Text "//Mac/Home/Desktop/ALU/Increment.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrement.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decrement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decrement-behave " "Info: Found design unit 1: Decrement-behave" {  } { { "Decrement.vhd" "" { Text "//Mac/Home/Desktop/ALU/Decrement.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decrement " "Info: Found entity 1: Decrement" {  } { { "Decrement.vhd" "" { Text "//Mac/Home/Desktop/ALU/Decrement.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circularrightshift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file circularrightshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircularRightShift-behave " "Info: Found design unit 1: CircularRightShift-behave" {  } { { "CircularRightShift.vhd" "" { Text "//Mac/Home/Desktop/ALU/CircularRightShift.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CircularRightShift " "Info: Found entity 1: CircularRightShift" {  } { { "CircularRightShift.vhd" "" { Text "//Mac/Home/Desktop/ALU/CircularRightShift.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circularleftshift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file circularleftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircularLeftShift-behave " "Info: Found design unit 1: CircularLeftShift-behave" {  } { { "CircularLeftShift.vhd" "" { Text "//Mac/Home/Desktop/ALU/CircularLeftShift.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CircularLeftShift " "Info: Found entity 1: CircularLeftShift" {  } { { "CircularLeftShift.vhd" "" { Text "//Mac/Home/Desktop/ALU/CircularLeftShift.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addition-behave " "Info: Found design unit 1: Addition-behave" {  } { { "Addition.vhd" "" { Text "//Mac/Home/Desktop/ALU/Addition.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Addition " "Info: Found entity 1: Addition" {  } { { "Addition.vhd" "" { Text "//Mac/Home/Desktop/ALU/Addition.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-behave " "Info: Found design unit 1: FullAdder-behave" {  } { { "FullAdder.vhd" "" { Text "//Mac/Home/Desktop/ALU/FullAdder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "//Mac/Home/Desktop/ALU/FullAdder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_group_03.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_group_03.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Group_03-arch_ALU " "Info: Found design unit 1: ALU_Group_03-arch_ALU" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Group_03 " "Info: Found entity 1: ALU_Group_03" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_Group_03 " "Info: Elaborating entity \"ALU_Group_03\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ALU_Group_03.vhd(97) " "Warning (10631): VHDL Process Statement warning at ALU_Group_03.vhd(97): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Oint ALU_Group_03.vhd(97) " "Warning (10631): VHDL Process Statement warning at ALU_Group_03.vhd(97): inferring latch(es) for signal or variable \"Oint\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[0\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[0\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[1\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[1\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[2\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[2\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[3\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[3\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[4\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[4\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[5\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[5\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[6\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[6\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[7\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[7\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[8\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[8\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[9\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[9\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[10\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[10\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[11\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[11\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[12\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[12\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[13\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[13\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[14\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[14\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[15\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[15\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[16\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[16\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[17\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[17\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[18\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[18\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[19\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[19\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[20\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[20\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[21\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[21\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[22\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[22\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[23\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[23\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[24\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[24\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[25\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[25\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[26\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[26\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[27\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[27\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[28\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[28\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[29\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[29\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[30\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[30\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Oint\[31\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"Oint\[31\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[0\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[1\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[2\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[3\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[4\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[5\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[6\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[7\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[8\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] ALU_Group_03.vhd(97) " "Info (10041): Inferred latch for \"output\[9\]\" at ALU_Group_03.vhd(97)" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement TwosComplement:u1 " "Info: Elaborating entity \"TwosComplement\" for hierarchy \"TwosComplement:u1\"" {  } { { "ALU_Group_03.vhd" "u1" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAddition TwosComplement:u1\|EightBitAddition:u1 " "Info: Elaborating entity \"EightBitAddition\" for hierarchy \"TwosComplement:u1\|EightBitAddition:u1\"" {  } { { "TwosComplement.vhd" "u1" { Text "//Mac/Home/Desktop/ALU/TwosComplement.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Equality Equality:u2 " "Info: Elaborating entity \"Equality\" for hierarchy \"Equality:u2\"" {  } { { "ALU_Group_03.vhd" "u2" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSBLSB MSBLSB:u3 " "Info: Elaborating entity \"MSBLSB\" for hierarchy \"MSBLSB:u3\"" {  } { { "ALU_Group_03.vhd" "u3" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maximum Maximum:u4 " "Info: Elaborating entity \"Maximum\" for hierarchy \"Maximum:u4\"" {  } { { "ALU_Group_03.vhd" "u4" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtraction Maximum:u4\|Subtraction:u1 " "Info: Elaborating entity \"Subtraction\" for hierarchy \"Maximum:u4\|Subtraction:u1\"" {  } { { "Maximum.vhd" "u1" { Text "//Mac/Home/Desktop/ALU/Maximum.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DC Subtraction.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at Subtraction.vhd(26): object \"DC\" assigned a value but never read" {  } { { "Subtraction.vhd" "" { Text "//Mac/Home/Desktop/ALU/Subtraction.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Minimum Minimum:u5 " "Info: Elaborating entity \"Minimum\" for hierarchy \"Minimum:u5\"" {  } { { "ALU_Group_03.vhd" "u5" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrement Decrement:u8 " "Info: Elaborating entity \"Decrement\" for hierarchy \"Decrement:u8\"" {  } { { "ALU_Group_03.vhd" "u8" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment Increment:u9 " "Info: Elaborating entity \"Increment\" for hierarchy \"Increment:u9\"" {  } { { "ALU_Group_03.vhd" "u9" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircularRightShift CircularRightShift:u12 " "Info: Elaborating entity \"CircularRightShift\" for hierarchy \"CircularRightShift:u12\"" {  } { { "ALU_Group_03.vhd" "u12" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "output\[8\] output\[7\] " "Info: Duplicate LATCH primitive \"output\[8\]\" merged with LATCH primitive \"output\[7\]\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "output\[9\] output\[7\] " "Info: Duplicate LATCH primitive \"output\[9\]\" merged with LATCH primitive \"output\[7\]\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[8\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[8\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[31\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[31\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[30\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[30\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[29\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[29\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[28\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[28\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[27\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[27\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[26\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[26\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[25\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[25\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[24\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[24\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[23\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[23\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[22\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[22\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[21\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[21\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[20\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[20\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[19\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[19\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[18\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[18\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[17\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[17\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[16\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[16\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[15\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[15\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[14\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[14\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[13\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[13\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[12\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[12\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[11\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[11\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[10\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[10\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Oint\[9\]\$latch Oint\[7\]\$latch " "Info: Duplicate LATCH primitive \"Oint\[9\]\$latch\" merged with LATCH primitive \"Oint\[7\]\$latch\"" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Info: Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Info: Implemented 170 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 23:33:34 2019 " "Info: Processing ended: Mon Dec 09 23:33:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 23:33:40 2019 " "Info: Processing started: Mon Dec 09 23:33:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"ALU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "Critical Warning: No exact pin location assignment(s) for 62 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[0\] " "Info: Pin O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { O[0] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[1\] " "Info: Pin O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { O[1] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[2\] " "Info: Pin O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { O[2] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[3\] " "Info: Pin O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { O[3] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[4\] " "Info: Pin O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { O[4] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[5\] " "Info: Pin O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { O[5] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[6\] " "Info: Pin O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { O[6] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[7\] " "Info: Pin O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { O[7] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[8\] " "Info: Pin O\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { O[8] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[9\] " "Info: Pin O\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { O[9] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { O[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[0\] " "Info: Pin Oint\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[0] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[1\] " "Info: Pin Oint\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[1] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[2\] " "Info: Pin Oint\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[2] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[3\] " "Info: Pin Oint\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[3] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[4\] " "Info: Pin Oint\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[4] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[5\] " "Info: Pin Oint\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[5] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[6\] " "Info: Pin Oint\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[6] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[7\] " "Info: Pin Oint\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[7] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[8\] " "Info: Pin Oint\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[8] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[9\] " "Info: Pin Oint\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[9] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[10\] " "Info: Pin Oint\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[10] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[11\] " "Info: Pin Oint\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[11] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[12\] " "Info: Pin Oint\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[12] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[13\] " "Info: Pin Oint\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[13] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[14\] " "Info: Pin Oint\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[14] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[15\] " "Info: Pin Oint\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[15] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[16\] " "Info: Pin Oint\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[16] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[17\] " "Info: Pin Oint\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[17] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[18\] " "Info: Pin Oint\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[18] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[19\] " "Info: Pin Oint\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[19] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[20\] " "Info: Pin Oint\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[20] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[21\] " "Info: Pin Oint\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[21] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[22\] " "Info: Pin Oint\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[22] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[23\] " "Info: Pin Oint\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[23] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[24\] " "Info: Pin Oint\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[24] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[25\] " "Info: Pin Oint\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[25] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[26\] " "Info: Pin Oint\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[26] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[27\] " "Info: Pin Oint\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[27] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[28\] " "Info: Pin Oint\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[28] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[29\] " "Info: Pin Oint\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[29] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[30\] " "Info: Pin Oint\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[30] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Oint\[31\] " "Info: Pin Oint\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Oint[31] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[0] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Info: Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { C[0] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Info: Pin C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { C[3] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[2] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[7] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[7] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[2] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[4] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[3] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[3] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[4] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[6] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[5] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[5] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[6] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[1] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[1] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[0] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Info: Pin C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { C[2] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Info: Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { C[1] } } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux20~0  " "Info: Automatically promoted node Mux20~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux20~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/ALU/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "62 unused 3.3V 20 42 0 " "Info: Number of I/O pins in group: 62 (unused VREF, 3.3V VCCIO, 20 input, 42 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.675 ns register register " "Info: Estimated most critical path is register to register delay of 0.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[0\] 1 REG LAB_X2_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y10; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 0.675 ns Oint\[0\]\$latch 2 REG LAB_X2_Y10 1 " "Info: 2: + IC(0.154 ns) + CELL(0.521 ns) = 0.675 ns; Loc. = LAB_X2_Y10; Fanout = 1; REG Node = 'Oint\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 77.19 % ) " "Info: Total cell delay = 0.521 ns ( 77.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.154 ns ( 22.81 % ) " "Info: Total interconnect delay = 0.154 ns ( 22.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { output[0] Oint[0]$latch } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X11_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Warning: Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[0\] 0 " "Info: Pin \"O\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[1\] 0 " "Info: Pin \"O\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[2\] 0 " "Info: Pin \"O\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[3\] 0 " "Info: Pin \"O\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[4\] 0 " "Info: Pin \"O\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[5\] 0 " "Info: Pin \"O\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[6\] 0 " "Info: Pin \"O\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[7\] 0 " "Info: Pin \"O\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[8\] 0 " "Info: Pin \"O\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[9\] 0 " "Info: Pin \"O\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[0\] 0 " "Info: Pin \"Oint\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[1\] 0 " "Info: Pin \"Oint\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[2\] 0 " "Info: Pin \"Oint\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[3\] 0 " "Info: Pin \"Oint\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[4\] 0 " "Info: Pin \"Oint\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[5\] 0 " "Info: Pin \"Oint\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[6\] 0 " "Info: Pin \"Oint\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[7\] 0 " "Info: Pin \"Oint\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[8\] 0 " "Info: Pin \"Oint\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[9\] 0 " "Info: Pin \"Oint\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[10\] 0 " "Info: Pin \"Oint\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[11\] 0 " "Info: Pin \"Oint\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[12\] 0 " "Info: Pin \"Oint\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[13\] 0 " "Info: Pin \"Oint\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[14\] 0 " "Info: Pin \"Oint\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[15\] 0 " "Info: Pin \"Oint\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[16\] 0 " "Info: Pin \"Oint\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[17\] 0 " "Info: Pin \"Oint\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[18\] 0 " "Info: Pin \"Oint\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[19\] 0 " "Info: Pin \"Oint\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[20\] 0 " "Info: Pin \"Oint\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[21\] 0 " "Info: Pin \"Oint\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[22\] 0 " "Info: Pin \"Oint\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[23\] 0 " "Info: Pin \"Oint\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[24\] 0 " "Info: Pin \"Oint\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[25\] 0 " "Info: Pin \"Oint\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[26\] 0 " "Info: Pin \"Oint\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[27\] 0 " "Info: Pin \"Oint\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[28\] 0 " "Info: Pin \"Oint\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[29\] 0 " "Info: Pin \"Oint\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[30\] 0 " "Info: Pin \"Oint\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Oint\[31\] 0 " "Info: Pin \"Oint\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 23:33:43 2019 " "Info: Processing ended: Mon Dec 09 23:33:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 23:33:50 2019 " "Info: Processing started: Mon Dec 09 23:33:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 23:33:51 2019 " "Info: Processing ended: Mon Dec 09 23:33:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 23:33:59 2019 " "Info: Processing started: Mon Dec 09 23:33:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "output\[0\] " "Warning: Node \"output\[0\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[1\] " "Warning: Node \"output\[1\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[2\] " "Warning: Node \"output\[2\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[3\] " "Warning: Node \"output\[3\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[4\] " "Warning: Node \"output\[4\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[5\] " "Warning: Node \"output\[5\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[6\] " "Warning: Node \"output\[6\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[7\] " "Warning: Node \"output\[7\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[0\]\$latch " "Warning: Node \"Oint\[0\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[1\]\$latch " "Warning: Node \"Oint\[1\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[2\]\$latch " "Warning: Node \"Oint\[2\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[3\]\$latch " "Warning: Node \"Oint\[3\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[4\]\$latch " "Warning: Node \"Oint\[4\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[5\]\$latch " "Warning: Node \"Oint\[5\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[6\]\$latch " "Warning: Node \"Oint\[6\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[7\]\$latch " "Warning: Node \"Oint\[7\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C\[3\] " "Info: Assuming node \"C\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C\[0\] " "Info: Assuming node \"C\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C\[2\] " "Info: Assuming node \"C\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C\[1\] " "Info: Assuming node \"C\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux20~0 " "Info: Detected gated clock \"Mux20~0\" as buffer" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C\[3\] register register output\[4\] Oint\[4\]\$latch 405.02 MHz Internal " "Info: Clock \"C\[3\]\" Internal fmax is restricted to 405.02 MHz between source register \"output\[4\]\" and destination register \"Oint\[4\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[4\] 1 REG LCCOMB_X1_Y11_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 2; REG Node = 'output\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 0.488 ns Oint\[4\]\$latch 2 REG LCCOMB_X1_Y11_N30 1 " "Info: 2: + IC(0.310 ns) + CELL(0.178 ns) = 0.488 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; REG Node = 'Oint\[4\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 36.48 % ) " "Info: Total cell delay = 0.178 ns ( 36.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.310 ns ( 63.52 % ) " "Info: Total interconnect delay = 0.310 ns ( 63.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { output[4] {} Oint[4]$latch {} } { 0.000ns 0.310ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[3\] destination 4.835 ns + Shortest register " "Info: + Shortest clock path from clock \"C\[3\]\" to destination register is 4.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[3\] 1 CLK PIN_R2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R2; Fanout = 24; CLK Node = 'C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.177 ns) 1.803 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.762 ns) + CELL(0.177 ns) = 1.803 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { C[3] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.112 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.112 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.319 ns) 4.835 ns Oint\[4\]\$latch 4 REG LCCOMB_X1_Y11_N30 1 " "Info: 4: + IC(1.404 ns) + CELL(0.319 ns) = 4.835 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; REG Node = 'Oint\[4\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 28.13 % ) " "Info: Total cell delay = 1.360 ns ( 28.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.475 ns ( 71.87 % ) " "Info: Total interconnect delay = 3.475 ns ( 71.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.835 ns" { C[3] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.835 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.762ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.177ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[3\] source 4.838 ns - Longest register " "Info: - Longest clock path from clock \"C\[3\]\" to source register is 4.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[3\] 1 CLK PIN_R2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R2; Fanout = 24; CLK Node = 'C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.177 ns) 1.803 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.762 ns) + CELL(0.177 ns) = 1.803 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { C[3] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.112 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.112 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.322 ns) 4.838 ns output\[4\] 4 REG LCCOMB_X1_Y11_N28 2 " "Info: 4: + IC(1.404 ns) + CELL(0.322 ns) = 4.838 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 2; REG Node = 'output\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { Mux20~0clkctrl output[4] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 28.17 % ) " "Info: Total cell delay = 1.363 ns ( 28.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.475 ns ( 71.83 % ) " "Info: Total interconnect delay = 3.475 ns ( 71.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { C[3] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.762ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.835 ns" { C[3] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.835 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.762ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.177ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { C[3] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.762ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.150 ns + " "Info: + Micro setup delay of destination is 1.150 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { output[4] {} Oint[4]$latch {} } { 0.000ns 0.310ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.835 ns" { C[3] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.835 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.762ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.177ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { C[3] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.762ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.177ns 0.000ns 0.322ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Oint[4]$latch {} } {  } {  } "" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C\[0\] register register output\[4\] Oint\[4\]\$latch 405.02 MHz Internal " "Info: Clock \"C\[0\]\" Internal fmax is restricted to 405.02 MHz between source register \"output\[4\]\" and destination register \"Oint\[4\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[4\] 1 REG LCCOMB_X1_Y11_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 2; REG Node = 'output\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 0.488 ns Oint\[4\]\$latch 2 REG LCCOMB_X1_Y11_N30 1 " "Info: 2: + IC(0.310 ns) + CELL(0.178 ns) = 0.488 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; REG Node = 'Oint\[4\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 36.48 % ) " "Info: Total cell delay = 0.178 ns ( 36.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.310 ns ( 63.52 % ) " "Info: Total interconnect delay = 0.310 ns ( 63.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { output[4] {} Oint[4]$latch {} } { 0.000ns 0.310ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[0\] destination 5.032 ns + Shortest register " "Info: + Shortest clock path from clock \"C\[0\]\" to destination register is 5.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[0\] 1 CLK PIN_T2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T2; Fanout = 29; CLK Node = 'C\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.322 ns) 2.000 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.814 ns) + CELL(0.322 ns) = 2.000 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { C[0] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.309 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.309 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.319 ns) 5.032 ns Oint\[4\]\$latch 4 REG LCCOMB_X1_Y11_N30 1 " "Info: 4: + IC(1.404 ns) + CELL(0.319 ns) = 5.032 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; REG Node = 'Oint\[4\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 29.91 % ) " "Info: Total cell delay = 1.505 ns ( 29.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.527 ns ( 70.09 % ) " "Info: Total interconnect delay = 3.527 ns ( 70.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { C[0] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.032 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.814ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[0\] source 5.035 ns - Longest register " "Info: - Longest clock path from clock \"C\[0\]\" to source register is 5.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[0\] 1 CLK PIN_T2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T2; Fanout = 29; CLK Node = 'C\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.322 ns) 2.000 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.814 ns) + CELL(0.322 ns) = 2.000 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { C[0] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.309 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.309 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.322 ns) 5.035 ns output\[4\] 4 REG LCCOMB_X1_Y11_N28 2 " "Info: 4: + IC(1.404 ns) + CELL(0.322 ns) = 5.035 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 2; REG Node = 'output\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { Mux20~0clkctrl output[4] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 29.95 % ) " "Info: Total cell delay = 1.508 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.527 ns ( 70.05 % ) " "Info: Total interconnect delay = 3.527 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.035 ns" { C[0] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.035 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.814ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { C[0] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.032 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.814ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.322ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.035 ns" { C[0] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.035 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.814ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.150 ns + " "Info: + Micro setup delay of destination is 1.150 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { output[4] {} Oint[4]$latch {} } { 0.000ns 0.310ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { C[0] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.032 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.814ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.322ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.035 ns" { C[0] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.035 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.814ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.322ns 0.000ns 0.322ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Oint[4]$latch {} } {  } {  } "" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C\[2\] register register output\[4\] Oint\[4\]\$latch 405.02 MHz Internal " "Info: Clock \"C\[2\]\" Internal fmax is restricted to 405.02 MHz between source register \"output\[4\]\" and destination register \"Oint\[4\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[4\] 1 REG LCCOMB_X1_Y11_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 2; REG Node = 'output\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 0.488 ns Oint\[4\]\$latch 2 REG LCCOMB_X1_Y11_N30 1 " "Info: 2: + IC(0.310 ns) + CELL(0.178 ns) = 0.488 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; REG Node = 'Oint\[4\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 36.48 % ) " "Info: Total cell delay = 0.178 ns ( 36.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.310 ns ( 63.52 % ) " "Info: Total interconnect delay = 0.310 ns ( 63.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { output[4] {} Oint[4]$latch {} } { 0.000ns 0.310ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[2\] destination 5.218 ns + Shortest register " "Info: + Shortest clock path from clock \"C\[2\]\" to destination register is 5.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[2\] 1 CLK PIN_T1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T1; Fanout = 34; CLK Node = 'C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.450 ns) 2.186 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.872 ns) + CELL(0.450 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { C[2] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.495 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.495 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.319 ns) 5.218 ns Oint\[4\]\$latch 4 REG LCCOMB_X1_Y11_N30 1 " "Info: 4: + IC(1.404 ns) + CELL(0.319 ns) = 5.218 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; REG Node = 'Oint\[4\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.633 ns ( 31.30 % ) " "Info: Total cell delay = 1.633 ns ( 31.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.585 ns ( 68.70 % ) " "Info: Total interconnect delay = 3.585 ns ( 68.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { C[2] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.872ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.450ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[2\] source 5.221 ns - Longest register " "Info: - Longest clock path from clock \"C\[2\]\" to source register is 5.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[2\] 1 CLK PIN_T1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T1; Fanout = 34; CLK Node = 'C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.450 ns) 2.186 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.872 ns) + CELL(0.450 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { C[2] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.495 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.495 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.322 ns) 5.221 ns output\[4\] 4 REG LCCOMB_X1_Y11_N28 2 " "Info: 4: + IC(1.404 ns) + CELL(0.322 ns) = 5.221 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 2; REG Node = 'output\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { Mux20~0clkctrl output[4] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 31.33 % ) " "Info: Total cell delay = 1.636 ns ( 31.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.585 ns ( 68.67 % ) " "Info: Total interconnect delay = 3.585 ns ( 68.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { C[2] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.221 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.872ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.450ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { C[2] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.872ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.450ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { C[2] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.221 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.872ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.450ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.150 ns + " "Info: + Micro setup delay of destination is 1.150 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { output[4] {} Oint[4]$latch {} } { 0.000ns 0.310ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { C[2] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.872ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.450ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { C[2] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.221 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.872ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.450ns 0.000ns 0.322ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Oint[4]$latch {} } {  } {  } "" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C\[1\] register register output\[4\] Oint\[4\]\$latch 405.02 MHz Internal " "Info: Clock \"C\[1\]\" Internal fmax is restricted to 405.02 MHz between source register \"output\[4\]\" and destination register \"Oint\[4\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[4\] 1 REG LCCOMB_X1_Y11_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 2; REG Node = 'output\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 0.488 ns Oint\[4\]\$latch 2 REG LCCOMB_X1_Y11_N30 1 " "Info: 2: + IC(0.310 ns) + CELL(0.178 ns) = 0.488 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; REG Node = 'Oint\[4\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 36.48 % ) " "Info: Total cell delay = 0.178 ns ( 36.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.310 ns ( 63.52 % ) " "Info: Total interconnect delay = 0.310 ns ( 63.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { output[4] {} Oint[4]$latch {} } { 0.000ns 0.310ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[1\] destination 5.213 ns + Shortest register " "Info: + Shortest clock path from clock \"C\[1\]\" to destination register is 5.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[1\] 1 CLK PIN_R1 24 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R1; Fanout = 24; CLK Node = 'C\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.455 ns) 2.181 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.862 ns) + CELL(0.455 ns) = 2.181 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { C[1] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.490 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.490 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.319 ns) 5.213 ns Oint\[4\]\$latch 4 REG LCCOMB_X1_Y11_N30 1 " "Info: 4: + IC(1.404 ns) + CELL(0.319 ns) = 5.213 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; REG Node = 'Oint\[4\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 31.42 % ) " "Info: Total cell delay = 1.638 ns ( 31.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 68.58 % ) " "Info: Total interconnect delay = 3.575 ns ( 68.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { C[1] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.213 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.862ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.455ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[1\] source 5.216 ns - Longest register " "Info: - Longest clock path from clock \"C\[1\]\" to source register is 5.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[1\] 1 CLK PIN_R1 24 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R1; Fanout = 24; CLK Node = 'C\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.455 ns) 2.181 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.862 ns) + CELL(0.455 ns) = 2.181 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { C[1] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.490 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.490 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.322 ns) 5.216 ns output\[4\] 4 REG LCCOMB_X1_Y11_N28 2 " "Info: 4: + IC(1.404 ns) + CELL(0.322 ns) = 5.216 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 2; REG Node = 'output\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { Mux20~0clkctrl output[4] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.641 ns ( 31.46 % ) " "Info: Total cell delay = 1.641 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 68.54 % ) " "Info: Total interconnect delay = 3.575 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { C[1] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.862ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.455ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { C[1] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.213 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.862ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.455ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { C[1] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.862ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.455ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.150 ns + " "Info: + Micro setup delay of destination is 1.150 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { output[4] Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { output[4] {} Oint[4]$latch {} } { 0.000ns 0.310ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { C[1] Mux20~0 Mux20~0clkctrl Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.213 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[4]$latch {} } { 0.000ns 0.000ns 0.862ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.455ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { C[1] Mux20~0 Mux20~0clkctrl output[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.216 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[4] {} } { 0.000ns 0.000ns 0.862ns 1.309ns 1.404ns } { 0.000ns 0.864ns 0.455ns 0.000ns 0.322ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[4]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Oint[4]$latch {} } {  } {  } "" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "output\[6\] A\[6\] C\[3\] 4.086 ns register " "Info: tsu for register \"output\[6\]\" (data pin = \"A\[6\]\", clock pin = \"C\[3\]\") is 4.086 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.757 ns + Longest pin register " "Info: + Longest pin to register delay is 7.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns A\[6\] 1 PIN PIN_J4 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_J4; Fanout = 11; PIN Node = 'A\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.359 ns) + CELL(0.544 ns) 7.757 ns output\[6\] 2 REG LCCOMB_X1_Y10_N28 2 " "Info: 2: + IC(6.359 ns) + CELL(0.544 ns) = 7.757 ns; Loc. = LCCOMB_X1_Y10_N28; Fanout = 2; REG Node = 'output\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { A[6] output[6] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 18.02 % ) " "Info: Total cell delay = 1.398 ns ( 18.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.359 ns ( 81.98 % ) " "Info: Total interconnect delay = 6.359 ns ( 81.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { A[6] output[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { A[6] {} A[6]~combout {} output[6] {} } { 0.000ns 0.000ns 6.359ns } { 0.000ns 0.854ns 0.544ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.008 ns + " "Info: + Micro setup delay of destination is 1.008 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[3\] destination 4.679 ns - Shortest register " "Info: - Shortest clock path from clock \"C\[3\]\" to destination register is 4.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[3\] 1 CLK PIN_R2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R2; Fanout = 24; CLK Node = 'C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.177 ns) 1.803 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.762 ns) + CELL(0.177 ns) = 1.803 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { C[3] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.112 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.112 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.178 ns) 4.679 ns output\[6\] 4 REG LCCOMB_X1_Y10_N28 2 " "Info: 4: + IC(1.389 ns) + CELL(0.178 ns) = 4.679 ns; Loc. = LCCOMB_X1_Y10_N28; Fanout = 2; REG Node = 'output\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Mux20~0clkctrl output[6] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 26.05 % ) " "Info: Total cell delay = 1.219 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 73.95 % ) " "Info: Total interconnect delay = 3.460 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { C[3] Mux20~0 Mux20~0clkctrl output[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.679 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[6] {} } { 0.000ns 0.000ns 0.762ns 1.309ns 1.389ns } { 0.000ns 0.864ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.757 ns" { A[6] output[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.757 ns" { A[6] {} A[6]~combout {} output[6] {} } { 0.000ns 0.000ns 6.359ns } { 0.000ns 0.854ns 0.544ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { C[3] Mux20~0 Mux20~0clkctrl output[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.679 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[6] {} } { 0.000ns 0.000ns 0.762ns 1.309ns 1.389ns } { 0.000ns 0.864ns 0.177ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "C\[2\] O\[7\] output\[7\] 13.071 ns register " "Info: tco from clock \"C\[2\]\" to destination pin \"O\[7\]\" through register \"output\[7\]\" is 13.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[2\] source 5.064 ns + Longest register " "Info: + Longest clock path from clock \"C\[2\]\" to source register is 5.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[2\] 1 CLK PIN_T1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T1; Fanout = 34; CLK Node = 'C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.450 ns) 2.186 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.872 ns) + CELL(0.450 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { C[2] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.495 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.495 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.178 ns) 5.064 ns output\[7\] 4 REG LCCOMB_X2_Y9_N12 4 " "Info: 4: + IC(1.391 ns) + CELL(0.178 ns) = 5.064 ns; Loc. = LCCOMB_X2_Y9_N12; Fanout = 4; REG Node = 'output\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { Mux20~0clkctrl output[7] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 29.46 % ) " "Info: Total cell delay = 1.492 ns ( 29.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.572 ns ( 70.54 % ) " "Info: Total interconnect delay = 3.572 ns ( 70.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.064 ns" { C[2] Mux20~0 Mux20~0clkctrl output[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.064 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[7] {} } { 0.000ns 0.000ns 0.872ns 1.309ns 1.391ns } { 0.000ns 0.864ns 0.450ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.007 ns + Longest register pin " "Info: + Longest register to pin delay is 8.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[7\] 1 REG LCCOMB_X2_Y9_N12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y9_N12; Fanout = 4; REG Node = 'output\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.322 ns) 0.901 ns Mux2~0 2 COMB LCCOMB_X2_Y9_N6 1 " "Info: 2: + IC(0.579 ns) + CELL(0.322 ns) = 0.901 ns; Loc. = LCCOMB_X2_Y9_N6; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { output[7] Mux2~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.542 ns) 1.764 ns Mux2~1 3 COMB LCCOMB_X2_Y9_N8 1 " "Info: 3: + IC(0.321 ns) + CELL(0.542 ns) = 1.764 ns; Loc. = LCCOMB_X2_Y9_N8; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Mux2~0 Mux2~1 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.178 ns) 2.797 ns Mux2~2 4 COMB LCCOMB_X1_Y8_N8 1 " "Info: 4: + IC(0.855 ns) + CELL(0.178 ns) = 2.797 ns; Loc. = LCCOMB_X1_Y8_N8; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { Mux2~1 Mux2~2 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.516 ns) 3.609 ns Mux2~3 5 COMB LCCOMB_X1_Y8_N18 1 " "Info: 5: + IC(0.296 ns) + CELL(0.516 ns) = 3.609 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 1; COMB Node = 'Mux2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { Mux2~2 Mux2~3 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.516 ns) 4.414 ns Mux2~4 6 COMB LCCOMB_X1_Y8_N16 1 " "Info: 6: + IC(0.289 ns) + CELL(0.516 ns) = 4.414 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 1; COMB Node = 'Mux2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { Mux2~3 Mux2~4 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(2.850 ns) 8.007 ns O\[7\] 7 PIN PIN_U2 0 " "Info: 7: + IC(0.743 ns) + CELL(2.850 ns) = 8.007 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'O\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.593 ns" { Mux2~4 O[7] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.924 ns ( 61.50 % ) " "Info: Total cell delay = 4.924 ns ( 61.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 38.50 % ) " "Info: Total interconnect delay = 3.083 ns ( 38.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.007 ns" { output[7] Mux2~0 Mux2~1 Mux2~2 Mux2~3 Mux2~4 O[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.007 ns" { output[7] {} Mux2~0 {} Mux2~1 {} Mux2~2 {} Mux2~3 {} Mux2~4 {} O[7] {} } { 0.000ns 0.579ns 0.321ns 0.855ns 0.296ns 0.289ns 0.743ns } { 0.000ns 0.322ns 0.542ns 0.178ns 0.516ns 0.516ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.064 ns" { C[2] Mux20~0 Mux20~0clkctrl output[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.064 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[7] {} } { 0.000ns 0.000ns 0.872ns 1.309ns 1.391ns } { 0.000ns 0.864ns 0.450ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.007 ns" { output[7] Mux2~0 Mux2~1 Mux2~2 Mux2~3 Mux2~4 O[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.007 ns" { output[7] {} Mux2~0 {} Mux2~1 {} Mux2~2 {} Mux2~3 {} Mux2~4 {} O[7] {} } { 0.000ns 0.579ns 0.321ns 0.855ns 0.296ns 0.289ns 0.743ns } { 0.000ns 0.322ns 0.542ns 0.178ns 0.516ns 0.516ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[1\] O\[4\] 21.844 ns Longest " "Info: Longest tpd from source pin \"B\[1\]\" to destination pin \"O\[4\]\" is 21.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns B\[1\] 1 PIN PIN_R8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R8; Fanout = 9; PIN Node = 'B\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.520 ns) + CELL(0.545 ns) 6.929 ns Subtraction:u7\|TwosComplement:u1\|EightBitAddition:u1\|C~0 2 COMB LCCOMB_X2_Y10_N20 2 " "Info: 2: + IC(5.520 ns) + CELL(0.545 ns) = 6.929 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 2; COMB Node = 'Subtraction:u7\|TwosComplement:u1\|EightBitAddition:u1\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.065 ns" { B[1] Subtraction:u7|TwosComplement:u1|EightBitAddition:u1|C~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.322 ns) 7.803 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~1 3 COMB LCCOMB_X3_Y10_N10 2 " "Info: 3: + IC(0.552 ns) + CELL(0.322 ns) = 7.803 ns; Loc. = LCCOMB_X3_Y10_N10; Fanout = 2; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { Subtraction:u7|TwosComplement:u1|EightBitAddition:u1|C~0 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.545 ns) 9.274 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~2 4 COMB LCCOMB_X3_Y11_N4 2 " "Info: 4: + IC(0.926 ns) + CELL(0.545 ns) = 9.274 ns; Loc. = LCCOMB_X3_Y11_N4; Fanout = 2; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~1 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 9.901 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~3 5 COMB LCCOMB_X3_Y11_N14 2 " "Info: 5: + IC(0.305 ns) + CELL(0.322 ns) = 9.901 ns; Loc. = LCCOMB_X3_Y11_N14; Fanout = 2; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~2 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.178 ns) 10.548 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~4 6 COMB LCCOMB_X4_Y11_N30 2 " "Info: 6: + IC(0.469 ns) + CELL(0.178 ns) = 10.548 ns; Loc. = LCCOMB_X4_Y11_N30; Fanout = 2; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~3 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 11.024 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~5 7 COMB LCCOMB_X4_Y11_N24 3 " "Info: 7: + IC(0.298 ns) + CELL(0.178 ns) = 11.024 ns; Loc. = LCCOMB_X4_Y11_N24; Fanout = 3; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~4 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.521 ns) 12.443 ns Mux5~6 8 COMB LCCOMB_X3_Y9_N12 2 " "Info: 8: + IC(0.898 ns) + CELL(0.521 ns) = 12.443 ns; Loc. = LCCOMB_X3_Y9_N12; Fanout = 2; COMB Node = 'Mux5~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~5 Mux5~6 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.322 ns) 14.295 ns Mux5~7 9 COMB LCCOMB_X1_Y8_N14 1 " "Info: 9: + IC(1.530 ns) + CELL(0.322 ns) = 14.295 ns; Loc. = LCCOMB_X1_Y8_N14; Fanout = 1; COMB Node = 'Mux5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { Mux5~6 Mux5~7 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.278 ns) 14.870 ns Mux5~8 10 COMB LCCOMB_X1_Y8_N30 1 " "Info: 10: + IC(0.297 ns) + CELL(0.278 ns) = 14.870 ns; Loc. = LCCOMB_X1_Y8_N30; Fanout = 1; COMB Node = 'Mux5~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { Mux5~7 Mux5~8 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.278 ns) 16.073 ns Mux5~9 11 COMB LCCOMB_X1_Y10_N24 5 " "Info: 11: + IC(0.925 ns) + CELL(0.278 ns) = 16.073 ns; Loc. = LCCOMB_X1_Y10_N24; Fanout = 5; COMB Node = 'Mux5~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { Mux5~8 Mux5~9 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.544 ns) 16.956 ns Mux5~17 12 COMB LCCOMB_X1_Y10_N18 1 " "Info: 12: + IC(0.339 ns) + CELL(0.544 ns) = 16.956 ns; Loc. = LCCOMB_X1_Y10_N18; Fanout = 1; COMB Node = 'Mux5~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { Mux5~9 Mux5~17 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 17.782 ns Mux5~18 13 COMB LCCOMB_X1_Y10_N20 1 " "Info: 13: + IC(0.305 ns) + CELL(0.521 ns) = 17.782 ns; Loc. = LCCOMB_X1_Y10_N20; Fanout = 1; COMB Node = 'Mux5~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { Mux5~17 Mux5~18 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(2.840 ns) 21.844 ns O\[4\] 14 PIN PIN_U3 0 " "Info: 14: + IC(1.222 ns) + CELL(2.840 ns) = 21.844 ns; Loc. = PIN_U3; Fanout = 0; PIN Node = 'O\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { Mux5~18 O[4] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.258 ns ( 37.80 % ) " "Info: Total cell delay = 8.258 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.586 ns ( 62.20 % ) " "Info: Total interconnect delay = 13.586 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.844 ns" { B[1] Subtraction:u7|TwosComplement:u1|EightBitAddition:u1|C~0 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~1 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~2 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~3 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~4 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~5 Mux5~6 Mux5~7 Mux5~8 Mux5~9 Mux5~17 Mux5~18 O[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.844 ns" { B[1] {} B[1]~combout {} Subtraction:u7|TwosComplement:u1|EightBitAddition:u1|C~0 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~1 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~2 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~3 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~4 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~5 {} Mux5~6 {} Mux5~7 {} Mux5~8 {} Mux5~9 {} Mux5~17 {} Mux5~18 {} O[4] {} } { 0.000ns 0.000ns 5.520ns 0.552ns 0.926ns 0.305ns 0.469ns 0.298ns 0.898ns 1.530ns 0.297ns 0.925ns 0.339ns 0.305ns 1.222ns } { 0.000ns 0.864ns 0.545ns 0.322ns 0.545ns 0.322ns 0.178ns 0.178ns 0.521ns 0.322ns 0.278ns 0.278ns 0.544ns 0.521ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "output\[2\] A\[2\] C\[2\] -1.258 ns register " "Info: th for register \"output\[2\]\" (data pin = \"A\[2\]\", clock pin = \"C\[2\]\") is -1.258 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[2\] destination 5.069 ns + Longest register " "Info: + Longest clock path from clock \"C\[2\]\" to destination register is 5.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[2\] 1 CLK PIN_T1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T1; Fanout = 34; CLK Node = 'C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.450 ns) 2.186 ns Mux20~0 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.872 ns) + CELL(0.450 ns) = 2.186 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { C[2] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.000 ns) 3.495 ns Mux20~0clkctrl 3 COMB CLKCTRL_G1 16 " "Info: 3: + IC(1.309 ns) + CELL(0.000 ns) = 3.495 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.178 ns) 5.069 ns output\[2\] 4 REG LCCOMB_X1_Y9_N18 2 " "Info: 4: + IC(1.396 ns) + CELL(0.178 ns) = 5.069 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 2; REG Node = 'output\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { Mux20~0clkctrl output[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 29.43 % ) " "Info: Total cell delay = 1.492 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.577 ns ( 70.57 % ) " "Info: Total interconnect delay = 3.577 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { C[2] Mux20~0 Mux20~0clkctrl output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[2] {} } { 0.000ns 0.000ns 0.872ns 1.309ns 1.396ns } { 0.000ns 0.864ns 0.450ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.327 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns A\[2\] 1 PIN PIN_R7 13 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R7; Fanout = 13; PIN Node = 'A\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.144 ns) + CELL(0.319 ns) 6.327 ns output\[2\] 2 REG LCCOMB_X1_Y9_N18 2 " "Info: 2: + IC(5.144 ns) + CELL(0.319 ns) = 6.327 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 2; REG Node = 'output\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.463 ns" { A[2] output[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "//Mac/Home/Desktop/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 18.70 % ) " "Info: Total cell delay = 1.183 ns ( 18.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.144 ns ( 81.30 % ) " "Info: Total interconnect delay = 5.144 ns ( 81.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { A[2] output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { A[2] {} A[2]~combout {} output[2] {} } { 0.000ns 0.000ns 5.144ns } { 0.000ns 0.864ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { C[2] Mux20~0 Mux20~0clkctrl output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[2] {} } { 0.000ns 0.000ns 0.872ns 1.309ns 1.396ns } { 0.000ns 0.864ns 0.450ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { A[2] output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.327 ns" { A[2] {} A[2]~combout {} output[2] {} } { 0.000ns 0.000ns 5.144ns } { 0.000ns 0.864ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 23:34:00 2019 " "Info: Processing ended: Mon Dec 09 23:34:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 23:34:06 2019 " "Info: Processing started: Mon Dec 09 23:34:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ALU.vho ALU_vhd.sdo /Desktop/ALU/simulation/modelsim/ simulation " "Info: Generated files \"ALU.vho\" and \"ALU_vhd.sdo\" in directory \"/Desktop/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 23:34:06 2019 " "Info: Processing ended: Mon Dec 09 23:34:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Info: Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
