// Seed: 2785372122
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wire id_4,
    output wand id_5,
    output tri id_6
);
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wire id_2,
    input wor id_3,
    output wire id_4,
    output logic id_5,
    output tri id_6
);
  assign id_6 = 1;
  module_0(
      id_4, id_2, id_6, id_1, id_3, id_1, id_1
  );
  wire id_8;
  always @(negedge "") begin
    id_5 <= 1;
  end
endmodule
