INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiments-on-the-principles-of-computer-composition/lab7/lab7.gen/sources_1/ip/Inst_addr/sim/Inst_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiments-on-the-principles-of-computer-composition/lab7/lab7.srcs/sources_1/new/command_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module command_module
INFO: [VRFC 10-311] analyzing module ADD_model
INFO: [VRFC 10-311] analyzing module Reg_PC
INFO: [VRFC 10-311] analyzing module justice
INFO: [VRFC 10-311] analyzing module IR_func
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Experiments-on-the-principles-of-computer-composition/lab7/lab7.srcs/sim_1/new/command_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module command_module_tb
