{"Source Block": ["oh/common/hdl/clock_divider.v@26:36@HdlIdDef", "   wire       posedge_match;\n   wire       negedge_match;  \n   wire       posedge90_match;\n   wire       negedge90_match; \n   \n   wire       clkout90_div2_in;\n   wire       clkout90_div4_in;\n   \n   reg \t      clkout90_div4;\n   reg \t      clkout90_div2;\n\n"], "Clone Blocks": [["oh/common/hdl/clock_divider.v@23:33", "\n   wire       div2_sel;\n   wire       div1_sel;   \n   wire       posedge_match;\n   wire       negedge_match;  \n   wire       posedge90_match;\n   wire       negedge90_match; \n   \n   wire       clkout90_div2_in;\n   wire       clkout90_div4_in;\n   \n"], ["oh/common/hdl/clock_divider.v@24:34", "   wire       div2_sel;\n   wire       div1_sel;   \n   wire       posedge_match;\n   wire       negedge_match;  \n   wire       posedge90_match;\n   wire       negedge90_match; \n   \n   wire       clkout90_div2_in;\n   wire       clkout90_div4_in;\n   \n   reg \t      clkout90_div4;\n"], ["oh/common/hdl/clock_divider.v@27:37", "   wire       negedge_match;  \n   wire       posedge90_match;\n   wire       negedge90_match; \n   \n   wire       clkout90_div2_in;\n   wire       clkout90_div4_in;\n   \n   reg \t      clkout90_div4;\n   reg \t      clkout90_div2;\n\n   // ###################\n"]], "Diff Content": {"Delete": [[31, "   wire       clkout90_div2_in;\n"]], "Add": []}}