<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 542</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page542-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481542.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:545px;white-space:nowrap" class="ft00">FXSAVE‚ÄîSave x87 FPU, MMX&#160;Technology, and SSE State</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, A-L</p>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">3-414&#160;Vol. 2A</p>
<p style="position:absolute;top:729px;left:68px;white-space:nowrap" class="ft06">The&#160;FXSAVE instruction saves an abridged version of the&#160;x87&#160;FPU tag&#160;word&#160;in&#160;the&#160;FTW field (unlike&#160;the&#160;FSAVE&#160;<br/>instruction,&#160;which saves the&#160;complete&#160;tag&#160;word). The&#160;tag information&#160;is saved in&#160;physical&#160;register&#160;order&#160;(R0&#160;<br/>through R7), rather than in top-of-stack (TOS) order.&#160;With&#160;the FXSAVE&#160;instruction, however,&#160;only a single bit (1&#160;for&#160;<br/>valid or&#160;0 for&#160;empty) is&#160;saved&#160;for each&#160;tag.&#160;For example,&#160;assume&#160;that the&#160;tag&#160;word&#160;is currently set as&#160;follows:</p>
<p style="position:absolute;top:808px;left:88px;white-space:nowrap" class="ft07">R7&#160;R6&#160;R5&#160;R4&#160;R3&#160;R2&#160;R1&#160;R0<br/>11&#160;xx&#160;xx&#160;xx&#160;11&#160;11&#160;11&#160;11</p>
<p style="position:absolute;top:850px;left:68px;white-space:nowrap" class="ft08">Here, 11B indicates empty&#160;stack elements and&#160;‚Äúxx‚Äù indicates valid&#160;(00B),&#160;zero&#160;(01B),&#160;or special (10B).&#160;<br/>For&#160;this example,&#160;the&#160;FXSAVE instruction saves only the&#160;following&#160;8&#160;bits of&#160;information:</p>
<p style="position:absolute;top:904px;left:88px;white-space:nowrap" class="ft07">R7&#160;R6&#160;R5&#160;R4&#160;R3&#160;R2&#160;R1&#160;R0<br/>0</p>
<p style="position:absolute;top:922px;left:115px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:922px;left:142px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:922px;left:169px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:922px;left:196px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:922px;left:223px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:922px;left:250px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:922px;left:277px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:946px;left:68px;white-space:nowrap" class="ft08">Here, a&#160;1&#160;is saved for&#160;any&#160;valid, zero,&#160;or special tag,&#160;and a&#160;0&#160;is saved for any&#160;empty&#160;tag.<br/>The operation of the&#160;FXSAVE&#160;instruction differs&#160;from&#160;that&#160;of&#160;the FSAVE instruction,&#160;the&#160;as&#160;follows:</p>
<p style="position:absolute;top:992px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:993px;left:93px;white-space:nowrap" class="ft06">FXSAVE instruction does not check for pending unmasked&#160;floating-point exceptions. (The&#160;FXSAVE operation&#160;in&#160;<br/>this regard is&#160;similar to&#160;the operation of&#160;the FNSAVE&#160;instruction).&#160;</p>
<p style="position:absolute;top:1031px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:1032px;left:93px;white-space:nowrap" class="ft06">After the FXSAVE instruction&#160;has saved the state of the&#160;x87 FPU, MMX technology, XMM, and MXCSR registers,&#160;<br/>the&#160;processor&#160;retains the&#160;contents of the&#160;registers. Because&#160;of this behavior, the FXSAVE&#160;instruction&#160;cannot&#160;be&#160;</p>
<p style="position:absolute;top:150px;left:77px;white-space:nowrap" class="ft02">FCS</p>
<p style="position:absolute;top:150px;left:245px;white-space:nowrap" class="ft02">x87&#160;FPU Instruction&#160;Pointer&#160;Selector&#160;(16&#160;bits).&#160;If&#160;CPUID.(EAX=07H,ECX=0H):EBX[bit&#160;13]&#160;= 1, the&#160;</p>
<p style="position:absolute;top:166px;left:245px;white-space:nowrap" class="ft02">processor&#160;deprecates&#160;FCS&#160;and&#160;FDS,&#160;and&#160;this&#160;field is&#160;saved as&#160;0000H.</p>
<p style="position:absolute;top:187px;left:77px;white-space:nowrap" class="ft02">FDP</p>
<p style="position:absolute;top:187px;left:245px;white-space:nowrap" class="ft02">x87&#160;FPU Instruction&#160;Operand (Data)&#160;Pointer&#160;Offset&#160;(64&#160;bits).&#160;The contents&#160;of&#160;this&#160;field&#160;differ&#160;</p>
<p style="position:absolute;top:204px;left:245px;white-space:nowrap" class="ft02">depending&#160;on&#160;the current addressing&#160;mode&#160;(32-bit, 16-bit, or&#160;64-bit) of&#160;the&#160;processor when&#160;the&#160;</p>
<p style="position:absolute;top:220px;left:245px;white-space:nowrap" class="ft010">FXSAVE&#160;instruction&#160;was executed:<br/>32-bit mode&#160;‚Äî&#160;32-bit DP offset.<br/>16-bit mode ‚Äî low 16 bits are DP&#160;offset; high&#160;16&#160;bits are reserved.<br/>64-bit mode with REX.W ‚Äî&#160;64-bit DP&#160;offset.<br/>64-bit mode without REX.W ‚Äî 32-bit DP offset.<br/>See&#160;‚Äúx87&#160;FPU&#160;Instruction and&#160;Operand (Data)&#160;Pointers‚Äù in<a href="˛ˇ">&#160;Chapter 8</a>&#160;of&#160;th<a href="˛ˇ">e&#160;<i>Intel¬Æ 64&#160;and IA-32&#160;</i></a></p>
<p style="position:absolute;top:341px;left:245px;white-space:nowrap" class="ft04"><a href="˛ˇ"><i>Architectures Software&#160;Developer‚Äôs Manual, Volume 1</i>, fo</a>r a&#160;description&#160;of the x87 FPU&#160;operand&#160;</p>
<p style="position:absolute;top:358px;left:245px;white-space:nowrap" class="ft02">pointer.</p>
<p style="position:absolute;top:379px;left:77px;white-space:nowrap" class="ft02">FDS</p>
<p style="position:absolute;top:379px;left:245px;white-space:nowrap" class="ft02">x87&#160;FPU Instruction&#160;Operand (Data)&#160;Pointer&#160;Selector (16 bits).&#160;If CPUID.(EAX=07H,ECX=0H):EBX[bit&#160;</p>
<p style="position:absolute;top:395px;left:245px;white-space:nowrap" class="ft02">13]&#160;=&#160;1, the processor deprecates&#160;FCS and&#160;FDS, and this field is&#160;saved as&#160;0000H.</p>
<p style="position:absolute;top:417px;left:77px;white-space:nowrap" class="ft02">MXCSR</p>
<p style="position:absolute;top:417px;left:245px;white-space:nowrap" class="ft02">MXCSR&#160;Register&#160;State (32&#160;bits).&#160;See Figure<a href="˛ˇ">&#160;10-3 in the&#160;<i>Intel¬Æ&#160;64&#160;and&#160;IA-32 Architectures Software&#160;</i></a></p>
<p style="position:absolute;top:433px;left:245px;white-space:nowrap" class="ft04"><a href="˛ˇ"><i>Developer‚Äôs Manual,&#160;Volume 1</i></a>, for the layout&#160;of&#160;the MXCSR&#160;register.&#160;If the&#160;OSFXSR&#160;bit&#160;in&#160;control&#160;</p>
<p style="position:absolute;top:449px;left:245px;white-space:nowrap" class="ft02">register CR4&#160;is not set, the FXSAVE&#160;instruction may not save&#160;this register.&#160;This&#160;behavior&#160;is&#160;</p>
<p style="position:absolute;top:466px;left:245px;white-space:nowrap" class="ft02">implementation&#160;dependent.</p>
<p style="position:absolute;top:487px;left:77px;white-space:nowrap" class="ft02">MXCSR_</p>
<p style="position:absolute;top:503px;left:77px;white-space:nowrap" class="ft02">MASK</p>
<p style="position:absolute;top:487px;left:245px;white-space:nowrap" class="ft02">MXCSR_MASK&#160;(32 bits).&#160;This&#160;mask&#160;can be used to adjust values&#160;written to the MXCSR register,&#160;</p>
<p style="position:absolute;top:503px;left:245px;white-space:nowrap" class="ft02">ensuring&#160;that&#160;reserved&#160;bits are set&#160;to 0.&#160;Set&#160;the mask bits and flags in&#160;MXCSR to&#160;the&#160;mode&#160;of&#160;</p>
<p style="position:absolute;top:520px;left:245px;white-space:nowrap" class="ft02">operation&#160;desired&#160;for&#160;SSE and&#160;SSE2 SIMD floating-point&#160;instructions.&#160;See&#160;‚ÄúGuidelines for&#160;Writing to the&#160;</p>
<p style="position:absolute;top:537px;left:245px;white-space:nowrap" class="ft02">MXCSR&#160;Register‚Äù&#160;in<a href="˛ˇ">&#160;Chapter&#160;11 of</a>&#160;the&#160;<a href="˛ˇ"><i>Intel¬Æ&#160;64&#160;and&#160;IA-32&#160;Architectures&#160;Software&#160;Developer‚Äôs&#160;Manual,&#160;</i></a></p>
<p style="position:absolute;top:553px;left:245px;white-space:nowrap" class="ft04"><a href="˛ˇ"><i>Volume 1</i>, for in</a>structions&#160;for how to determine and use&#160;the&#160;MXCSR_MASK&#160;value.</p>
<p style="position:absolute;top:574px;left:77px;white-space:nowrap" class="ft02">ST0/MM0&#160;through&#160;</p>
<p style="position:absolute;top:591px;left:77px;white-space:nowrap" class="ft02">ST7/MM7</p>
<p style="position:absolute;top:574px;left:245px;white-space:nowrap" class="ft02">x87 FPU&#160;or MMX technology&#160;registers.&#160;These&#160;80-bit&#160;fields contain the x87 FPU&#160;data&#160;registers or&#160;the&#160;</p>
<p style="position:absolute;top:591px;left:245px;white-space:nowrap" class="ft02">MMX technology&#160;registers,&#160;depending&#160;on&#160;the state&#160;of&#160;the processor&#160;prior&#160;to the execution&#160;of&#160;the&#160;</p>
<p style="position:absolute;top:607px;left:245px;white-space:nowrap" class="ft02">FXSAVE&#160;instruction.&#160;If&#160;the&#160;processor&#160;had been&#160;executing x87 FPU instruction&#160;prior to&#160;the FXSAVE&#160;</p>
<p style="position:absolute;top:624px;left:245px;white-space:nowrap" class="ft02">instruction,&#160;the&#160;x87 FPU data&#160;registers&#160;are saved; if&#160;it&#160;had been&#160;executing MMX instructions&#160;(or&#160;SSE&#160;or&#160;</p>
<p style="position:absolute;top:640px;left:245px;white-space:nowrap" class="ft02">SSE2&#160;instructions&#160;that&#160;operated&#160;on&#160;the&#160;MMX technology&#160;registers), the MMX&#160;technology registers are&#160;</p>
<p style="position:absolute;top:657px;left:245px;white-space:nowrap" class="ft02">saved.&#160;When&#160;the MMX&#160;technology registers are saved,&#160;the&#160;high&#160;16&#160;bits of&#160;the field&#160;are reserved.</p>
<p style="position:absolute;top:678px;left:77px;white-space:nowrap" class="ft02">XMM0 through XMM7</p>
<p style="position:absolute;top:678px;left:245px;white-space:nowrap" class="ft02">XMM registers&#160;(128&#160;bits per field).&#160;If the&#160;OSFXSR&#160;bit in&#160;control register&#160;CR4 is not set, the FXSAVE&#160;</p>
<p style="position:absolute;top:694px;left:245px;white-space:nowrap" class="ft02">instruction&#160;may not save&#160;these&#160;registers.&#160;This behavior&#160;is implementation&#160;dependent.</p>
<p style="position:absolute;top:100px;left:325px;white-space:nowrap" class="ft05">Table 3-44.&#160;&#160;Field Definitions&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:128px;left:77px;white-space:nowrap" class="ft02">Field</p>
<p style="position:absolute;top:128px;left:245px;white-space:nowrap" class="ft02">Definition</p>
</div>
</body>
</html>
