TimeQuest Timing Analyzer report for de1-picorv32-wb-soc_0
Tue Aug 26 14:34:53 2025
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clkgen|wrapped_altpll|altpll_component|pll|clk[1]'
 12. Setup: 'clkgen|wrapped_altpll|altpll_component|pll|clk[0]'
 13. Hold: 'clkgen|wrapped_altpll|altpll_component|pll|clk[0]'
 14. Hold: 'clkgen|wrapped_altpll|altpll_component|pll|clk[1]'
 15. Recovery: 'clkgen|wrapped_altpll|altpll_component|pll|clk[0]'
 16. Removal: 'clkgen|wrapped_altpll|altpll_component|pll|clk[0]'
 17. Minimum Pulse Width: 'clkgen|wrapped_altpll|altpll_component|pll|clk[1]'
 18. Minimum Pulse Width: 'CLOCK_50'
 19. Minimum Pulse Width: 'clkgen|wrapped_altpll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Setup Transfers
 29. Hold Transfers
 30. Recovery Transfers
 31. Removal Transfers
 32. Report TCCS
 33. Report RSKM
 34. Unconstrained Paths
 35. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; de1-picorv32-wb-soc_0                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Slow Model                                                        ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; SDC File List                                                              ;
+----------------------------------------+--------+--------------------------+
; SDC File Path                          ; Status ; Read at                  ;
+----------------------------------------+--------+--------------------------+
; src/de1-picorv32-wb-soc_0/data/de1.sdc ; OK     ; Tue Aug 26 14:34:53 2025 ;
+----------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Generated ; 41.666 ; 24.0 MHz  ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; clkgen|wrapped_altpll|altpll_component|pll|inclk[0] ; { clkgen|wrapped_altpll|altpll_component|pll|clk[0] } ;
; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Generated ; 13.333 ; 75.0 MHz  ; 0.000 ; 6.666  ; 50.00      ; 2         ; 3           ;       ;        ;           ;            ; false    ; CLOCK_50 ; clkgen|wrapped_altpll|altpll_component|pll|inclk[0] ; { clkgen|wrapped_altpll|altpll_component|pll|clk[1] } ;
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Fmax Summary                                                                           ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 51.72 MHz ; 51.72 MHz       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ;      ;
; 80.44 MHz ; 80.44 MHz       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Setup Summary                                                              ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -2.137 ; -165.285      ;
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; -0.830 ; -6.980        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Hold Summary                                                              ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.445 ; 0.000         ;
; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.445 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Recovery Summary                                                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 37.434 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Removal Summary                                                           ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 3.966 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 3.760  ; 0.000         ;
; CLOCK_50                                          ; 10.000 ; 0.000         ;
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 17.927 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clkgen|wrapped_altpll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.137 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~377 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[35] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.004      ; 3.843      ;
; -2.092 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~92  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[35] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.793      ;
; -2.063 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~101 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[44] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.009     ; 3.756      ;
; -2.047 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~386 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[44] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.749      ;
; -2.012 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~334 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[49] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.007     ; 3.707      ;
; -2.011 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~403 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.003      ; 3.716      ;
; -1.940 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~76  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[19] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.018     ; 3.624      ;
; -1.926 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~361 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[19] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.001      ; 3.629      ;
; -1.909 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~81  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[24] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.003     ; 3.608      ;
; -1.903 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~84  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[27] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.010      ; 3.615      ;
; -1.884 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~77  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.009     ; 3.577      ;
; -1.849 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~173 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.004     ; 3.547      ;
; -1.832 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~390 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[48] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.533      ;
; -1.826 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~418 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[19] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.003     ; 3.525      ;
; -1.822 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~362 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.009     ; 3.515      ;
; -1.801 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~65  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[8]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.502      ;
; -1.790 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~197 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[26] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.001      ; 3.493      ;
; -1.789 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~346 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.004      ; 3.495      ;
; -1.780 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~177 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.482      ;
; -1.768 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~195 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[24] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.009      ; 3.479      ;
; -1.765 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~344 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.467      ;
; -1.747 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~60  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.002      ; 3.451      ;
; -1.738 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~61  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.003      ; 3.443      ;
; -1.714 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~175 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.005     ; 3.411      ;
; -1.705 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~405 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.007     ; 3.400      ;
; -1.699 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~375 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[33] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.006     ; 3.395      ;
; -1.695 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~78  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[21] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.003      ; 3.400      ;
; -1.684 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~190 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[19] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.002      ; 3.388      ;
; -1.681 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~362 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.008     ; 3.375      ;
; -1.670 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~74  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[17] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.372      ;
; -1.651 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~190 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[19] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.001      ; 3.354      ;
; -1.648 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~380 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[38] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.001      ; 3.351      ;
; -1.646 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~105 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[48] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.004      ; 3.352      ;
; -1.645 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~179 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[8]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.346      ;
; -1.632 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~88  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[31] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.002     ; 3.332      ;
; -1.631 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~419 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.007     ; 3.326      ;
; -1.624 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~59  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.011      ; 3.337      ;
; -1.614 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~373 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[31] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.005      ; 3.321      ;
; -1.605 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~57  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.002     ; 3.305      ;
; -1.600 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~347 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.301      ;
; -1.592 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~105 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[48] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.009     ; 3.285      ;
; -1.587 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~174 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.289      ;
; -1.586 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~404 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.287      ;
; -1.581 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~371 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[29] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.007     ; 3.276      ;
; -1.579 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~356 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[14] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.007     ; 3.274      ;
; -1.579 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~79  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[22] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.003     ; 3.278      ;
; -1.575 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~62  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.276      ;
; -1.574 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~58  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.002      ; 3.278      ;
; -1.574 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~202 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[31] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.002     ; 3.274      ;
; -1.573 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~416 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[17] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.275      ;
; -1.571 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~394 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[52] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.010     ; 3.263      ;
; -1.571 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~350 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[8]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.004     ; 3.269      ;
; -1.565 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~382 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[40] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.266      ;
; -1.564 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~64  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[7]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.003     ; 3.263      ;
; -1.562 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~430 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[31] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.005      ; 3.269      ;
; -1.561 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~61  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.003     ; 3.260      ;
; -1.550 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~193 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[22] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.252      ;
; -1.547 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~343 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.249      ;
; -1.543 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~100 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[43] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.009     ; 3.236      ;
; -1.536 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~346 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.003     ; 3.235      ;
; -1.535 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~88  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[31] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.003      ; 3.240      ;
; -1.531 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~368 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[26] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.007     ; 3.226      ;
; -1.527 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~378 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[36] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.004      ; 3.233      ;
; -1.525 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~424 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[25] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.001      ; 3.228      ;
; -1.525 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~349 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[7]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.004     ; 3.223      ;
; -1.524 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~400 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.002     ; 3.224      ;
; -1.521 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~420 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[21] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.222      ;
; -1.521 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~400 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.003     ; 3.220      ;
; -1.521 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~403 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.003     ; 3.220      ;
; -1.520 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~440 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[41] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.005     ; 3.217      ;
; -1.516 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~401 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.002     ; 3.216      ;
; -1.515 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~345 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.217      ;
; -1.512 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~107 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[50] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.004      ; 3.218      ;
; -1.511 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~360 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[18] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.213      ;
; -1.506 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~59  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.002      ; 3.210      ;
; -1.501 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~210 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[39] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.007      ; 3.210      ;
; -1.498 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~412 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[13] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.200      ;
; -1.498 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~19  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[19] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.200      ;
; -1.493 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~93  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[36] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.194      ;
; -1.492 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~387 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[45] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.007      ; 3.201      ;
; -1.491 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~201 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[30] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.006      ; 3.199      ;
; -1.482 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~385 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[43] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.015     ; 3.169      ;
; -1.480 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~385 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[43] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.007      ; 3.189      ;
; -1.479 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~395 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[53] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.006      ; 3.187      ;
; -1.477 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~108 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[51] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.004      ; 3.183      ;
; -1.475 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~99  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[42] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.011      ; 3.188      ;
; -1.475 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~363 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[21] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.003      ; 3.180      ;
; -1.472 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~367 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[25] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.007     ; 3.167      ;
; -1.471 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~402 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.002     ; 3.171      ;
; -1.469 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~366 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[24] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.004     ; 3.167      ;
; -1.465 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~63  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.002      ; 3.169      ;
; -1.464 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~377 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[35] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.010      ; 3.176      ;
; -1.460 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~110 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[53] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.011      ; 3.173      ;
; -1.459 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~342 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.001     ; 3.160      ;
; -1.458 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~421 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[22] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.003     ; 3.157      ;
; -1.456 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~68  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[11] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.000      ; 3.158      ;
; -1.456 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~191 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.012     ; 3.146      ;
; -1.454 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~191 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; -0.008     ; 3.148      ;
; -1.438 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~175 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.004      ; 3.144      ;
; -1.433 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~178 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[7]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 1.664        ; 0.009      ; 3.144      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clkgen|wrapped_altpll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.830 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 2.535      ;
; -0.830 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 2.535      ;
; -0.829 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 2.534      ;
; -0.826 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.WRITE                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 2.531      ;
; -0.806 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 2.511      ;
; -0.805 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 2.510      ;
; -0.804 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 2.509      ;
; -0.796 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 2.501      ;
; -0.426 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; -0.001     ; 2.130      ;
; -0.028 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_wb                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.733      ;
; 0.678  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done_ack                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.027      ;
; 0.683  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.022      ;
; 0.685  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done_ack                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.020      ;
; 0.690  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.015      ;
; 0.690  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[2]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.015      ;
; 0.691  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.014      ;
; 0.691  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.014      ;
; 0.693  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[0]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.012      ;
; 0.694  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[4]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.011      ;
; 0.695  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.010      ;
; 0.695  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 1.010      ;
; 0.786  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.919      ;
; 0.788  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.917      ;
; 0.788  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.917      ;
; 0.789  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.916      ;
; 0.796  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.909      ;
; 0.796  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[6]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.909      ;
; 0.797  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.908      ;
; 0.800  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.905      ;
; 0.800  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[7]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.905      ;
; 0.801  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.904      ;
; 0.802  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.903      ;
; 0.806  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.899      ;
; 0.806  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 1.667        ; 0.000      ; 0.899      ;
; 22.331 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 19.408     ;
; 22.435 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.110      ; 19.301     ;
; 22.444 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.111      ; 19.293     ;
; 22.507 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 19.232     ;
; 22.548 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.108      ; 19.186     ;
; 22.620 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.111      ; 19.117     ;
; 22.826 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.913     ;
; 22.891 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_secondword                                                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.848     ;
; 22.926 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg1 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.813     ;
; 22.930 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.110      ; 18.806     ;
; 22.995 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_secondword                                                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.110      ; 18.741     ;
; 23.002 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.737     ;
; 23.015 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 18.692     ;
; 23.039 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg1 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.111      ; 18.698     ;
; 23.067 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_secondword                                                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.672     ;
; 23.128 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.001      ; 18.577     ;
; 23.275 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|clear_prefetched_high_word_q                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.464     ;
; 23.323 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rinst                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.114      ; 18.417     ;
; 23.379 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|clear_prefetched_high_word_q                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.110      ; 18.357     ;
; 23.421 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg1 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.318     ;
; 23.427 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rinst                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.111      ; 18.310     ;
; 23.451 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|clear_prefetched_high_word_q                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.288     ;
; 23.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_prefetch                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.114      ; 18.286     ;
; 23.486 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_secondword                                                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg1 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.253     ;
; 23.491 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg4 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.248     ;
; 23.499 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rinst                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.114      ; 18.241     ;
; 23.509 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|prefetched_high_word                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.230     ;
; 23.510 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 18.197     ;
; 23.558 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_prefetch                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.111      ; 18.179     ;
; 23.568 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[1]                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.108      ; 18.166     ;
; 23.575 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_secondword                                                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 18.132     ;
; 23.604 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg4 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.111      ; 18.133     ;
; 23.613 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|prefetched_high_word                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.110      ; 18.123     ;
; 23.614 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.006      ; 18.096     ;
; 23.630 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_prefetch                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.114      ; 18.110     ;
; 23.672 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[1]                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.105      ; 18.059     ;
; 23.685 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|prefetched_high_word                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.054     ;
; 23.709 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15]                                                                                                             ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 18.030     ;
; 23.727 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 17.981     ;
; 23.740 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[16]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 17.964     ;
; 23.740 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 17.964     ;
; 23.740 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.000      ; 17.964     ;
; 23.744 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[1]                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.108      ; 17.990     ;
; 23.778 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg3 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.110      ; 17.958     ;
; 23.781 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.013     ; 17.910     ;
; 23.781 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[14]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.013     ; 17.910     ;
; 23.781 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.013     ; 17.910     ;
; 23.813 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15]                                                                                                             ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg2 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.110      ; 17.923     ;
; 23.853 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[16]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.002     ; 17.849     ;
; 23.853 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[11]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.002     ; 17.849     ;
; 23.853 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.002     ; 17.849     ;
; 23.870 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|clear_prefetched_high_word_q                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg1 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 17.869     ;
; 23.885 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15]                                                                                                             ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 17.854     ;
; 23.891 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg3 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.108      ; 17.843     ;
; 23.894 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 17.795     ;
; 23.894 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[14]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 17.795     ;
; 23.894 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10]                                                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 17.795     ;
; 23.918 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rinst                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg1 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.114      ; 17.822     ;
; 23.959 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|clear_prefetched_high_word_q                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.003      ; 17.748     ;
; 23.972 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_16bit_buffer[10]                                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.001      ; 17.733     ;
; 23.986 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[1]                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg4 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 17.753     ;
; 24.007 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rinst                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.004      ; 17.701     ;
; 24.049 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_prefetch                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg1 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.114      ; 17.691     ;
; 24.051 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_secondword                                                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_v8h1:auto_generated|ram_block1a0~portb_address_reg4 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.113      ; 17.688     ;
; 24.058 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[19]                                                                                          ; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0|altsyncram:altsyncram0|altsyncram_dsf1:auto_generated|ram_block1a30~porta_we_reg ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; 0.056      ; 17.624     ;
; 24.062 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]                                                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.021     ; 17.621     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clkgen|wrapped_altpll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_secondword                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_secondword                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_firstword_reg                         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_la_firstword_reg                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0|wb_ack_o_r                            ; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0|wb_ack_o_r                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_compr                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_compr                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|spi_cs                                                                ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|spi_cs                                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|spi_sclk                                                              ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|spi_sclk                                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|running           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|running           ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|mul_waiting       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|mul_waiting       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[15]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[15]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[10]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[10]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[0]       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[0]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[1]       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[1]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[2]       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[2]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[3]       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[3]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[4]       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[4]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[5]       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[5]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[6]       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[6]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[7]       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[7]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[8]       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[8]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[9]       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[9]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[20]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[20]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[11]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[11]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[12]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[12]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[13]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[13]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[14]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[14]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[16]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[16]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[17]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[17]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[18]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[18]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[19]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[19]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[24]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[24]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[21]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[21]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[22]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[22]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[23]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[23]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[29]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[29]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[25]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[25]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[27]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[27]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[28]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[28]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[30]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[30]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[26]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient[26]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[9]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[9]                               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[3]                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[3]                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clkgen|wrapped_altpll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                             ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                          ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                                                                                                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                                                                                                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                             ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                             ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                                                                                                                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                    ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                    ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|we_o                                   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|we_o                                                                                                                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|we_o                                   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                               ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                    ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|acc_o                                  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                               ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|acc_o                                  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|acc_o                                                                                                                                               ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                         ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                                                                                                                                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                                                                                                                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.615 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[3]                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[3]                                                                                                                                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.898      ;
; 0.615 ; altpll_wb_clkgen:clkgen|sdram_rst_shr[1]                                                                                                           ; altpll_wb_clkgen:clkgen|sdram_rst_shr[2]                                                                                                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.617 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[9]    ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]                                                                                                                                                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6]    ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]                                                                                                                                                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.619 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5]    ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]                                                                                                                                                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.905      ;
; 0.621 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[2]                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[2]                                                                                                                                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.904      ;
; 0.621 ; altpll_wb_clkgen:clkgen|sdram_rst_shr[8]                                                                                                           ; altpll_wb_clkgen:clkgen|sdram_rst_shr[9]                                                                                                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; altpll_wb_clkgen:clkgen|sdram_rst_shr[12]                                                                                                          ; altpll_wb_clkgen:clkgen|sdram_rst_shr[13]                                                                                                                                                                                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[17]   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13]                                                                                                                                                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; altpll_wb_clkgen:clkgen|sdram_rst_shr[3]                                                                                                           ; altpll_wb_clkgen:clkgen|sdram_rst_shr[4]                                                                                                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; altpll_wb_clkgen:clkgen|sdram_rst_shr[2]                                                                                                           ; altpll_wb_clkgen:clkgen|sdram_rst_shr[3]                                                                                                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; altpll_wb_clkgen:clkgen|sdram_rst_shr[6]                                                                                                           ; altpll_wb_clkgen:clkgen|sdram_rst_shr[7]                                                                                                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; altpll_wb_clkgen:clkgen|sdram_rst_shr[11]                                                                                                          ; altpll_wb_clkgen:clkgen|sdram_rst_shr[12]                                                                                                                                                                                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[16]   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12]                                                                                                                                                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2]                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.907      ;
; 0.624 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.907      ;
; 0.624 ; altpll_wb_clkgen:clkgen|sdram_rst_shr[10]                                                                                                          ; altpll_wb_clkgen:clkgen|sdram_rst_shr[11]                                                                                                                                                                                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; altpll_wb_clkgen:clkgen|sdram_rst_shr[0]                                                                                                           ; altpll_wb_clkgen:clkgen|sdram_rst_shr[1]                                                                                                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[7]    ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]                                                                                                                                                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; altpll_wb_clkgen:clkgen|sdram_rst_shr[4]                                                                                                           ; altpll_wb_clkgen:clkgen|sdram_rst_shr[5]                                                                                                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[16]                             ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]                                                                                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.910      ;
; 0.627 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[8]                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[8]                                                                                                                                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.910      ;
; 0.628 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[14]                             ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[14]                                                                                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.911      ;
; 0.629 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[18]                             ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[18]                                                                                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.912      ;
; 0.629 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done_ack                          ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.912      ;
; 0.629 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[31]                                                             ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[31]                                                                                                                                                                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[31]                          ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[31]                                                                                                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[31]                        ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[31]                                                                                                                                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[31]                                                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[31]                                                                                                                                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[31]                        ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[31]                                                                                                                                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[31]                          ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[31]                                                                                                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[20]                             ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[20]                                                                                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.913      ;
; 0.630 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                            ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req                                                                                                                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.913      ;
; 0.630 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.631 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[10]                             ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[10]                                                                                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.914      ;
; 0.632 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[5]                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[5]                                                                                                                                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.915      ;
; 0.635 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[15]                             ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[15]                                                                                                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.918      ;
; 0.635 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[6]                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[6]                                                                                                                                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.918      ;
; 0.635 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                    ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.922      ;
; 0.639 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.925      ;
; 0.641 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_wb                            ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req                                                                                                                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; -0.003       ; 0.000      ; 0.924      ;
; 0.643 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                                                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.645 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.931      ;
; 0.646 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.932      ;
; 0.732 ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[28]                              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg12 ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 1.084      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clkgen|wrapped_altpll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 37.434 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[0]                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.022     ; 4.248      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[7]                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[7]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.008     ; 4.261      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[1]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[4]                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.013     ; 4.256      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[4]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[4]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[4]                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[4]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[6]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|flop_0[0]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|sync_dat_o[0]               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[0]                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[0]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[1]                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[1]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[2]                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[2]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[3]                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[3]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[4]                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[4]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[5]                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[5]                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[5]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[6]                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[6]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[7]                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[7]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[8]                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[8]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[9]                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.016     ; 4.253      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[9]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[10]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.016     ; 4.253      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[10]                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[11]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[11]                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[12]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[12]                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[13]                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[13]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[14]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[14]                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[15]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[15]                                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|enable                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.004     ; 4.265      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[3]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[0]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.007     ; 4.262      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[1]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[2]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                           ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.004     ; 4.265      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[1]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.005     ; 4.264      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[2]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.005     ; 4.264      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.005     ; 4.264      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.004     ; 4.265      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[0]      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.005     ; 4.264      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0]     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~0 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.009     ; 4.260      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[6]                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.009     ; 4.260      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[5]                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.009     ; 4.260      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[4]                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.009     ; 4.260      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[3]                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.009     ; 4.260      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[2]                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.009     ; 4.260      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[1]                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.009     ; 4.260      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[0]                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.009     ; 4.260      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|parity_xor                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.009     ; 4.260      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[5]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[0]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.016     ; 4.253      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[2]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.016     ; 4.253      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.015     ; 4.254      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[1]                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.020     ; 4.249      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[2]                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.020     ; 4.249      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[3]                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.020     ; 4.249      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[4]                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.020     ; 4.249      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[5]                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.020     ; 4.249      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[6]                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.020     ; 4.249      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[7]                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.020     ; 4.249      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[0]                                                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.020     ; 4.249      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5_d                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.020     ; 4.249      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                         ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.020     ; 4.249      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[1]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.016     ; 4.253      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[3]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.016     ; 4.253      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[3]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.009     ; 4.260      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[7]                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[3]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[7]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[0]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[5]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[5]                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[2]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[6]                                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
; 37.435 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[6]                                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 41.666       ; -0.014     ; 4.255      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clkgen|wrapped_altpll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.966 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[2]                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 4.237      ;
; 3.966 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[0]                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 4.237      ;
; 3.966 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rx_reset                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 4.237      ;
; 3.966 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|start_dlc                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 4.237      ;
; 3.966 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[2]               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 4.239      ;
; 3.966 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[3]               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 4.239      ;
; 3.966 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[4]               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 4.239      ;
; 3.966 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tf_push                                               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 4.237      ;
; 3.966 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 4.239      ;
; 3.966 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[1]                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 4.237      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[1]                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 4.258      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[6]                                    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 4.247      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]           ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]               ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]           ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[2]                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][2] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr_mask_d                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[0]                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[1]                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[0]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.248      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[1]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.248      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[2]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.248      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[3]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.248      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[4]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.248      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[5]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.248      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[6]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.248      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[7]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.248      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[8]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.248      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[9]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 4.248      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_d                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_pnd                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 4.255      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3_d                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 4.255      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[2]                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[3]                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[1]                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|thre_int_d                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|thre_int_pnd                                          ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ms_int_d                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ms_int_pnd                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[0]                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0_d                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 4.255      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 4.255      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[0]                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 4.255      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[0]                                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[3]                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 4.255      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[3]                                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6_d                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 4.253      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[2]                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 4.255      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[2]                                     ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.254      ;
; 3.967 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[1]                                            ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 4.255      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_cyc_is                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_stb_is                                       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.10                                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                             ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_we_is                                        ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tx_reset                                              ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[0]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[1]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[2]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[3]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[4]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[5]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[6]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[7]                   ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 4.253      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                      ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.258      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 4.252      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[1]    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 4.252      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 4.252      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 4.251      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2]    ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 4.252      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 4.257      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 4.266      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 4.263      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 4.264      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 4.264      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 4.265      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 4.265      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.255      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][2]  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 4.255      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4_d                                                ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 4.266      ;
; 3.968 ; altpll_wb_clkgen:clkgen|wb_rst_shr[15] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                 ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 4.257      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clkgen|wrapped_altpll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_bytena_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_bytena_reg1  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg8  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg9  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_memory_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_we_reg       ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a10~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a11~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a12~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a13~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a14~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a15~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a16~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a17~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a18~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a19~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a1~portb_memory_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a20~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a21~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a22~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a23~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a24~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a25~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a26~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a27~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a28~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a29~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a2~portb_memory_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a30~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a31~portb_memory_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a3~portb_memory_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a4~portb_memory_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a5~portb_memory_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a6~portb_memory_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a7~portb_memory_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_address_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_address_reg1 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_address_reg2 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_address_reg3 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_bytena_reg1  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg1  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg10 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg11 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg12 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg13 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg14 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg15 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg2  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg3  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg4  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg5  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg6  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg7  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg8  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_datain_reg9  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_memory_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a8~portb_we_reg       ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a9~portb_memory_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_bytena_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_bytena_reg1  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg1  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg10 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg11 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg12 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg13 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg14 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg15 ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg2  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg3  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg4  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg5  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg6  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg7  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg8  ;
; 3.760 ; 6.666        ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~portb_datain_reg9  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CLOCK_50'                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|inclk[0] ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clkgen|wrapped_altpll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_we_reg       ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a0~porta_we_reg       ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; High Pulse Width ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 17.927 ; 20.833       ; 2.906          ; Low Pulse Width  ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_urv1:auto_generated|ram_block1a4~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+----------------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO_1[*]            ; CLOCK_50   ; 7.148 ; 7.148 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ;
;  GPIO_1[3]           ; CLOCK_50   ; 7.148 ; 7.148 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ;
; sdram_dq_pad_io[*]   ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[0]  ; CLOCK_50   ; 6.635 ; 6.635 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[1]  ; CLOCK_50   ; 6.675 ; 6.675 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[2]  ; CLOCK_50   ; 6.937 ; 6.937 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[3]  ; CLOCK_50   ; 6.974 ; 6.974 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[4]  ; CLOCK_50   ; 7.161 ; 7.161 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[5]  ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[6]  ; CLOCK_50   ; 7.143 ; 7.143 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[7]  ; CLOCK_50   ; 7.036 ; 7.036 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[8]  ; CLOCK_50   ; 6.723 ; 6.723 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[9]  ; CLOCK_50   ; 6.675 ; 6.675 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[10] ; CLOCK_50   ; 6.650 ; 6.650 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[11] ; CLOCK_50   ; 6.507 ; 6.507 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[12] ; CLOCK_50   ; 7.102 ; 7.102 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[13] ; CLOCK_50   ; 7.072 ; 7.072 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[14] ; CLOCK_50   ; 6.770 ; 6.770 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[15] ; CLOCK_50   ; 6.589 ; 6.589 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
+----------------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+----------------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------------+------------+--------+--------+------------+---------------------------------------------------+
; GPIO_1[*]            ; CLOCK_50   ; -6.900 ; -6.900 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ;
;  GPIO_1[3]           ; CLOCK_50   ; -6.900 ; -6.900 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ;
; sdram_dq_pad_io[*]   ; CLOCK_50   ; -6.259 ; -6.259 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[0]  ; CLOCK_50   ; -6.387 ; -6.387 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[1]  ; CLOCK_50   ; -6.427 ; -6.427 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[2]  ; CLOCK_50   ; -6.689 ; -6.689 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[3]  ; CLOCK_50   ; -6.726 ; -6.726 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[4]  ; CLOCK_50   ; -6.913 ; -6.913 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[5]  ; CLOCK_50   ; -7.016 ; -7.016 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[6]  ; CLOCK_50   ; -6.895 ; -6.895 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[7]  ; CLOCK_50   ; -6.788 ; -6.788 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[8]  ; CLOCK_50   ; -6.475 ; -6.475 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[9]  ; CLOCK_50   ; -6.427 ; -6.427 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[10] ; CLOCK_50   ; -6.402 ; -6.402 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[11] ; CLOCK_50   ; -6.259 ; -6.259 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[12] ; CLOCK_50   ; -6.854 ; -6.854 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[13] ; CLOCK_50   ; -6.824 ; -6.824 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[14] ; CLOCK_50   ; -6.522 ; -6.522 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[15] ; CLOCK_50   ; -6.341 ; -6.341 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
+----------------------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO_1[*]            ; CLOCK_50   ; 7.989 ; 7.989 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ;
;  GPIO_1[1]           ; CLOCK_50   ; 7.989 ; 7.989 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ;
; sdram_a_pad_o[*]     ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[0]    ; CLOCK_50   ; 8.013 ; 8.013 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[1]    ; CLOCK_50   ; 7.828 ; 7.828 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[2]    ; CLOCK_50   ; 7.798 ; 7.798 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[3]    ; CLOCK_50   ; 6.775 ; 6.775 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[4]    ; CLOCK_50   ; 7.746 ; 7.746 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[5]    ; CLOCK_50   ; 7.923 ; 7.923 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[6]    ; CLOCK_50   ; 8.147 ; 8.147 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[7]    ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[8]    ; CLOCK_50   ; 6.429 ; 6.429 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[9]    ; CLOCK_50   ; 7.396 ; 7.396 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[10]   ; CLOCK_50   ; 8.708 ; 8.708 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[11]   ; CLOCK_50   ; 8.266 ; 8.266 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_ba_pad_o[*]    ; CLOCK_50   ; 8.799 ; 8.799 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_ba_pad_o[0]   ; CLOCK_50   ; 8.799 ; 8.799 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_ba_pad_o[1]   ; CLOCK_50   ; 5.915 ; 5.915 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_cas_pad_o      ; CLOCK_50   ; 5.660 ; 5.660 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_clk_pad_o      ; CLOCK_50   ; 1.072 ;       ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_dq_pad_io[*]   ; CLOCK_50   ; 7.481 ; 7.481 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[0]  ; CLOCK_50   ; 6.365 ; 6.365 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[1]  ; CLOCK_50   ; 6.209 ; 6.209 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[2]  ; CLOCK_50   ; 7.325 ; 7.325 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[3]  ; CLOCK_50   ; 6.216 ; 6.216 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[4]  ; CLOCK_50   ; 7.481 ; 7.481 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[5]  ; CLOCK_50   ; 6.810 ; 6.810 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[6]  ; CLOCK_50   ; 7.026 ; 7.026 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[7]  ; CLOCK_50   ; 7.108 ; 7.108 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[8]  ; CLOCK_50   ; 5.834 ; 5.834 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[9]  ; CLOCK_50   ; 6.436 ; 6.436 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[10] ; CLOCK_50   ; 6.360 ; 6.360 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[11] ; CLOCK_50   ; 6.320 ; 6.320 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[12] ; CLOCK_50   ; 6.741 ; 6.741 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[13] ; CLOCK_50   ; 7.031 ; 7.031 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[14] ; CLOCK_50   ; 6.135 ; 6.135 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[15] ; CLOCK_50   ; 5.699 ; 5.699 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_dqm_pad_o[*]   ; CLOCK_50   ; 5.997 ; 5.997 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dqm_pad_o[0]  ; CLOCK_50   ; 5.997 ; 5.997 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dqm_pad_o[1]  ; CLOCK_50   ; 5.795 ; 5.795 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_ras_pad_o      ; CLOCK_50   ; 7.736 ; 7.736 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_we_pad_o       ; CLOCK_50   ; 6.920 ; 6.920 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_clk_pad_o      ; CLOCK_50   ;       ; 1.072 ; Fall       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
+----------------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------------+------------+-------+-------+------------+---------------------------------------------------+
; GPIO_1[*]            ; CLOCK_50   ; 6.209 ; 6.209 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ;
;  GPIO_1[1]           ; CLOCK_50   ; 6.209 ; 6.209 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ;
; sdram_a_pad_o[*]     ; CLOCK_50   ; 6.429 ; 6.429 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[0]    ; CLOCK_50   ; 8.013 ; 8.013 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[1]    ; CLOCK_50   ; 7.828 ; 7.828 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[2]    ; CLOCK_50   ; 7.798 ; 7.798 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[3]    ; CLOCK_50   ; 6.775 ; 6.775 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[4]    ; CLOCK_50   ; 7.746 ; 7.746 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[5]    ; CLOCK_50   ; 7.923 ; 7.923 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[6]    ; CLOCK_50   ; 8.147 ; 8.147 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[7]    ; CLOCK_50   ; 8.847 ; 8.847 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[8]    ; CLOCK_50   ; 6.429 ; 6.429 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[9]    ; CLOCK_50   ; 7.396 ; 7.396 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[10]   ; CLOCK_50   ; 7.255 ; 7.255 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_a_pad_o[11]   ; CLOCK_50   ; 8.266 ; 8.266 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_ba_pad_o[*]    ; CLOCK_50   ; 5.915 ; 5.915 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_ba_pad_o[0]   ; CLOCK_50   ; 8.799 ; 8.799 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_ba_pad_o[1]   ; CLOCK_50   ; 5.915 ; 5.915 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_cas_pad_o      ; CLOCK_50   ; 5.660 ; 5.660 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_clk_pad_o      ; CLOCK_50   ; 1.072 ;       ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_dq_pad_io[*]   ; CLOCK_50   ; 5.699 ; 5.699 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[0]  ; CLOCK_50   ; 6.365 ; 6.365 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[1]  ; CLOCK_50   ; 6.209 ; 6.209 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[2]  ; CLOCK_50   ; 7.325 ; 7.325 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[3]  ; CLOCK_50   ; 6.216 ; 6.216 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[4]  ; CLOCK_50   ; 7.481 ; 7.481 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[5]  ; CLOCK_50   ; 6.810 ; 6.810 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[6]  ; CLOCK_50   ; 7.026 ; 7.026 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[7]  ; CLOCK_50   ; 7.108 ; 7.108 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[8]  ; CLOCK_50   ; 5.834 ; 5.834 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[9]  ; CLOCK_50   ; 6.436 ; 6.436 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[10] ; CLOCK_50   ; 6.360 ; 6.360 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[11] ; CLOCK_50   ; 6.320 ; 6.320 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[12] ; CLOCK_50   ; 6.741 ; 6.741 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[13] ; CLOCK_50   ; 7.031 ; 7.031 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[14] ; CLOCK_50   ; 6.135 ; 6.135 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[15] ; CLOCK_50   ; 5.699 ; 5.699 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_dqm_pad_o[*]   ; CLOCK_50   ; 5.795 ; 5.795 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dqm_pad_o[0]  ; CLOCK_50   ; 5.997 ; 5.997 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dqm_pad_o[1]  ; CLOCK_50   ; 5.795 ; 5.795 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_ras_pad_o      ; CLOCK_50   ; 7.736 ; 7.736 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_we_pad_o       ; CLOCK_50   ; 6.920 ; 6.920 ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
; sdram_clk_pad_o      ; CLOCK_50   ;       ; 1.072 ; Fall       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
+----------------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+----------------------+------------+-------+------+------------+---------------------------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                   ;
+----------------------+------------+-------+------+------------+---------------------------------------------------+
; sdram_dq_pad_io[*]   ; CLOCK_50   ; 7.955 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[0]  ; CLOCK_50   ; 8.296 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[1]  ; CLOCK_50   ; 8.296 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[2]  ; CLOCK_50   ; 7.955 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[3]  ; CLOCK_50   ; 7.955 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[4]  ; CLOCK_50   ; 8.303 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[5]  ; CLOCK_50   ; 8.273 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[6]  ; CLOCK_50   ; 8.313 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[7]  ; CLOCK_50   ; 8.313 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[8]  ; CLOCK_50   ; 8.670 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[9]  ; CLOCK_50   ; 8.670 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[10] ; CLOCK_50   ; 8.656 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[11] ; CLOCK_50   ; 8.656 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[12] ; CLOCK_50   ; 8.300 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[13] ; CLOCK_50   ; 8.300 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[14] ; CLOCK_50   ; 8.300 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[15] ; CLOCK_50   ; 8.300 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
+----------------------+------------+-------+------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+----------------------+------------+-------+------+------------+---------------------------------------------------+
; Data Port            ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                   ;
+----------------------+------------+-------+------+------------+---------------------------------------------------+
; sdram_dq_pad_io[*]   ; CLOCK_50   ; 7.955 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[0]  ; CLOCK_50   ; 8.296 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[1]  ; CLOCK_50   ; 8.296 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[2]  ; CLOCK_50   ; 7.955 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[3]  ; CLOCK_50   ; 7.955 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[4]  ; CLOCK_50   ; 8.303 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[5]  ; CLOCK_50   ; 8.273 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[6]  ; CLOCK_50   ; 8.313 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[7]  ; CLOCK_50   ; 8.313 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[8]  ; CLOCK_50   ; 8.670 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[9]  ; CLOCK_50   ; 8.670 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[10] ; CLOCK_50   ; 8.656 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[11] ; CLOCK_50   ; 8.656 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[12] ; CLOCK_50   ; 8.300 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[13] ; CLOCK_50   ; 8.300 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[14] ; CLOCK_50   ; 8.300 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[15] ; CLOCK_50   ; 8.300 ;      ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
+----------------------+------------+-------+------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                       ;
+----------------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port            ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+----------------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_dq_pad_io[*]   ; CLOCK_50   ; 7.955     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[0]  ; CLOCK_50   ; 8.296     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[1]  ; CLOCK_50   ; 8.296     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[2]  ; CLOCK_50   ; 7.955     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[3]  ; CLOCK_50   ; 7.955     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[4]  ; CLOCK_50   ; 8.303     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[5]  ; CLOCK_50   ; 8.273     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[6]  ; CLOCK_50   ; 8.313     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[7]  ; CLOCK_50   ; 8.313     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[8]  ; CLOCK_50   ; 8.670     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[9]  ; CLOCK_50   ; 8.670     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[10] ; CLOCK_50   ; 8.656     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[11] ; CLOCK_50   ; 8.656     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[12] ; CLOCK_50   ; 8.300     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[13] ; CLOCK_50   ; 8.300     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[14] ; CLOCK_50   ; 8.300     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[15] ; CLOCK_50   ; 8.300     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
+----------------------+------------+-----------+-----------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                               ;
+----------------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port            ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+----------------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_dq_pad_io[*]   ; CLOCK_50   ; 7.955     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[0]  ; CLOCK_50   ; 8.296     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[1]  ; CLOCK_50   ; 8.296     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[2]  ; CLOCK_50   ; 7.955     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[3]  ; CLOCK_50   ; 7.955     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[4]  ; CLOCK_50   ; 8.303     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[5]  ; CLOCK_50   ; 8.273     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[6]  ; CLOCK_50   ; 8.313     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[7]  ; CLOCK_50   ; 8.313     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[8]  ; CLOCK_50   ; 8.670     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[9]  ; CLOCK_50   ; 8.670     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[10] ; CLOCK_50   ; 8.656     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[11] ; CLOCK_50   ; 8.656     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[12] ; CLOCK_50   ; 8.300     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[13] ; CLOCK_50   ; 8.300     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[14] ; CLOCK_50   ; 8.300     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
;  sdram_dq_pad_io[15] ; CLOCK_50   ; 8.300     ;           ; Rise       ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ;
+----------------------+------------+-----------+-----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 383602   ; 0        ; 0        ; 0        ;
; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 34       ; 0        ; 0        ; 0        ;
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 964      ; 0        ; 0        ; 0        ;
; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 191777   ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 383602   ; 0        ; 0        ; 0        ;
; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 34       ; 0        ; 0        ; 0        ;
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 964      ; 0        ; 0        ; 0        ;
; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; clkgen|wrapped_altpll|altpll_component|pll|clk[1] ; 191777   ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 288      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; clkgen|wrapped_altpll|altpll_component|pll|clk[0] ; 288      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 57    ; 57   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Aug 26 14:34:51 2025
Info: Command: quartus_sta de1-picorv32-wb-soc_0
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'src/de1-picorv32-wb-soc_0/data/de1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clkgen|wrapped_altpll|altpll_component|pll|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {clkgen|wrapped_altpll|altpll_component|pll|clk[0]} {clkgen|wrapped_altpll|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {clkgen|wrapped_altpll|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {clkgen|wrapped_altpll|altpll_component|pll|clk[1]} {clkgen|wrapped_altpll|altpll_component|pll|clk[1]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.137
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.137      -165.285 clkgen|wrapped_altpll|altpll_component|pll|clk[1] 
    Info (332119):    -0.830        -6.980 clkgen|wrapped_altpll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clkgen|wrapped_altpll|altpll_component|pll|clk[0] 
    Info (332119):     0.445         0.000 clkgen|wrapped_altpll|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 37.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.434         0.000 clkgen|wrapped_altpll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 3.966
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.966         0.000 clkgen|wrapped_altpll|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.760
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.760         0.000 clkgen|wrapped_altpll|altpll_component|pll|clk[1] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.927         0.000 clkgen|wrapped_altpll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2047 megabytes
    Info: Processing ended: Tue Aug 26 14:34:53 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


