vhdl work "E:\Academic\VHDL projects\basic_CPU\Std_Logic_Ram.vhd"
