FILES
{
	VHDL_FILE = ..\..\..\..\library\sys_param\source\rtl\general_pack.vhd;
	VHDL_FILE = ..\..\..\..\library\sys_param\source\rtl\command_pack.vhd;
	VHDL_FILE = ..\..\..\..\library\sys_param\source\rtl\wishbone_pack.vhd;
	VHDL_FILE = ..\..\..\..\library\sys_param\source\rtl\data_types_pack.vhd;
	VHDL_FILE = ..\..\..\..\library\sys_param\source\rtl\frame_timing_pack.vhd;
	VHDL_FILE = ..\..\..\sync_gen\source\rtl\sync_gen_pack.vhd;
	VHDL_FILE = ..\..\..\..\all_cards\async\source\rtl\async_pack.vhd;
	VHDL_FILE = ..\..\..\..\library\components\source\rtl\component_pack.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\issue_reply_pack.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\cmd_queue_ram40_pack.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\reply_queue_pack.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\cmd_queue_pack.vhd;
	VHDL_FILE = ..\..\..\..\all_cards\async\source\rtl\lvds_tx.vhd;
	VHDL_FILE = ..\..\..\..\all_cards\async\source\rtl\lvds_rx.vhd;
	VHDL_FILE = ..\..\..\..\library\components\source\rtl\counter.vhd;
	VHDL_FILE = ..\..\..\..\library\components\source\rtl\shift_reg.vhd;
	VHDL_FILE = ..\..\..\..\library\components\source\rtl\crc.vhd;
	VHDL_FILE = ..\..\..\..\all_cards\async\source\rtl\async_rx.vhd;
	VHDL_FILE = ..\..\..\..\all_cards\async\source\rtl\async_tx.vhd;
	VHDL_FILE = ..\..\..\..\library\components\source\rtl\reg.vhd;
	VHDL_FILE = ..\..\..\sync_gen\source\rtl\sync_gen.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\fibre_rx_control.vhd;
	VHDL_FILE = ..\..\..\..\library\components\source\rtl\sync_fifo_rx.vhd;
	VHDL_FILE = ..\..\..\..\library\components\source\rtl\sync_fifo_tx.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\fibre_rx_fifo.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\fibre_rx_protocol.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\fibre_rx.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\fibre_tx_control.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\fibre_tx_fifo.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\fibre_tx.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\reply_translator.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\cmd_queue_ram40.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\cmd_queue.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\cmd_translator_arbiter.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\cmd_translator_ret_dat_fsm.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\cmd_translator_simple_cmd_fsm.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\cmd_translator.vhd;
	VHDL_FILE = ..\..\..\issue_reply\source\rtl\issue_reply.vhd;
	VHDL_FILE = ..\..\source\issue_reply_test_pll.vhd;
	VHDL_FILE = ..\..\source\issue_reply_test.vhd;
	TCL_SCRIPT_FILE = ..\..\..\..\..\scripts\quartus\cc_pin_assign.tcl;
}
COMPILER_SETTINGS_LIST
{
	COMPILER_SETTINGS = issue_reply_test;
}
SIMULATOR_SETTINGS_LIST
{
	SIMULATOR_SETTINGS = issue_reply_test;
}
SOFTWARE_SETTINGS_LIST
{
	SOFTWARE_SETTINGS = Debug;
	SOFTWARE_SETTINGS = Release;
}
