FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 91;
0"NC";
%"XC7Z015_1CLG485C"
"2","(-6150,4200)","0","kvm_matrix_lib","I1";
;
VALUE"XC7Z015_1CLG485C"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-125,1250,1125,-100";
"U16"0;
"Y17"0;
"W17"0;
"W16"0;
"V16"0;
"U18"0;
"U17"0;
"W18"0;
"V18"0;
"V19"0;
"U19"0;
"T17"0;
"R17"0;
"AA20"0;
"AA19"0;
"AB17"0;
"AB16"0;
"AB19"0;
"AB18"0;
"AB22"0;
"AB21"0;
"AA17"0;
"AA16"0;
"Y19"0;
"Y18"0;
"Y15"0;
"Y14"0;
"AA15"0;
"AA14"0;
"Y13"0;
"Y12"0;
"AB14"0;
"AB13"0;
"AB12"0;
"AA12"0;
"AB11"0;
"AA11"0;
"U14"0;
"U13"0;
"U12"0;
"U11"0;
"W11"0;
"V11"0;
"W13"0;
"W12"0;
"W15"0;
"V15"0;
"V14"0;
"V13"0;
"T16"0;
END.
