INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'clk_wiz_v3_6' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'clk_wiz_v3_6'...
WARNING:sim - A core named 'clk_wiz_v3_6' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'clk_wiz_v3_6'...
Delivering associated files for 'clk_wiz_v3_6'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'clk_wiz_v3_6'...
Delivered 3 files into directory
/persist/vhdl/lx9/sdr4/ipcore_dir/tmp/_cg/clk_wiz_v3_6
Delivered 1 file into directory
/persist/vhdl/lx9/sdr4/ipcore_dir/tmp/_cg/clk_wiz_v3_6
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx9.nph' in environment
/media/user/27e0f331-7b64-47b9-bab0-86e1a9cf3501/__myfiles__/xilinx/14.7/ISE_DS/
ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'clk_wiz_v3_6'...
Generating ISE project...
XCO file found: clk_wiz_v3_6.xco
XMDF file found: clk_wiz_v3_6_xmdf.tcl
Adding /persist/vhdl/lx9/sdr4/ipcore_dir/tmp/_cg/clk_wiz_v3_6.asy -view all
-origin_type imported
Adding /persist/vhdl/lx9/sdr4/ipcore_dir/tmp/_cg/clk_wiz_v3_6.ucf -view all
-origin_type created
Adding /persist/vhdl/lx9/sdr4/ipcore_dir/tmp/_cg/clk_wiz_v3_6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/persist/vhdl/lx9/sdr4/ipcore_dir/tmp/_cg/clk_wiz_v3_6.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /persist/vhdl/lx9/sdr4/ipcore_dir/tmp/_cg/clk_wiz_v3_6.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/clk_wiz_v3_6"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'clk_wiz_v3_6'.
