Analysis & Synthesis report for DE2_115_CAMERA
Thu Apr 02 23:30:56 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115_CAMERA|I2C_CCD_Config:u8|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|altsyncram_nja1:altsyncram2
 18. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component
 19. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated
 20. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p
 21. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p
 22. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram
 23. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:rs_brp
 24. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:rs_bwp
 25. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 26. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13
 27. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:ws_brp
 28. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:ws_bwp
 29. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 30. Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16
 31. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component
 32. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated
 33. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_677:rdptr_g1p
 34. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_2lc:wrptr_g1p
 35. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|altsyncram_im31:fifo_ram
 36. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:rs_brp
 37. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:rs_bwp
 38. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_tld:rs_dgwp
 39. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe6
 40. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:ws_brp
 41. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:ws_bwp
 42. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_uld:ws_dgrp
 43. Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe9
 44. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
 45. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
 46. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 47. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
 48. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
 49. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
 50. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 51. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 52. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 53. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 54. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
 55. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
 56. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 57. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
 58. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
 59. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
 60. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 61. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 62. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 63. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 64. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
 65. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
 66. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
 67. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
 68. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 69. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 70. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
 71. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
 72. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 73. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 74. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
 75. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
 76. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
 77. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
 78. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 79. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 80. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
 81. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
 82. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 83. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 84. Source assignments for COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0|shift_taps_hkm:auto_generated|altsyncram_7961:altsyncram4
 85. Parameter Settings for User Entity Instance: CCD_Capture:u3
 86. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component
 87. Parameter Settings for User Entity Instance: COLOR_TRANSFORM:color_transform1
 88. Parameter Settings for User Entity Instance: sync_controller:sync
 89. Parameter Settings for User Entity Instance: FIFO_sync:fifo_sync|dcfifo:dcfifo_component
 90. Parameter Settings for User Entity Instance: CLKSRC:clksrc|altpll:altpll_component
 91. Parameter Settings for User Entity Instance: SRAM_Controller:sram_controller
 92. Parameter Settings for User Entity Instance: FIFO_sram:fifo_sram|dcfifo:dcfifo_component
 93. Parameter Settings for User Entity Instance: HOMOGRAPHY:homography
 94. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 95. Parameter Settings for User Entity Instance: Sdram_Control:u7
 96. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 97. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 98. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 99. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
100. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
101. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
102. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
103. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
104. Parameter Settings for User Entity Instance: VGA_Controller:u1
105. Parameter Settings for Inferred Entity Instance: COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0
106. altshift_taps Parameter Settings by Entity Instance
107. dcfifo Parameter Settings by Entity Instance
108. altpll Parameter Settings by Entity Instance
109. Port Connectivity Checks: "VGA_Controller:u1"
110. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
111. Port Connectivity Checks: "I2C_CCD_Config:u8"
112. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
113. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
114. Port Connectivity Checks: "Sdram_Control:u7"
115. Port Connectivity Checks: "sdram_pll:u6"
116. Port Connectivity Checks: "COUNTER:counter"
117. Port Connectivity Checks: "FIFO_sram:fifo_sram"
118. Port Connectivity Checks: "SRAM_Controller:sram_controller"
119. Port Connectivity Checks: "FIFO_sync:fifo_sync"
120. Port Connectivity Checks: "sync_controller:sync"
121. Port Connectivity Checks: "COLOR_TRANSFORM:color_transform1"
122. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"
123. Port Connectivity Checks: "RAW2RGB:u4"
124. Port Connectivity Checks: "CCD_Capture:u3"
125. Elapsed Time Per Partition
126. Analysis & Synthesis Messages
127. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 02 23:30:56 2015       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; DE2_115_CAMERA                              ;
; Top-level Entity Name              ; DE2_115_CAMERA                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,121                                       ;
;     Total combinational functions  ; 1,536                                       ;
;     Dedicated logic registers      ; 1,351                                       ;
; Total registers                    ; 1351                                        ;
; Total pins                         ; 464                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 80,959                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_CAMERA     ; DE2_115_CAMERA     ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; ../counter.v                      ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/counter.v                                        ;         ;
; ../sync_controller.v              ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/sync_controller.v                                ;         ;
; ../SRAM_Controller.v              ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/SRAM_Controller.v                                ;         ;
; ../HOMOGRAPHY.v                   ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/HOMOGRAPHY.v                                     ;         ;
; ../color_transform.v              ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/color_transform.v                                ;         ;
; Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/command.v           ;         ;
; Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/control_interface.v ;         ;
; Sdram_Control/sdr_data_path.v     ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/sdr_data_path.v     ;         ;
; Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/Sdram_Control.v     ;         ;
; Sdram_Control/Sdram_Params.h      ; yes             ; User Unspecified File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/Sdram_Params.h      ;         ;
; Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/Sdram_RD_FIFO.v     ;         ;
; Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/Sdram_WR_FIFO.v     ;         ;
; v/CCD_Capture.v                   ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/CCD_Capture.v                   ;         ;
; v/I2C_CCD_Config.v                ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/I2C_CCD_Config.v                ;         ;
; v/I2C_Controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/I2C_Controller.v                ;         ;
; v/RAW2RGB.v                       ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/RAW2RGB.v                       ;         ;
; v/Reset_Delay.v                   ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/Reset_Delay.v                   ;         ;
; v/SEG7_LUT.v                      ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/SEG7_LUT.v                      ;         ;
; v/SEG7_LUT_8.v                    ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/SEG7_LUT_8.v                    ;         ;
; v/VGA_Controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/VGA_Controller.v                ;         ;
; v/sdram_pll.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/sdram_pll.v                     ;         ;
; VGA_Param.h                       ; yes             ; User Unspecified File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/VGA_Param.h                       ;         ;
; v/Line_Buffer1.v                  ; yes             ; User Wizard-Generated File   ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/Line_Buffer1.v                  ;         ;
; DE2_115_CAMERA.v                  ; yes             ; User Verilog HDL File        ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/DE2_115_CAMERA.v                  ;         ;
; ../FIFO_sync.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/NTU/Desktop/Quartus/FIFO_sync.v                                      ;         ;
; ../FIFO_sram.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/NTU/Desktop/Quartus/FIFO_sram.v                                      ;         ;
; ../CLKSRC.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/NTU/Desktop/Quartus/CLKSRC.v                                         ;         ;
; altshift_taps.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf              ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                ;         ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                ;         ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc               ;         ;
; db/shift_taps_isv.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/shift_taps_isv.tdf             ;         ;
; db/altsyncram_nja1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/altsyncram_nja1.tdf            ;         ;
; db/cntr_3uf.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/cntr_3uf.tdf                   ;         ;
; db/cmpr_7ic.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/cmpr_7ic.tdf                   ;         ;
; dcfifo.tdf                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                     ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                ;         ;
; a_graycounter.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc              ;         ;
; a_fefifo.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                   ;         ;
; a_gray2bin.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                 ;         ;
; dffpipe.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                    ;         ;
; alt_sync_fifo.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc              ;         ;
; altsyncram_fifo.inc               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc            ;         ;
; aglobal131.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                 ;         ;
; db/dcfifo_8ul1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dcfifo_8ul1.tdf                ;         ;
; db/a_gray2bin_7ib.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/a_gray2bin_7ib.tdf             ;         ;
; db/a_graycounter_677.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/a_graycounter_677.tdf          ;         ;
; db/a_graycounter_2lc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/a_graycounter_2lc.tdf          ;         ;
; db/altsyncram_gm31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/altsyncram_gm31.tdf            ;         ;
; db/dffpipe_pe9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dffpipe_pe9.tdf                ;         ;
; db/alt_synch_pipe_rld.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/alt_synch_pipe_rld.tdf         ;         ;
; db/dffpipe_qe9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dffpipe_qe9.tdf                ;         ;
; db/alt_synch_pipe_sld.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/alt_synch_pipe_sld.tdf         ;         ;
; db/dffpipe_re9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dffpipe_re9.tdf                ;         ;
; db/cmpr_o76.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/cmpr_o76.tdf                   ;         ;
; altpll.tdf                        ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/clksrc_altpll.v                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/clksrc_altpll.v                ;         ;
; db/dcfifo_aul1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dcfifo_aul1.tdf                ;         ;
; db/altsyncram_im31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/altsyncram_im31.tdf            ;         ;
; db/alt_synch_pipe_tld.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/alt_synch_pipe_tld.tdf         ;         ;
; db/dffpipe_se9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dffpipe_se9.tdf                ;         ;
; db/alt_synch_pipe_uld.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/alt_synch_pipe_uld.tdf         ;         ;
; db/dffpipe_te9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dffpipe_te9.tdf                ;         ;
; db/altpll_f423.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/altpll_f423.tdf                ;         ;
; dcfifo_mixed_widths.tdf           ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf        ;         ;
; db/dcfifo_lhh1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dcfifo_lhh1.tdf                ;         ;
; db/a_gray2bin_ugb.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/a_gray2bin_ugb.tdf             ;         ;
; db/a_graycounter_t57.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/a_graycounter_t57.tdf          ;         ;
; db/a_graycounter_ojc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/a_graycounter_ojc.tdf          ;         ;
; db/altsyncram_rj31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/altsyncram_rj31.tdf            ;         ;
; db/dffpipe_gd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dffpipe_gd9.tdf                ;         ;
; db/alt_synch_pipe_ikd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/alt_synch_pipe_ikd.tdf         ;         ;
; db/dffpipe_hd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dffpipe_hd9.tdf                ;         ;
; db/alt_synch_pipe_jkd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/alt_synch_pipe_jkd.tdf         ;         ;
; db/dffpipe_id9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dffpipe_id9.tdf                ;         ;
; db/cmpr_f66.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/cmpr_f66.tdf                   ;         ;
; db/cntr_54e.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/cntr_54e.tdf                   ;         ;
; db/dcfifo_dih1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dcfifo_dih1.tdf                ;         ;
; db/a_graycounter_s57.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/a_graycounter_s57.tdf          ;         ;
; db/a_graycounter_pjc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/a_graycounter_pjc.tdf          ;         ;
; db/altsyncram_sj31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/altsyncram_sj31.tdf            ;         ;
; db/alt_synch_pipe_kkd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/alt_synch_pipe_kkd.tdf         ;         ;
; db/dffpipe_jd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dffpipe_jd9.tdf                ;         ;
; db/alt_synch_pipe_lkd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/alt_synch_pipe_lkd.tdf         ;         ;
; db/dffpipe_kd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/dffpipe_kd9.tdf                ;         ;
; db/shift_taps_hkm.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/shift_taps_hkm.tdf             ;         ;
; db/altsyncram_7961.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/altsyncram_7961.tdf            ;         ;
; db/add_sub_24e.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/add_sub_24e.tdf                ;         ;
; db/cntr_6pf.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/cntr_6pf.tdf                   ;         ;
; db/cmpr_ogc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/cmpr_ogc.tdf                   ;         ;
; db/cntr_p8h.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/db/cntr_p8h.tdf                   ;         ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,121                                                                  ;
;                                             ;                                                                        ;
; Total combinational functions               ; 1536                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                        ;
;     -- 4 input functions                    ; 665                                                                    ;
;     -- 3 input functions                    ; 320                                                                    ;
;     -- <=2 input functions                  ; 551                                                                    ;
;                                             ;                                                                        ;
; Logic elements by mode                      ;                                                                        ;
;     -- normal mode                          ; 1133                                                                   ;
;     -- arithmetic mode                      ; 403                                                                    ;
;                                             ;                                                                        ;
; Total registers                             ; 1351                                                                   ;
;     -- Dedicated logic registers            ; 1351                                                                   ;
;     -- I/O registers                        ; 0                                                                      ;
;                                             ;                                                                        ;
; I/O pins                                    ; 464                                                                    ;
; Total memory bits                           ; 80959                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                      ;
; Total PLLs                                  ; 2                                                                      ;
;     -- PLLs                                 ; 2                                                                      ;
;                                             ;                                                                        ;
; Maximum fan-out node                        ; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] ;
; Maximum fan-out                             ; 720                                                                    ;
; Total fan-out                               ; 13002                                                                  ;
; Average fan-out                             ; 3.19                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_CAMERA                                              ; 1536 (17)         ; 1351 (14)    ; 80959       ; 0            ; 0       ; 0         ; 464  ; 0            ; |DE2_115_CAMERA                                                                                                                                                                            ; work         ;
;    |CCD_Capture:u3|                                          ; 83 (83)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|CCD_Capture:u3                                                                                                                                                             ; work         ;
;    |CLKSRC:clksrc|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|CLKSRC:clksrc                                                                                                                                                              ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|CLKSRC:clksrc|altpll:altpll_component                                                                                                                                      ; work         ;
;          |CLKSRC_altpll:auto_generated|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|CLKSRC:clksrc|altpll:altpll_component|CLKSRC_altpll:auto_generated                                                                                                         ; work         ;
;    |COLOR_TRANSFORM:color_transform1|                        ; 9 (0)             ; 6 (0)        ; 111         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|COLOR_TRANSFORM:color_transform1                                                                                                                                           ; work         ;
;       |altshift_taps:xbuff1_rtl_0|                           ; 9 (0)             ; 6 (0)        ; 111         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0                                                                                                                ; work         ;
;          |shift_taps_hkm:auto_generated|                     ; 9 (2)             ; 6 (3)        ; 111         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0|shift_taps_hkm:auto_generated                                                                                  ; work         ;
;             |altsyncram_7961:altsyncram4|                    ; 0 (0)             ; 0 (0)        ; 111         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0|shift_taps_hkm:auto_generated|altsyncram_7961:altsyncram4                                                      ; work         ;
;             |cntr_6pf:cntr1|                                 ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0|shift_taps_hkm:auto_generated|cntr_6pf:cntr1                                                                   ; work         ;
;             |cntr_p8h:cntr5|                                 ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0|shift_taps_hkm:auto_generated|cntr_p8h:cntr5                                                                   ; work         ;
;    |FIFO_sram:fifo_sram|                                     ; 95 (0)            ; 127 (0)      ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram                                                                                                                                                        ; work         ;
;       |dcfifo:dcfifo_component|                              ; 95 (0)            ; 127 (0)      ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component                                                                                                                                ; work         ;
;          |dcfifo_aul1:auto_generated|                        ; 95 (15)           ; 127 (33)     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated                                                                                                     ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                     ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                     ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|                    ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                         ; work         ;
;             |a_graycounter_677:rdptr_g1p|                    ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_677:rdptr_g1p                                                                         ; work         ;
;             |alt_synch_pipe_tld:rs_dgwp|                     ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_tld:rs_dgwp                                                                          ; work         ;
;                |dffpipe_se9:dffpipe6|                        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe6                                                     ; work         ;
;             |alt_synch_pipe_uld:ws_dgrp|                     ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_uld:ws_dgrp                                                                          ; work         ;
;                |dffpipe_te9:dffpipe9|                        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe9                                                     ; work         ;
;             |altsyncram_im31:fifo_ram|                       ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|altsyncram_im31:fifo_ram                                                                            ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                            ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                             ; work         ;
;             |dffpipe_pe9:rs_brp|                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:rs_brp                                                                                  ; work         ;
;             |dffpipe_pe9:rs_bwp|                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:rs_bwp                                                                                  ; work         ;
;    |HOMOGRAPHY:homography|                                   ; 0 (0)             ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|HOMOGRAPHY:homography                                                                                                                                                      ; work         ;
;    |I2C_CCD_Config:u8|                                       ; 278 (209)         ; 132 (94)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|I2C_CCD_Config:u8                                                                                                                                                          ; work         ;
;       |I2C_Controller:u0|                                    ; 69 (69)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                        ; work         ;
;    |RAW2RGB:u4|                                              ; 62 (47)           ; 51 (41)      ; 15312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4                                                                                                                                                                 ; work         ;
;       |Line_Buffer1:u0|                                      ; 15 (0)            ; 10 (0)       ; 15312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0                                                                                                                                                 ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|             ; 15 (0)            ; 10 (0)       ; 15312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                           ; work         ;
;             |shift_taps_isv:auto_generated|                  ; 15 (0)            ; 10 (0)       ; 15312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated                                                                             ; work         ;
;                |altsyncram_nja1:altsyncram2|                 ; 0 (0)             ; 0 (0)        ; 15312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|altsyncram_nja1:altsyncram2                                                 ; work         ;
;                |cntr_3uf:cntr1|                              ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|cntr_3uf:cntr1                                                              ; work         ;
;                   |cmpr_7ic:cmpr4|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4                                               ; work         ;
;    |Reset_Delay:u2|                                          ; 53 (53)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Reset_Delay:u2                                                                                                                                                             ; work         ;
;    |SEG7_LUT_8:u5|                                           ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5                                                                                                                                                              ; work         ;
;       |SEG7_LUT:u0|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u1|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u2|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u3|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u4|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u5|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u6|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u7|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                                                  ; work         ;
;    |SRAM_Controller:sram_controller|                         ; 63 (63)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SRAM_Controller:sram_controller                                                                                                                                            ; work         ;
;    |Sdram_Control:u7|                                        ; 730 (299)         ; 706 (172)    ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7                                                                                                                                                           ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                           ; 75 (0)            ; 106 (0)      ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 75 (0)            ; 106 (0)      ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_dih1:auto_generated|                     ; 75 (14)           ; 106 (27)     ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated                                                   ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_kkd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ; work         ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12  ; work         ;
;                |alt_synch_pipe_lkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ; work         ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15  ; work         ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram                          ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; work         ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b                                   ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                           ; 75 (0)            ; 106 (0)      ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 75 (0)            ; 106 (0)      ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_dih1:auto_generated|                     ; 75 (14)           ; 106 (27)     ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated                                                   ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_kkd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ; work         ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12  ; work         ;
;                |alt_synch_pipe_lkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ; work         ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15  ; work         ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram                          ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; work         ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b                                   ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                          ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_lhh1:auto_generated|                     ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ; work         ;
;                   |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ; work         ;
;                   |dffpipe_id9:dffpipe16|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram                         ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                          ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_lhh1:auto_generated|                     ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ; work         ;
;                   |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ; work         ;
;                   |dffpipe_id9:dffpipe16|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram                         ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;       |command:u_command|                                    ; 63 (63)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                         ; work         ;
;       |control_interface:u_control_interface|                ; 64 (64)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                     ; work         ;
;    |VGA_Controller:u1|                                       ; 76 (76)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|VGA_Controller:u1                                                                                                                                                          ; work         ;
;    |sdram_pll:u6|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component                                                                                                                                       ; work         ;
;          |altpll_f423:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated                                                                                                            ; work         ;
;    |sync_controller:sync|                                    ; 14 (14)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sync_controller:sync                                                                                                                                                       ; work         ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0|shift_taps_hkm:auto_generated|altsyncram_7961:altsyncram4|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 3            ; 37           ; 3            ; 37           ; 111   ; None ;
; FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|altsyncram_im31:fifo_ram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 1024         ; 36           ; 1024         ; 36           ; 36864 ; None ;
; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|altsyncram_nja1:altsyncram2|ALTSYNCRAM                         ; M9K  ; Simple Dual Port ; 638          ; 24           ; 638          ; 24           ; 15312 ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                  ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                                                           ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+---------------------------------------------------------------------------+
; Altera ; ALTPLL                     ; 13.1    ; N/A          ; N/A          ; |DE2_115_CAMERA|CLKSRC:clksrc                                ; C:/Users/NTU/Desktop/Quartus/CLKSRC.v                                     ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE2_115_CAMERA|FIFO_sram:fifo_sram                          ; C:/Users/NTU/Desktop/Quartus/FIFO_sram.v                                  ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE2_115_CAMERA|FIFO_sync:fifo_sync                          ; C:/Users/NTU/Desktop/Quartus/FIFO_sync.v                                  ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0                   ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/Line_Buffer1.v              ;
; Altera ; ALTPLL                     ; 9.1     ; N/A          ; N/A          ; |DE2_115_CAMERA|sdram_pll:u6                                 ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/v/sdram_pll.v                 ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo  ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo ; C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/Sdram_Control/Sdram_WR_FIFO.v ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|I2C_CCD_Config:u8|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; VGA_Controller:u1|oVGA_SYNC                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mDATAOUT[0,1,15..17,31]                                                                                                                ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[0]                                                               ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[1]                                                               ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[2]                                                               ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[3]                                                               ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[4]                                                               ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[5]                                                               ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[6]                                                               ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[7]                                                               ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[8]                                                               ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                      ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[9]                                                               ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                     ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                     ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[10]                                                              ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[0..10]                                                                   ; Stuck at GND due to stuck port clock_enable                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0..10]                  ; Stuck at GND due to stuck port data_in                                      ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0..10]                  ; Stuck at GND due to stuck port data_in                                      ;
; COLOR_TRANSFORM:color_transform1|blue_o[0]                                                                                                              ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|vp_B[0]                                                                                                                ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|p1[0]                                                                                                                  ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|blue_o[1]                                                                                                              ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|vp_B[1]                                                                                                                ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|p1[1]                                                                                                                  ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|blue_o[2]                                                                                                              ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|vp_B[2]                                                                                                                ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|p1[2]                                                                                                                  ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|green_o[0]                                                                                                             ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|vp_G[0]                                                                                                                ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|p2[0]                                                                                                                  ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|green_o[1]                                                                                                             ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|vp_G[1]                                                                                                                ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|p2[1]                                                                                                                  ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|red_o[0]                                                                                                               ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|vp_R[0]                                                                                                                ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|p3[0]                                                                                                                  ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|red_o[1]                                                                                                               ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|vp_R[1]                                                                                                                ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|p3[1]                                                                                                                  ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|red_o[2]                                                                                                               ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|vp_R[2]                                                                                                                ; Lost fanout                                                                 ;
; COLOR_TRANSFORM:color_transform1|p3[2]                                                                                                                  ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[0..10]                                                                   ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                          ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                              ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0..2]                                  ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                           ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                          ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                              ; Lost fanout                                                                 ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0..2]                                   ; Lost fanout                                                                 ;
; RAW2RGB:u4|mCCD_R[4..6]                                                                                                                                 ; Lost fanout                                                                 ;
; RAW2RGB:u4|mCCD_G[5,6]                                                                                                                                  ; Lost fanout                                                                 ;
; RAW2RGB:u4|mCCD_B[4..6]                                                                                                                                 ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                              ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                          ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                              ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                 ;
; FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                   ; Lost fanout                                                                 ;
; FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                                                   ; Lost fanout                                                                 ;
; Sdram_Control:u7|rWR1_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rWR1_ADDR[3]                                   ;
; Sdram_Control:u7|rWR2_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rWR2_ADDR[3]                                   ;
; Sdram_Control:u7|rRD1_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rRD1_ADDR[3]                                   ;
; Sdram_Control:u7|rRD2_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rRD2_ADDR[3]                                   ;
; Sdram_Control:u7|mLENGTH[0..3,5]                                                                                                                        ; Merged with Sdram_Control:u7|mLENGTH[7]                                     ;
; Sdram_Control:u7|mLENGTH[4]                                                                                                                             ; Merged with Sdram_Control:u7|mLENGTH[6]                                     ;
; HOMOGRAPHY:homography|IQ_start                                                                                                                          ; Merged with HOMOGRAPHY:homography|oREQ                                      ;
; HOMOGRAPHY:homography|oCON_X[9]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_X[9]                                ;
; HOMOGRAPHY:homography|oCON_X[8]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_X[8]                                ;
; HOMOGRAPHY:homography|oCON_X[7]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_X[7]                                ;
; HOMOGRAPHY:homography|oCON_X[6]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_X[6]                                ;
; HOMOGRAPHY:homography|oCON_X[5]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_X[5]                                ;
; HOMOGRAPHY:homography|oCON_X[4]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_X[4]                                ;
; HOMOGRAPHY:homography|oCON_X[3]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_X[3]                                ;
; HOMOGRAPHY:homography|oCON_X[2]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_X[2]                                ;
; HOMOGRAPHY:homography|oCON_X[1]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_X[1]                                ;
; HOMOGRAPHY:homography|oCON_X[0]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_X[0]                                ;
; HOMOGRAPHY:homography|oCON_Y[9]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_Y[9]                                ;
; HOMOGRAPHY:homography|oCON_Y[8]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_Y[8]                                ;
; HOMOGRAPHY:homography|oCON_Y[7]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_Y[7]                                ;
; HOMOGRAPHY:homography|oCON_Y[6]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_Y[6]                                ;
; HOMOGRAPHY:homography|oCON_Y[5]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_Y[5]                                ;
; HOMOGRAPHY:homography|oCON_Y[4]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_Y[4]                                ;
; HOMOGRAPHY:homography|oCON_Y[3]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_Y[3]                                ;
; HOMOGRAPHY:homography|oCON_Y[2]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_Y[2]                                ;
; HOMOGRAPHY:homography|oCON_Y[1]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_Y[1]                                ;
; HOMOGRAPHY:homography|oCON_Y[0]                                                                                                                         ; Merged with HOMOGRAPHY:homography|oSRAM_Y[0]                                ;
; Sdram_Control:u7|mADDR[0..2]                                                                                                                            ; Merged with Sdram_Control:u7|mADDR[3]                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..2]                                                                                      ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[3] ;
; SRAM_Controller:sram_controller|writeToSRAM                                                                                                             ; Merged with SRAM_Controller:sram_controller|oFIFO_ReadRequest               ;
; I2C_CCD_Config:u8|senosr_exposure[1,2]                                                                                                                  ; Merged with I2C_CCD_Config:u8|senosr_exposure[0]                            ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rWR2_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD1_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD2_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mLENGTH[7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mADDR[3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                           ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                          ; Lost fanout                                                                 ;
; CCD_Capture:u3|Y_Cont[10..15]                                                                                                                           ; Lost fanout                                                                 ;
; Total Number of Removed Registers = 235                                                                                                                 ;                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[10]                                                  ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10], ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10], ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2,                       ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3,                       ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4,                       ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6,                       ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7,                       ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8,                       ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9,                       ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10,                      ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2],                 ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1],                 ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0],                 ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                       ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[0],                                           ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[1],                                           ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[5],                                           ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[2],                                           ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[2]                                                    ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[3],                                           ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[3]                                                    ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[4],                                           ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[4]                                                    ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[6],                                           ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[6]                                                    ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[7],                                           ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[7]                                                    ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[8],                                           ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[8]                                                    ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[9],                                           ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[9]                                                    ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; Lost Fanouts                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10], ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|delayed_wrptr_g[10],                                          ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|wrptr_g[10]                                                   ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[9]                                                   ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9],  ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[8]                                                   ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8],  ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[7]                                                   ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7],  ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[6]                                                   ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6],  ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[5]                                                   ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5],  ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[4]                                                   ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4],  ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[3]                                                   ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3],  ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[2]                                                   ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2],  ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[1]                                                   ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1],  ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                        ;
; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|rdptr_g[0]                                                   ; Stuck at GND                   ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0],  ;
;                                                                                                                                     ; due to stuck port clock_enable ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0],  ;
;                                                                                                                                     ;                                ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                        ;
; COLOR_TRANSFORM:color_transform1|blue_o[0]                                                                                          ; Lost Fanouts                   ; COLOR_TRANSFORM:color_transform1|vp_B[0], COLOR_TRANSFORM:color_transform1|p1[0],                                                    ;
;                                                                                                                                     ;                                ; RAW2RGB:u4|mCCD_B[4]                                                                                                                 ;
; COLOR_TRANSFORM:color_transform1|blue_o[1]                                                                                          ; Lost Fanouts                   ; COLOR_TRANSFORM:color_transform1|vp_B[1], COLOR_TRANSFORM:color_transform1|p1[1],                                                    ;
;                                                                                                                                     ;                                ; RAW2RGB:u4|mCCD_B[5]                                                                                                                 ;
; COLOR_TRANSFORM:color_transform1|blue_o[2]                                                                                          ; Lost Fanouts                   ; COLOR_TRANSFORM:color_transform1|vp_B[2], COLOR_TRANSFORM:color_transform1|p1[2],                                                    ;
;                                                                                                                                     ;                                ; RAW2RGB:u4|mCCD_B[6]                                                                                                                 ;
; COLOR_TRANSFORM:color_transform1|green_o[0]                                                                                         ; Lost Fanouts                   ; COLOR_TRANSFORM:color_transform1|vp_G[0], COLOR_TRANSFORM:color_transform1|p2[0],                                                    ;
;                                                                                                                                     ;                                ; RAW2RGB:u4|mCCD_G[5]                                                                                                                 ;
; COLOR_TRANSFORM:color_transform1|green_o[1]                                                                                         ; Lost Fanouts                   ; COLOR_TRANSFORM:color_transform1|vp_G[1], COLOR_TRANSFORM:color_transform1|p2[1],                                                    ;
;                                                                                                                                     ;                                ; RAW2RGB:u4|mCCD_G[6]                                                                                                                 ;
; COLOR_TRANSFORM:color_transform1|red_o[0]                                                                                           ; Lost Fanouts                   ; COLOR_TRANSFORM:color_transform1|vp_R[0], COLOR_TRANSFORM:color_transform1|p3[0],                                                    ;
;                                                                                                                                     ;                                ; RAW2RGB:u4|mCCD_R[4]                                                                                                                 ;
; COLOR_TRANSFORM:color_transform1|red_o[1]                                                                                           ; Lost Fanouts                   ; COLOR_TRANSFORM:color_transform1|vp_R[1], COLOR_TRANSFORM:color_transform1|p3[1],                                                    ;
;                                                                                                                                     ;                                ; RAW2RGB:u4|mCCD_R[5]                                                                                                                 ;
; COLOR_TRANSFORM:color_transform1|red_o[2]                                                                                           ; Lost Fanouts                   ; COLOR_TRANSFORM:color_transform1|vp_R[2], COLOR_TRANSFORM:color_transform1|p3[2],                                                    ;
;                                                                                                                                     ;                                ; RAW2RGB:u4|mCCD_R[6]                                                                                                                 ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                       ; Stuck at GND                   ; Sdram_Control:u7|mADDR[3],                                                                                                           ;
;                                                                                                                                     ; due to stuck port data_in      ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                     ; Stuck at VCC                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                           ;
;                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                     ; Stuck at GND                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                           ;
;                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[29]                                                                                                     ; Stuck at VCC                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                                                                           ;
;                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[28]                                                                                                     ; Stuck at VCC                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                                                                           ;
;                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[27]                                                                                                     ; Stuck at VCC                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                                                                           ;
;                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                     ; Stuck at GND                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                           ;
;                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                     ; Stuck at VCC                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                           ;
;                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                     ; Stuck at GND                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                           ;
;                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1351  ;
; Number of registers using Synchronous Clear  ; 140   ;
; Number of registers using Synchronous Load   ; 36    ;
; Number of registers using Asynchronous Clear ; 1205  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 582   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                   ; 12      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                   ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                   ; 22      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                   ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                            ; 4       ;
; FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                       ; 6       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                   ; 17      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                   ; 20      ;
; FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                       ; 7       ;
; FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                          ; 4       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                             ; 5       ;
; FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                          ; 4       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                             ; 6       ;
; COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0|shift_taps_hkm:auto_generated|dffe6                                                                     ; 37      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                               ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 33                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                ;
+------------------------------------------------+-----------------------------------------------+------------+
; Register Name                                  ; Megafunction                                  ; Type       ;
+------------------------------------------------+-----------------------------------------------+------------+
; COLOR_TRANSFORM:color_transform1|x_o[0..9]     ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|xbuff2[0..9]  ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|xbuff1[0..9]  ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|wrreq         ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|valid2        ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|valid1        ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|y_o[0..9]     ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|ybuff2[0..9]  ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|ybuff1[0..9]  ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|red_o[3..7]   ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|vp_R[3..7]    ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|p3[3..7]      ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|blue_o[3..7]  ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|vp_B[3..7]    ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|p1[3..7]      ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|green_o[2..7] ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|vp_G[2..7]    ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
; COLOR_TRANSFORM:color_transform1|p2[2..7]      ; COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------+-----------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_CAMERA|RAW2RGB:u4|mCCD_G[8]                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|RAW2RGB:u4|mCCD_R[11]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|BA[0]                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface|timer[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|command_delay[6]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|SA[9]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|SA[7]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|senosr_exposure[15]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|CCD_Capture:u3|X_Cont[1]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|CCD_Capture:u3|Y_Cont[14]                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|rp_shift[1]                  ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|mADDR[4]                                       ;
; 64:1               ; 4 bits    ; 168 LEs       ; 40 LEs               ; 128 LEs                ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[15]                                 ;
; 64:1               ; 3 bits    ; 126 LEs       ; 48 LEs               ; 78 LEs                 ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[4]                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|CMD[0]                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|mRD                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|WR_MASK[1]                                     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|ST[0]                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|senosr_exposure[8]                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|altsyncram_nja1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|altsyncram_im31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_tld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_uld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe9 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0|shift_taps_hkm:auto_generated|altsyncram_7961:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 640   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                        ;
+----------------+----------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                     ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                              ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                              ;
; WIDTH          ; 12             ; Signed Integer                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                     ;
; CBXI_PARAMETER ; shift_taps_isv ; Untyped                                                                     ;
+----------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: COLOR_TRANSFORM:color_transform1 ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; AMB_SHIFT      ; 00000000                         ; Unsigned Binary           ;
; DIV_CONST      ; 00000000000000000000000000000001 ; Unsigned Binary           ;
; VM_1_1         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_2         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_3         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_4         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_5         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_6         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_7         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_8         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_9         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_10        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_11        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_12        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_13        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_14        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_15        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_16        ; 00000000000000000000000000000001 ; Unsigned Binary           ;
; VM_1_17        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_1_18        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_1         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_2         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_3         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_4         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_5         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_6         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_7         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_8         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_9         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_10        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_11        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_12        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_13        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_14        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_15        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_16        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_2_17        ; 00000000000000000000000000000001 ; Unsigned Binary           ;
; VM_2_18        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_1         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_2         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_3         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_4         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_5         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_6         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_7         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_8         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_9         ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_10        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_11        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_12        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_13        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_14        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_15        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_16        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_17        ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; VM_3_18        ; 00000000000000000000000000000001 ; Unsigned Binary           ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_controller:sync ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; S_IDLE         ; 0     ; Unsigned Binary                          ;
; S_WAIT         ; 1     ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_sync:fifo_sync|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------+
; Parameter Name          ; Value        ; Type                                            ;
+-------------------------+--------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 44           ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                  ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                         ;
; USE_EAB                 ; ON           ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_8ul1  ; Untyped                                         ;
+-------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLKSRC:clksrc|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------+
; Parameter Name                ; Value                    ; Type                    ;
+-------------------------------+--------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                 ;
; PLL_TYPE                      ; AUTO                     ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=CLKSRC ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                 ;
; LOCK_HIGH                     ; 1                        ; Untyped                 ;
; LOCK_LOW                      ; 1                        ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                 ;
; SKIP_VCO                      ; OFF                      ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                 ;
; BANDWIDTH                     ; 0                        ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                 ;
; DOWN_SPREAD                   ; 0                        ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                 ;
; DPA_DIVIDER                   ; 0                        ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; VCO_MIN                       ; 0                        ; Untyped                 ;
; VCO_MAX                       ; 0                        ; Untyped                 ;
; VCO_CENTER                    ; 0                        ; Untyped                 ;
; PFD_MIN                       ; 0                        ; Untyped                 ;
; PFD_MAX                       ; 0                        ; Untyped                 ;
; M_INITIAL                     ; 0                        ; Untyped                 ;
; M                             ; 0                        ; Untyped                 ;
; N                             ; 1                        ; Untyped                 ;
; M2                            ; 1                        ; Untyped                 ;
; N2                            ; 1                        ; Untyped                 ;
; SS                            ; 1                        ; Untyped                 ;
; C0_HIGH                       ; 0                        ; Untyped                 ;
; C1_HIGH                       ; 0                        ; Untyped                 ;
; C2_HIGH                       ; 0                        ; Untyped                 ;
; C3_HIGH                       ; 0                        ; Untyped                 ;
; C4_HIGH                       ; 0                        ; Untyped                 ;
; C5_HIGH                       ; 0                        ; Untyped                 ;
; C6_HIGH                       ; 0                        ; Untyped                 ;
; C7_HIGH                       ; 0                        ; Untyped                 ;
; C8_HIGH                       ; 0                        ; Untyped                 ;
; C9_HIGH                       ; 0                        ; Untyped                 ;
; C0_LOW                        ; 0                        ; Untyped                 ;
; C1_LOW                        ; 0                        ; Untyped                 ;
; C2_LOW                        ; 0                        ; Untyped                 ;
; C3_LOW                        ; 0                        ; Untyped                 ;
; C4_LOW                        ; 0                        ; Untyped                 ;
; C5_LOW                        ; 0                        ; Untyped                 ;
; C6_LOW                        ; 0                        ; Untyped                 ;
; C7_LOW                        ; 0                        ; Untyped                 ;
; C8_LOW                        ; 0                        ; Untyped                 ;
; C9_LOW                        ; 0                        ; Untyped                 ;
; C0_INITIAL                    ; 0                        ; Untyped                 ;
; C1_INITIAL                    ; 0                        ; Untyped                 ;
; C2_INITIAL                    ; 0                        ; Untyped                 ;
; C3_INITIAL                    ; 0                        ; Untyped                 ;
; C4_INITIAL                    ; 0                        ; Untyped                 ;
; C5_INITIAL                    ; 0                        ; Untyped                 ;
; C6_INITIAL                    ; 0                        ; Untyped                 ;
; C7_INITIAL                    ; 0                        ; Untyped                 ;
; C8_INITIAL                    ; 0                        ; Untyped                 ;
; C9_INITIAL                    ; 0                        ; Untyped                 ;
; C0_MODE                       ; BYPASS                   ; Untyped                 ;
; C1_MODE                       ; BYPASS                   ; Untyped                 ;
; C2_MODE                       ; BYPASS                   ; Untyped                 ;
; C3_MODE                       ; BYPASS                   ; Untyped                 ;
; C4_MODE                       ; BYPASS                   ; Untyped                 ;
; C5_MODE                       ; BYPASS                   ; Untyped                 ;
; C6_MODE                       ; BYPASS                   ; Untyped                 ;
; C7_MODE                       ; BYPASS                   ; Untyped                 ;
; C8_MODE                       ; BYPASS                   ; Untyped                 ;
; C9_MODE                       ; BYPASS                   ; Untyped                 ;
; C0_PH                         ; 0                        ; Untyped                 ;
; C1_PH                         ; 0                        ; Untyped                 ;
; C2_PH                         ; 0                        ; Untyped                 ;
; C3_PH                         ; 0                        ; Untyped                 ;
; C4_PH                         ; 0                        ; Untyped                 ;
; C5_PH                         ; 0                        ; Untyped                 ;
; C6_PH                         ; 0                        ; Untyped                 ;
; C7_PH                         ; 0                        ; Untyped                 ;
; C8_PH                         ; 0                        ; Untyped                 ;
; C9_PH                         ; 0                        ; Untyped                 ;
; L0_HIGH                       ; 1                        ; Untyped                 ;
; L1_HIGH                       ; 1                        ; Untyped                 ;
; G0_HIGH                       ; 1                        ; Untyped                 ;
; G1_HIGH                       ; 1                        ; Untyped                 ;
; G2_HIGH                       ; 1                        ; Untyped                 ;
; G3_HIGH                       ; 1                        ; Untyped                 ;
; E0_HIGH                       ; 1                        ; Untyped                 ;
; E1_HIGH                       ; 1                        ; Untyped                 ;
; E2_HIGH                       ; 1                        ; Untyped                 ;
; E3_HIGH                       ; 1                        ; Untyped                 ;
; L0_LOW                        ; 1                        ; Untyped                 ;
; L1_LOW                        ; 1                        ; Untyped                 ;
; G0_LOW                        ; 1                        ; Untyped                 ;
; G1_LOW                        ; 1                        ; Untyped                 ;
; G2_LOW                        ; 1                        ; Untyped                 ;
; G3_LOW                        ; 1                        ; Untyped                 ;
; E0_LOW                        ; 1                        ; Untyped                 ;
; E1_LOW                        ; 1                        ; Untyped                 ;
; E2_LOW                        ; 1                        ; Untyped                 ;
; E3_LOW                        ; 1                        ; Untyped                 ;
; L0_INITIAL                    ; 1                        ; Untyped                 ;
; L1_INITIAL                    ; 1                        ; Untyped                 ;
; G0_INITIAL                    ; 1                        ; Untyped                 ;
; G1_INITIAL                    ; 1                        ; Untyped                 ;
; G2_INITIAL                    ; 1                        ; Untyped                 ;
; G3_INITIAL                    ; 1                        ; Untyped                 ;
; E0_INITIAL                    ; 1                        ; Untyped                 ;
; E1_INITIAL                    ; 1                        ; Untyped                 ;
; E2_INITIAL                    ; 1                        ; Untyped                 ;
; E3_INITIAL                    ; 1                        ; Untyped                 ;
; L0_MODE                       ; BYPASS                   ; Untyped                 ;
; L1_MODE                       ; BYPASS                   ; Untyped                 ;
; G0_MODE                       ; BYPASS                   ; Untyped                 ;
; G1_MODE                       ; BYPASS                   ; Untyped                 ;
; G2_MODE                       ; BYPASS                   ; Untyped                 ;
; G3_MODE                       ; BYPASS                   ; Untyped                 ;
; E0_MODE                       ; BYPASS                   ; Untyped                 ;
; E1_MODE                       ; BYPASS                   ; Untyped                 ;
; E2_MODE                       ; BYPASS                   ; Untyped                 ;
; E3_MODE                       ; BYPASS                   ; Untyped                 ;
; L0_PH                         ; 0                        ; Untyped                 ;
; L1_PH                         ; 0                        ; Untyped                 ;
; G0_PH                         ; 0                        ; Untyped                 ;
; G1_PH                         ; 0                        ; Untyped                 ;
; G2_PH                         ; 0                        ; Untyped                 ;
; G3_PH                         ; 0                        ; Untyped                 ;
; E0_PH                         ; 0                        ; Untyped                 ;
; E1_PH                         ; 0                        ; Untyped                 ;
; E2_PH                         ; 0                        ; Untyped                 ;
; E3_PH                         ; 0                        ; Untyped                 ;
; M_PH                          ; 0                        ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; CLK0_COUNTER                  ; G0                       ; Untyped                 ;
; CLK1_COUNTER                  ; G0                       ; Untyped                 ;
; CLK2_COUNTER                  ; G0                       ; Untyped                 ;
; CLK3_COUNTER                  ; G0                       ; Untyped                 ;
; CLK4_COUNTER                  ; G0                       ; Untyped                 ;
; CLK5_COUNTER                  ; G0                       ; Untyped                 ;
; CLK6_COUNTER                  ; E0                       ; Untyped                 ;
; CLK7_COUNTER                  ; E1                       ; Untyped                 ;
; CLK8_COUNTER                  ; E2                       ; Untyped                 ;
; CLK9_COUNTER                  ; E3                       ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; M_TIME_DELAY                  ; 0                        ; Untyped                 ;
; N_TIME_DELAY                  ; 0                        ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                 ;
; VCO_POST_SCALE                ; 0                        ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                 ;
; CBXI_PARAMETER                ; CLKSRC_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_Controller:sram_controller ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; FRAME_WIDTH    ; 640   ; Signed Integer                                      ;
; FRAME_HEIGHT   ; 480   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_sram:fifo_sram|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------+
; Parameter Name          ; Value        ; Type                                            ;
+-------------------------+--------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 36           ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                  ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                         ;
; USE_EAB                 ; ON           ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_aul1  ; Untyped                                         ;
+-------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HOMOGRAPHY:homography ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; H00            ; 0000000001 ; Unsigned Binary                      ;
; H01            ; 0000000000 ; Unsigned Binary                      ;
; H02            ; 0000000000 ; Unsigned Binary                      ;
; H10            ; 0000000000 ; Unsigned Binary                      ;
; H11            ; 0000000001 ; Unsigned Binary                      ;
; H12            ; 0000000000 ; Unsigned Binary                      ;
; H20            ; 0000000000 ; Unsigned Binary                      ;
; H21            ; 0000000000 ; Unsigned Binary                      ;
; H22            ; 0000000001 ; Unsigned Binary                      ;
; H_DEN          ; 0000000001 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 4                 ; Signed Integer                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 5                 ; Signed Integer                ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_f423       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                               ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                            ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                            ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                     ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                     ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                     ;
; LPM_WIDTHU_R             ; 8           ; Signed Integer                                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; CBXI_PARAMETER           ; dcfifo_lhh1 ; Untyped                                                                                            ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                               ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                            ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                            ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                     ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                     ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                     ;
; LPM_WIDTHU_R             ; 8           ; Signed Integer                                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; CBXI_PARAMETER           ; dcfifo_lhh1 ; Untyped                                                                                            ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_dih1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_dih1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                    ;
; WIDTH          ; 37             ; Untyped                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_hkm ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                           ;
+----------------------------+------------------------------------------------------------------+
; Name                       ; Value                                                            ;
+----------------------------+------------------------------------------------------------------+
; Number of entity instances ; 2                                                                ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                ;
;     -- TAP_DISTANCE        ; 640                                                              ;
;     -- WIDTH               ; 12                                                               ;
; Entity Instance            ; COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0      ;
;     -- NUMBER_OF_TAPS      ; 1                                                                ;
;     -- TAP_DISTANCE        ; 3                                                                ;
;     -- WIDTH               ; 37                                                               ;
+----------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                             ;
+----------------------------+---------------------------------------------+
; Name                       ; Value                                       ;
+----------------------------+---------------------------------------------+
; Number of entity instances ; 2                                           ;
; Entity Instance            ; FIFO_sync:fifo_sync|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                  ;
;     -- LPM_WIDTH           ; 44                                          ;
;     -- LPM_NUMWORDS        ; 1024                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                         ;
;     -- USE_EAB             ; ON                                          ;
; Entity Instance            ; FIFO_sram:fifo_sram|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                  ;
;     -- LPM_WIDTH           ; 36                                          ;
;     -- LPM_NUMWORDS        ; 1024                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                         ;
;     -- USE_EAB             ; ON                                          ;
+----------------------------+---------------------------------------------+


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 2                                     ;
; Entity Instance               ; CLKSRC:clksrc|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8"                                                                                                                                                      ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                    ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iTEST_PATTERN_MODE ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "iTEST_PATTERN_MODE[3..3]" will be connected to GND. ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[4..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[13..10]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_DATA[4..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "COUNTER:counter"                                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oCOUNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_sram:fifo_sram"                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_Controller:sram_controller"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oRespondToHG ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_sync:fifo_sync"                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "wrusedw[9..1]" have no fanouts ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sync_controller:sync"                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sync_x  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; query_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; query_y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; start   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; sync_y  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "COLOR_TRANSFORM:color_transform1"                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_i      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y_i      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wrclk_25 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iX_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Apr 02 23:30:49 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntu/desktop/quartus/counter.v
    Info (12023): Found entity 1: COUNTER
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntu/desktop/quartus/sync_controller.v
    Info (12023): Found entity 1: sync_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntu/desktop/quartus/sram_controller.v
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntu/desktop/quartus/homography.v
    Info (12023): Found entity 1: HOMOGRAPHY
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntu/desktop/quartus/color_transform.v
    Info (12023): Found entity 1: COLOR_TRANSFORM
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Warning (12019): Can't analyze file -- file v/Stack_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Warning (12019): Can't analyze file -- file v/touch_tcon.v is missing
Warning (12019): Can't analyze file -- file v/VGA_Param.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer1.v
    Info (12023): Found entity 1: Line_Buffer1
Warning (10275): Verilog HDL Module Instantiation warning at DE2_115_CAMERA.v(735): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_camera.v
    Info (12023): Found entity 1: DE2_115_CAMERA
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntu/desktop/quartus/fifo_sync.v
    Info (12023): Found entity 1: FIFO_sync
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntu/desktop/quartus/fifo_sram.v
    Info (12023): Found entity 1: FIFO_sram
Info (12021): Found 1 design units, including 1 entities, in source file /users/ntu/desktop/quartus/clksrc.v
    Info (12023): Found entity 1: CLKSRC
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(482): created implicit net for "VGA_CTRL_CLK"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(681): created implicit net for "fifo_sync_usedw"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(707): created implicit net for "rCCD_DVAL"
Info (12127): Elaborating entity "DE2_115_CAMERA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(485): truncated value with size 16 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(771): truncated value with size 20 to match size of target (10)
Warning (10034): Output port "LEDR[17]" at DE2_115_CAMERA.v(261) has no driver
Warning (10034): Output port "LEDR[15..1]" at DE2_115_CAMERA.v(261) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_CAMERA.v(348) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_CAMERA.v(367) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115_CAMERA.v(379) has no driver
Warning (10034): Output port "OTG_DACK_N" at DE2_115_CAMERA.v(381) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115_CAMERA.v(416) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_CAMERA.v(257) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115_CAMERA.v(283) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115_CAMERA.v(285) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115_CAMERA.v(286) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115_CAMERA.v(287) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115_CAMERA.v(288) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_CAMERA.v(291) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115_CAMERA.v(303) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_115_CAMERA.v(322) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_115_CAMERA.v(324) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115_CAMERA.v(327) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_115_CAMERA.v(331) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_CAMERA.v(335) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115_CAMERA.v(338) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115_CAMERA.v(340) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_CAMERA.v(349) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_CAMERA.v(350) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_CAMERA.v(354) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115_CAMERA.v(357) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115_CAMERA.v(359) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_CAMERA.v(368) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_CAMERA.v(369) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115_CAMERA.v(375) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115_CAMERA.v(380) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115_CAMERA.v(387) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115_CAMERA.v(388) has no driver
Warning (10034): Output port "OTG_WE_N" at DE2_115_CAMERA.v(389) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115_CAMERA.v(408) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115_CAMERA.v(410) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_115_CAMERA.v(411) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115_CAMERA.v(412) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115_CAMERA.v(417) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115_CAMERA.v(419) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115_CAMERA.v(420) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115_CAMERA.v(422) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115_CAMERA.v(423) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(166): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(167): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(131): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(187): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_isv.tdf
    Info (12023): Found entity 1: shift_taps_isv
Info (12128): Elaborating entity "shift_taps_isv" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nja1.tdf
    Info (12023): Found entity 1: altsyncram_nja1
Info (12128): Elaborating entity "altsyncram_nja1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|altsyncram_nja1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf
    Info (12023): Found entity 1: cntr_3uf
Info (12128): Elaborating entity "cntr_3uf" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|cntr_3uf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_isv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "COLOR_TRANSFORM" for hierarchy "COLOR_TRANSFORM:color_transform1"
Warning (10230): Verilog HDL assignment warning at color_transform.v(235): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at color_transform.v(236): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at color_transform.v(237): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "sync_controller" for hierarchy "sync_controller:sync"
Warning (10858): Verilog HDL warning at sync_controller.v(65): object state used but never assigned
Warning (10036): Verilog HDL or VHDL warning at sync_controller.v(65): object "next_state" assigned a value but never read
Info (12128): Elaborating entity "FIFO_sync" for hierarchy "FIFO_sync:fifo_sync"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO_sync:fifo_sync|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FIFO_sync:fifo_sync|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "44"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_8ul1.tdf
    Info (12023): Found entity 1: dcfifo_8ul1
Info (12128): Elaborating entity "dcfifo_8ul1" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gm31.tdf
    Info (12023): Found entity 1: altsyncram_gm31
Info (12128): Elaborating entity "altsyncram_gm31" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|cmpr_o76:rdempty_eq_comp"
Info (12128): Elaborating entity "CLKSRC" for hierarchy "CLKSRC:clksrc"
Info (12128): Elaborating entity "altpll" for hierarchy "CLKSRC:clksrc|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "CLKSRC:clksrc|altpll:altpll_component"
Info (12133): Instantiated megafunction "CLKSRC:clksrc|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=CLKSRC"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clksrc_altpll.v
    Info (12023): Found entity 1: CLKSRC_altpll
Info (12128): Elaborating entity "CLKSRC_altpll" for hierarchy "CLKSRC:clksrc|altpll:altpll_component|CLKSRC_altpll:auto_generated"
Info (12128): Elaborating entity "SRAM_Controller" for hierarchy "SRAM_Controller:sram_controller"
Warning (10036): Verilog HDL or VHDL warning at SRAM_Controller.v(100): object "prev_HGRequest" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SRAM_Controller.v(105): object "CCD_Red" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SRAM_Controller.v(105): object "CCD_Blue" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SRAM_Controller.v(106): object "CCD_Green" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SRAM_Controller.v(127): object "clockCounter" assigned a value but never read
Warning (10858): Verilog HDL warning at SRAM_Controller.v(128): object nextClockCounter used but never assigned
Warning (10230): Verilog HDL assignment warning at SRAM_Controller.v(147): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at SRAM_Controller.v(152): truncated value with size 32 to match size of target (20)
Warning (10034): Output port "oRespondToHG" at SRAM_Controller.v(84) has no driver
Info (12128): Elaborating entity "FIFO_sram" for hierarchy "FIFO_sram:fifo_sram"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO_sram:fifo_sram|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO_sram:fifo_sram|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FIFO_sram:fifo_sram|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "36"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aul1.tdf
    Info (12023): Found entity 1: dcfifo_aul1
Info (12128): Elaborating entity "dcfifo_aul1" for hierarchy "FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_im31.tdf
    Info (12023): Found entity 1: altsyncram_im31
Info (12128): Elaborating entity "altsyncram_im31" for hierarchy "FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|altsyncram_im31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_tld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe6"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_uld
Info (12128): Elaborating entity "alt_synch_pipe_uld" for hierarchy "FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_uld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "FIFO_sram:fifo_sram|dcfifo:dcfifo_component|dcfifo_aul1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe9"
Info (12128): Elaborating entity "HOMOGRAPHY" for hierarchy "HOMOGRAPHY:homography"
Warning (10036): Verilog HDL or VHDL warning at HOMOGRAPHY.v(57): object "CS_start" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at HOMOGRAPHY.v(58): object "CS_X" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at HOMOGRAPHY.v(58): object "CS_Y" assigned a value but never read
Info (12128): Elaborating entity "COUNTER" for hierarchy "COUNTER:counter"
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "4"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_f423.tdf
    Info (12023): Found entity 1: altpll_f423
Info (12128): Elaborating entity "altpll_f423" for hierarchy "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf
    Info (12023): Found entity 1: dcfifo_lhh1
Info (12128): Elaborating entity "dcfifo_lhh1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info (12023): Found entity 1: a_graycounter_ojc
Info (12128): Elaborating entity "a_graycounter_ojc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf
    Info (12023): Found entity 1: dcfifo_dih1
Info (12128): Elaborating entity "dcfifo_dih1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf
    Info (12023): Found entity 1: altsyncram_sj31
Info (12128): Elaborating entity "altsyncram_sj31" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kkd
Info (12128): Elaborating entity "alt_synch_pipe_kkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lkd
Info (12128): Elaborating entity "alt_synch_pipe_lkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(130): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(131): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(153): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(158): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(183): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(233): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(138): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(141): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(144): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(201): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(227): truncated value with size 32 to match size of target (13)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[16]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[17]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[18]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[19]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[20]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[21]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[27]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[28]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[29]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[30]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[31]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[32]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[33]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[34]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[35]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[36]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[37]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[38]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[39]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[40]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[41]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[42]"
        Warning (14320): Synthesized away node "FIFO_sync:fifo_sync|dcfifo:dcfifo_component|dcfifo_8ul1:auto_generated|altsyncram_gm31:fifo_ram|q_b[43]"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "COLOR_TRANSFORM:color_transform1|xbuff1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 37
Info (12130): Elaborated megafunction instantiation "COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0"
Info (12133): Instantiated megafunction "COLOR_TRANSFORM:color_transform1|altshift_taps:xbuff1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "37"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_hkm.tdf
    Info (12023): Found entity 1: shift_taps_hkm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7961.tdf
    Info (12023): Found entity 1: altsyncram_7961
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "ENET1_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "OTG_FSPEED" has no driver
    Warning (13040): Bidir "OTG_LSPEED" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 130 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected
Warning (21074): Design contains 59 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "D5M_STROBE"
Info (21057): Implemented 2772 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 88 input pins
    Info (21059): Implemented 270 output pins
    Info (21060): Implemented 106 bidirectional pins
    Info (21061): Implemented 2153 logic cells
    Info (21064): Implemented 153 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 370 warnings
    Info: Peak virtual memory: 572 megabytes
    Info: Processing ended: Thu Apr 02 23:30:56 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/NTU/Desktop/Quartus/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg.


