# Cache-Controller
This project implements a Direct-Mapped Cache Controller with Hit/Miss Detection and Least Recently Used (LRU) Replacement Policy. It includes a UVM-based testbench for verification, ensuring functional correctness and optimizing performance metrics.
