<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_hps_io.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_axi_slave_ni.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="ARM_A9_HPS_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_axi_master_wr_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_axi_master_wr_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_axi_master_wr_cmd_width_adapter" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_007" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_007" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_005" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_005" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_004" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_004" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux_020.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_020" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux_011.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_011" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_020.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_020" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_020" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_017.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_017" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_017" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_011.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_011" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_011" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_009.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_009" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_009" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_007" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_005" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_004" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_036.sv"
   type="SYSTEM_VERILOG"
   library="router_036" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_033.sv"
   type="SYSTEM_VERILOG"
   library="router_033" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_030.sv"
   type="SYSTEM_VERILOG"
   library="router_030" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_029.sv"
   type="SYSTEM_VERILOG"
   library="router_029" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_026.sv"
   type="SYSTEM_VERILOG"
   library="router_026" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_023.sv"
   type="SYSTEM_VERILOG"
   library="router_023" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_022.sv"
   type="SYSTEM_VERILOG"
   library="router_022" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_020.sv"
   type="SYSTEM_VERILOG"
   library="router_020" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_018.sv"
   type="SYSTEM_VERILOG"
   library="router_018" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_009.sv"
   type="SYSTEM_VERILOG"
   library="router_009" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="router_005" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="ARM_A9_HPS_h2f_lw_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="ADC_adc_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_data_master_translator" />
 <file
   path="simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="simulation/submodules/Computer_System_System_PLL_sys_pll.vo"
   type="VERILOG"
   library="sys_pll" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_Nios2_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces_f2h_stm_hw_events.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/Computer_System_irq_mapper_001.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper_001" />
 <file
   path="simulation/submodules/Computer_System_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/Computer_System_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/altera_customins_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_custom_instruction_master_multi_slave_translator0" />
 <file
   path="simulation/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv"
   type="SYSTEM_VERILOG"
   library="Nios2_custom_instruction_master_multi_xconnect" />
 <file
   path="simulation/submodules/altera_customins_master_translator.v"
   type="VERILOG"
   library="Nios2_custom_instruction_master_translator" />
 <file
   path="simulation/submodules/Computer_System_System_PLL.v"
   type="VERILOG"
   library="System_PLL" />
 <file
   path="simulation/submodules/Computer_System_SysID.v"
   type="VERILOG"
   library="SysID" />
 <file
   path="simulation/submodules/Computer_System_Slider_Switches.v"
   type="VERILOG"
   library="Slider_Switches" />
 <file
   path="simulation/submodules/Computer_System_Pushbuttons.v"
   type="VERILOG"
   library="Pushbuttons" />
 <file
   path="simulation/submodules/Computer_System_Onchip_SRAM.hex"
   type="HEX"
   library="Onchip_SRAM" />
 <file
   path="simulation/submodules/Computer_System_Onchip_SRAM.v"
   type="VERILOG"
   library="Onchip_SRAM" />
 <file
   path="simulation/submodules/Computer_System_Nios2_SRAM.hex"
   type="HEX"
   library="Nios2_SRAM" />
 <file
   path="simulation/submodules/Computer_System_Nios2_SRAM.v"
   type="VERILOG"
   library="Nios2_SRAM" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_SRAM.hex"
   type="HEX"
   library="Nios2_2nd_Core_SRAM" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core_SRAM.v"
   type="VERILOG"
   library="Nios2_2nd_Core_SRAM" />
 <file
   path="simulation/submodules/fpoint_wrapper.v"
   type="VERILOG"
   library="Nios2_2nd_Core_Floating_Point" />
 <file
   path="simulation/submodules/fpoint_qsys.v"
   type="VERILOG"
   library="Nios2_2nd_Core_Floating_Point" />
 <file
   path="simulation/submodules/fpoint_hw_qsys.v"
   type="VERILOG"
   library="Nios2_2nd_Core_Floating_Point" />
 <file
   path="simulation/submodules/Computer_System_Nios2_2nd_Core.v"
   type="VERILOG"
   library="Nios2_2nd_Core" />
 <file
   path="simulation/submodules/Computer_System_Nios2.v"
   type="VERILOG"
   library="Nios2" />
 <file
   path="simulation/submodules/Computer_System_LEDs.v"
   type="VERILOG"
   library="LEDs" />
 <file
   path="simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge.v"
   type="VERILOG"
   library="JTAG_to_FPGA_Bridge" />
 <file
   path="simulation/submodules/Computer_System_JTAG_UART.v"
   type="VERILOG"
   library="JTAG_UART" />
 <file
   path="simulation/submodules/Computer_System_Interval_Timer.v"
   type="VERILOG"
   library="Interval_Timer" />
 <file
   path="simulation/submodules/altera_address_span_extender.sv"
   type="SYSTEM_VERILOG"
   library="F2H_Mem_Window_00000000" />
 <file
   path="simulation/submodules/Computer_System_Expansion_JP1.v"
   type="VERILOG"
   library="Expansion_JP1" />
 <file
   path="simulation/submodules/Computer_System_Arduino_Reset_N.v"
   type="VERILOG"
   library="Arduino_Reset_N" />
 <file
   path="simulation/submodules/Computer_System_Arduino_GPIO.v"
   type="VERILOG"
   library="Arduino_GPIO" />
 <file
   path="simulation/submodules/Computer_System_ARM_A9_HPS.v"
   type="VERILOG"
   library="ARM_A9_HPS" />
 <file
   path="simulation/submodules/altera_up_avalon_adv_adc.v"
   type="VERILOG"
   library="ADC" />
 <file
   path="simulation/submodules/Computer_System_ADC.v"
   type="VERILOG"
   library="ADC" />
 <file path="simulation/Computer_System.v" type="VERILOG" />
 <topLevel name="Computer_System" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="Computer_System.ARM_A9_HPS"
   modelPath="Computer_System.ARM_A9_HPS" />
 <modelMap
   controllerPath="Computer_System.ARM_A9_HPS.fpga_interfaces"
   modelPath="Computer_System.ARM_A9_HPS.fpga_interfaces" />
 <modelMap
   controllerPath="Computer_System.ARM_A9_HPS.hps_io"
   modelPath="Computer_System.ARM_A9_HPS.hps_io" />
 <modelMap
   controllerPath="Computer_System.Nios2_2nd_Core_SRAM"
   modelPath="Computer_System.Nios2_2nd_Core_SRAM" />
 <modelMap
   controllerPath="Computer_System.Nios2_SRAM"
   modelPath="Computer_System.Nios2_SRAM" />
 <modelMap
   controllerPath="Computer_System.Onchip_SRAM"
   modelPath="Computer_System.Onchip_SRAM" />
</simPackage>
