-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of testbench_e
--
-- Generated
--  by:  wig
--  on:  Mon Apr  3 21:41:58 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: testbench_e-rtl-a.vhd,v 1.1 2006/04/10 15:42:07 wig Exp $
-- $Date: 2006/04/10 15:42:07 $
-- $Log: testbench_e-rtl-a.vhd,v $
-- Revision 1.1  2006/04/10 15:42:07  wig
-- Updated testcase (__TOP__)
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.79 2006/03/17 09:18:31 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.44 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of testbench_e
--
architecture rtl of testbench_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components


	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings


end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
