0.7
2020.2
Nov  8 2024
22:36:55
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/PC.v,1736424676,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu.v,,PC,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu.v,1737375892,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu_decoder.v,,alu,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu_decoder.v,1736424548,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/control_unit.v,,alu_decoder,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/control_unit.v,1736424589,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/data_memory.v,,control_unit,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/data_memory.v,1737556533,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/decode_cycle.v,,data_memory,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/decode_cycle.v,1737200704,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/execute_cycle.v,,decode_cycle,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/execute_cycle.v,1737462724,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/fetch_cycle.v,,execute_cycle,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/fetch_cycle.v,1736430704,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/hazard_unit.v,,fetch_cycle,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/hazard_unit.v,1737289438,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/instruction_memory.v,,hazard_unit,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/instruction_memory.v,1736435579,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/main_decoder.v,,instruction_memory,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/main_decoder.v,1737463095,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/memory_cycle.v,,main_decoder,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/memory_cycle.v,1737375206,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v,,memory_cycle,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v,1736424296,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pc_adder.v,,mux;mux_3_by_1,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pc_adder.v,1736424667,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/registerFile.v,,pc_adder,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pipeline_top.v,1737563346,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/registerFile.v,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/fetch_cycle.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/decode_cycle.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/execute_cycle.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/memory_cycle.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/writeback_cycle.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/hazard_unit.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/control_unit.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/registerFile.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/sign_extend.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu_decoder.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/main_decoder.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pc_adder.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/data_memory.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/PC.v;/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/instruction_memory.v,pipeline_top,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pipeline_top_tb.v,1737560229,verilog,,,,pipeline_top_tb,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/registerFile.v,1737556868,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/sign_extend.v,,registerFile,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/sign_extend.v,1737282736,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/writeback_cycle.v,,sign_extend,,,,,,,,
/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/writeback_cycle.v,1737524227,verilog,,/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pipeline_top.v,,writeback_cycle,,,,,,,,
