
---------- Begin Simulation Statistics ----------
final_tick                               13973065764516                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 280897                       # Simulator instruction rate (inst/s)
host_mem_usage                               16985496                       # Number of bytes of host memory used
host_op_rate                                   333876                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   890.00                       # Real time elapsed on the host
host_tick_rate                               31356323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000022                       # Number of instructions simulated
sim_ops                                     297151036                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027907                       # Number of seconds simulated
sim_ticks                                 27907280784                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          16                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      1276887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops          447                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      2545668                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops          447                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     10                       # Number of float alu accesses
system.cpu.num_fp_insts                            10                       # number of float instructions
system.cpu.num_fp_register_reads                   10                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   6                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 10                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     42.86%     42.86% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2      9.52%     52.38% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.38% # Class of executed instruction
system.cpu.op_class::MemRead                        2      9.52%     61.90% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   4     19.05%     80.95% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     19.05%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       115118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         234453                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        108422                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          45137823                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         54345812                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps             297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.335222                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.335222                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         404200252                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        198343156                       # number of floating regfile writes
system.switch_cpus.idleCycles                   17890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       153362                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2765489                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.580353                       # Inst execution rate
system.switch_cpus.iew.exec_refs             98352618                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           23617983                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        11194774                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      75347291                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        65724                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     23699138                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    303151119                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      74734635                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       245633                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     300053729                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         203758                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        320453                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         153383                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        586734                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         4083                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        34498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       118864                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         455462617                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             299933545                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.525707                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         239439673                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.578919                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              300005015                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        312022589                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        73202039                       # number of integer regfile writes
system.switch_cpus.ipc                       2.983094                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.983094                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        53222      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      86556932     28.82%     28.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       187348      0.06%     28.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     55718353     18.55%     47.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3366011      1.12%     48.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     55938986     18.63%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10869514      3.62%     70.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4012362      1.34%     72.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     63950754     21.30%     93.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     19615002      6.53%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      300299363                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       233485082                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    453635707                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    219943930                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    224542916                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            13912253                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.046328                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           77357      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            625      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      2968014     21.33%     21.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt           43      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      6650865     47.81%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         285656      2.05%     71.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        168453      1.21%     72.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      3705806     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55434      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       80673312                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    244800109                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79989615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     84612261                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          303151119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         300299363                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6000043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       137111                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9333967                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     83787727                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.584050                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.803945                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     20044865     23.92%     23.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5809370      6.93%     30.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7736803      9.23%     40.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      6913350      8.25%     48.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9658821     11.53%     59.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      8694476     10.38%     70.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      8854273     10.57%     80.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5563117      6.64%     87.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     10512652     12.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83787727                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.583284                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      5168428                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1859470                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     75347291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     23699138                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       104157040                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 83805617                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     89546978                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         89546982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     89546978                       # number of overall hits
system.cpu.dcache.overall_hits::total        89546982                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5024047                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5024053                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5024048                       # number of overall misses
system.cpu.dcache.overall_misses::total       5024054                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  36005258700                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36005258700                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  36005258700                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36005258700                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     94571025                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     94571035                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     94571026                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     94571036                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.600000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.053125                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053125                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.600000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.053125                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053125                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  7166.584767                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7166.576208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  7166.583341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7166.574782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          192                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1268131                       # number of writebacks
system.cpu.dcache.writebacks::total           1268131                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      3746652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3746652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      3746652                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3746652                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1277395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1277395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1277396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1277396                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12984976692                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12984976692                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12985062606                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12985062606                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.013507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.013507                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013507                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10165.200813                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10165.200813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10165.260112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10165.260112                       # average overall mshr miss latency
system.cpu.dcache.replacements                1268131                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     66037798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66037799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4985495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4985500                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  35811668484                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  35811668484                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     71023293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     71023299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.070195                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.070195                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7183.172079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7183.164875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      3746645                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3746645                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1238850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1238850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12804231285                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12804231285                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.017443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10335.578387                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10335.578387                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            3                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     23509180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       23509183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        38552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        38553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    193590216                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    193590216                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.250000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  5021.534966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5021.404716                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        38545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    180745407                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    180745407                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  4689.205007                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  4689.205007                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data        85914                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        85914                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        85914                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        85914                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.794500                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            90826258                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1268643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.593236                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.006168                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   509.788332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.003918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.995680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         757836931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        757836931                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     20651689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20651712                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     20651689                       # number of overall hits
system.cpu.icache.overall_hits::total        20651712                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          150                       # number of overall misses
system.cpu.icache.overall_misses::total           152                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     11546442                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11546442                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     11546442                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11546442                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     20651839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20651864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     20651839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20651864                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76976.280000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75963.434211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76976.280000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75963.434211                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     10674648                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10674648                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     10674648                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10674648                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79661.552239                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79661.552239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79661.552239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79661.552239                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     20651689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20651712                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           152                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     11546442                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11546442                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     20651839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20651864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76976.280000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75963.434211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     10674648                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10674648                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79661.552239                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79661.552239                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           132.579455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20651848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               136                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          151851.823529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   130.579455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.255038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.258944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         165215048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        165215048                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          25                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         1238989                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty       304799                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean      1078878                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq          8756                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp         8756                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq          29790                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp         29790                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      1238991                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      3822931                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             3823203                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    162353536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total            162362240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                        115546                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic                 7394944                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples        1393083                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.000404                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.020099                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0              1392520     99.96%     99.96% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                  563      0.04%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total          1393083                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy       1692280026                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            6.1                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy          134198                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      1270284111                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           4.6                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data      1149429                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         1149430                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data      1149429                       # number of overall hits
system.cpu.l2cache.overall_hits::total        1149430                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst          133                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       119210                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        119351                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst          133                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       119210                       # number of overall misses
system.cpu.l2cache.overall_misses::total       119351                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst     10578078                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data   7773330555                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total   7783908633                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst     10578078                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data   7773330555                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total   7783908633                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst          134                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      1268639                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      1268781                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst          134                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      1268639                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      1268781                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.992537                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.093967                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.094067                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.992537                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.093967                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.094067                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 79534.421053                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 65207.034267                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 65218.629362                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 79534.421053                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 65207.034267                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 65218.629362                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks       115546                       # number of writebacks
system.cpu.l2cache.writebacks::total           115546                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst          133                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data       119210                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       119343                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst          133                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data       119210                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       119343                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst     10533789                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data   7733633625                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total   7744167414                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst     10533789                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data   7733633625                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total   7744167414                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.093967                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.094061                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.093967                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.094061                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79201.421053                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 64874.034267                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64890.001207                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79201.421053                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 64874.034267                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64890.001207                       # average overall mshr miss latency
system.cpu.l2cache.replacements                115546                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks       289085                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total       289085                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks       289085                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total       289085                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks       978930                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total       978930                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks       978930                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total       978930                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data         8756                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         8756                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data         8756                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         8756                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data        29335                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total        29335                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data          454                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          455                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data     10999656                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     10999656                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data        29789                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        29790                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.015241                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.015274                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 24228.317181                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 24175.068132                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data          454                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          454                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data     10848474                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     10848474                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.015241                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.015240                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 23895.317181                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 23895.317181                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.inst            1                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data      1120094                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total      1120095                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst          133                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data       118756                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       118896                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst     10578078                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   7762330899                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total   7772908977                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      1238850                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      1238991                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.095860                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.095962                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 79534.421053                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 65363.694458                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 65375.697896                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data       118756                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       118889                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     10533789                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7722785151                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   7733318940                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.095860                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095956                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 79201.421053                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65030.694458                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65046.547115                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4054.510982                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            2545552                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           119642                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            21.276408                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks    46.000892                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.048603                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.732616                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     3.085146                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  4004.643726                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.011231                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000179                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000753                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.977696                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.989871                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         3018                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         40848474                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        40848474                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 13945158493732                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  27907270784                       # Cumulative time (in ticks) in various power states
system.cpu.thread32245.numInsts                     0                       # Number of Instructions committed
system.cpu.thread32245.numOps                       0                       # Number of Ops committed
system.cpu.thread32245.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              118896                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         16932                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean         99385                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             18597                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                455                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               455                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         118896                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port       353801                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port     15004800                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             19815                       # Total snoops (count)
system.l3bus.snoopTraffic                       77952                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             139166                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   139166    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               139166                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            116398816                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            79482438                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.data        30744                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               30744                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.data        30744                       # number of overall hits
system.l3cache.overall_hits::total              30744                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data        88466                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             88607                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data        88466                       # number of overall misses
system.l3cache.overall_misses::total            88607                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst     10002321                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data   6826783715                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   6836786036                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst     10002321                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data   6826783715                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   6836786036                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data       119210                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          119351                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data       119210                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         119351                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.742102                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.742407                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.742102                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.742407                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 75205.421053                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 77168.445674                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 77158.531899                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 75205.421053                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 77168.445674                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 77158.531899                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks           1218                       # number of writebacks
system.l3cache.writebacks::total                 1218                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data        88466                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        88599                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data        88466                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        88599                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst      9116541                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data   6237600155                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   6246716696                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst      9116541                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data   6237600155                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   6246716696                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.742102                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.742340                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.742102                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.742340                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 68545.421053                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 70508.445674                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70505.498888                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 68545.421053                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 70508.445674                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70505.498888                       # average overall mshr miss latency
system.l3cache.replacements                     19815                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        15714                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        15714                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        15714                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        15714                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks        99385                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total        99385                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks        99385                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total        99385                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data          412                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              412                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus.data           42                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total             43                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data      3271059                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      3271059                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus.data          454                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          455                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.092511                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.094505                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 77882.357143                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 76071.139535                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data           42                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total           42                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data      2991339                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      2991339                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.092511                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.092308                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71222.357143                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 71222.357143                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.data        30332                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        30332                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data        88424                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        88564                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst     10002321                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data   6823512656                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   6833514977                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data       118756                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       118896                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.744586                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.744886                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 75205.421053                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77168.106577                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 77159.059855                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data        88424                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        88557                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst      9116541                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6234608816                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   6243725357                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.744586                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.744827                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 68545.421053                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70508.106577                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70505.158903                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            39993.007133                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 145843                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               115099                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.267109                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945488831054                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 39993.007133                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.610245                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.610245                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64540                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         3670                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        30558                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        30042                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.984802                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              3866299                       # Number of tag accesses
system.l3cache.tags.data_accesses             3866299                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     88456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009781435124                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           68                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           68                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              185322                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1092                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       88599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1218                       # Number of write requests accepted
system.mem_ctrls.readBursts                     88599                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1218                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.43                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 88599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1218                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           68                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1295.779412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    399.138405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7095.718288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           66     97.06%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      1.47%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58368-59391            1      1.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            68                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           68                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.969791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.47%     51.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32     47.06%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            68                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5670336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                77952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    203.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   27905509224                       # Total gap between requests
system.mem_ctrls.avgGap                     310692.96                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      5661184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        73984                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 305010.010322473245                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 202856883.256275922060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2651064.450622399338                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        88466                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1218                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      4130678                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   2922243803                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 616397426246                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31057.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33032.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 506073420.56                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      5661824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5670848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         8640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        77952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        77952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        88466                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          88607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1218                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1218                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         4587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data        13760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       305010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    202879816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        203203173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         4587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       305010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       309597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2793250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2793250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2793250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         4587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data        13760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       305010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    202879816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       205996422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                88589                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1156                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         2590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         3129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         2972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         2730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         2648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         2696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         2839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         3037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         2762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         2807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         3154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         2681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         2925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         2870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         2887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         2737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           55                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           41                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           49                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            9                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1376775693                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             295178548                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2926374481                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15541.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33033.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               74033                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                638                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        15073                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   381.032044                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   261.266356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   274.692597                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3575     23.72%     23.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2601     17.26%     40.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1258      8.35%     49.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1449      9.61%     58.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2176     14.44%     73.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2332     15.47%     88.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1220      8.09%     96.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          300      1.99%     98.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          162      1.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        15073                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5669696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              73984                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              203.161893                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.651064                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.07                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    47012067.647996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    62497794.878403                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   372633398.995176                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4344821.376000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9948396740.922897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 21541566761.266163                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1666105771.008063                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  33642557356.094532                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1205.511838                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2351863523                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2513350000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  23042057261                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              88564                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1218                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18597                       # Transaction distribution
system.membus.trans_dist::ReadExReq                43                       # Transaction distribution
system.membus.trans_dist::ReadExResp               43                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88564                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       197029                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       197029                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 197029                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      5748800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      5748800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5748800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             88607                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   88607    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               88607                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            37724239                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          161783616                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3148896                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2927368                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       149713                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2775714                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2775423                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.989516                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          111787                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          337                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits          123                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          214                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      6000183                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       149691                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     82944436                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     3.582531                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.417444                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     22519281     27.15%     27.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     15304728     18.45%     45.60% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      5944337      7.17%     52.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      5491845      6.62%     59.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1419223      1.71%     61.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      1043487      1.26%     62.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      2770302      3.34%     65.70% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      1643925      1.98%     67.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     26807308     32.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     82944436                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      297151015                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            97847752                       # Number of memory references committed
system.switch_cpus.commit.loads              74300017                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2648180                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating          219293270                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           161118285                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         88561                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     26807308                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          5444868                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      39327050                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          27953942                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      10908466                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         153383                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      2690080                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            23                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      305774816                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts            94                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            74734626                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            23617983                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  4885                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                    23                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       117164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              259237774                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3148896                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2887333                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              83517158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          306810                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines          20651839                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     83787727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.687906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.575275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         35220561     42.04%     42.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2272277      2.71%     44.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          2437493      2.91%     47.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          1446091      1.73%     49.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          7058125      8.42%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          1066770      1.27%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          3376787      4.03%     63.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          3588309      4.28%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         27321314     32.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     83787727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.037574                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                3.093322                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            20651839                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    13                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973065764516                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             3711308                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1047254                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         4083                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         151403                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  27907280784                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         153383                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         10467789                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        13287534                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          33757413                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      26121590                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      304777127                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        348902                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        8529619                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       14265688                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          66711                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    331549043                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           878997187                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        317204576                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         409405157                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     322157056                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          9391889                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          57369224                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                359288326                       # The number of ROB reads
system.switch_cpus.rob.writes               607151556                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000006                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           297151015                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
