{
  "module_name": "trx.h",
  "hash_id": "df19d430a945363c7b0d2b6cd266cc1ae27c9b3007210ecc5bbda8330d4e6308",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192cu/trx.h",
  "human_readable_source": " \n \n\n#ifndef __RTL92CU_TRX_H__\n#define __RTL92CU_TRX_H__\n\n#define RTL92C_USB_BULK_IN_NUM\t\t\t1\n#define RTL92C_NUM_RX_URBS\t\t\t8\n#define RTL92C_NUM_TX_URBS\t\t\t32\n\n#define RTL92C_SIZE_MAX_RX_BUFFER\t\t15360    \n#define RX_DRV_INFO_SIZE_UNIT\t\t\t8\n\n#define RTL_AGG_ON\t\t\t\t1\n\nenum usb_rx_agg_mode {\n\tUSB_RX_AGG_DISABLE,\n\tUSB_RX_AGG_DMA,\n\tUSB_RX_AGG_USB,\n\tUSB_RX_AGG_DMA_USB\n};\n\n#define TX_SELE_HQ\t\t\t\tBIT(0)\t \n#define TX_SELE_LQ\t\t\t\tBIT(1)\t \n#define TX_SELE_NQ\t\t\t\tBIT(2)\t \n\n#define RTL_USB_TX_AGG_NUM_DESC\t\t\t5\n\n#define RTL_USB_RX_AGG_PAGE_NUM\t\t\t4\n#define RTL_USB_RX_AGG_PAGE_TIMEOUT\t\t3\n\n#define RTL_USB_RX_AGG_BLOCK_NUM\t\t5\n#define RTL_USB_RX_AGG_BLOCK_TIMEOUT\t\t3\n\n \n\nstruct rx_drv_info_92c {\n\t \n\n\t \n\tu8 gain_trsw[4];\n\n\t \n\tu8 pwdb_all;\n\tu8 cfosho[4];\n\n\t \n\tu8 cfotail[4];\n\n\t \n\ts8 rxevm[2];\n\ts8 rxsnr[4];\n\n\t \n\tu8 pdsnr[2];\n\n\t \n\tu8 csi_current[2];\n\tu8 csi_target[2];\n\n\t \n\tu8 sigevm;\n\tu8 max_ex_pwr;\n\tu8 ex_intf_flag:1;\n\tu8 sgi_en:1;\n\tu8 rxsc:2;\n\tu8 reserve:4;\n} __packed;\n\n \n\n \nstatic inline u32 get_rx_desc_pkt_len(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*__rxdesc, GENMASK(13, 0));\n}\n\nstatic inline u32 get_rx_desc_crc32(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*__rxdesc, BIT(14));\n}\n\nstatic inline u32 get_rx_desc_icv(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*__rxdesc, BIT(15));\n}\n\nstatic inline u32 get_rx_desc_drvinfo_size(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*__rxdesc, GENMASK(19, 16));\n}\n\nstatic inline u32 get_rx_desc_shift(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*__rxdesc, GENMASK(25, 24));\n}\n\nstatic inline u32 get_rx_desc_phy_status(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*__rxdesc, BIT(26));\n}\n\nstatic inline u32 get_rx_desc_swdec(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*__rxdesc, BIT(27));\n}\n\n\n \nstatic inline u32 get_rx_desc_paggr(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*(__rxdesc + 1), BIT(14));\n}\n\nstatic inline u32 get_rx_desc_faggr(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*(__rxdesc + 1), BIT(15));\n}\n\n\n \nstatic inline u32 get_rx_desc_rx_mcs(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*(__rxdesc + 3), GENMASK(5, 0));\n}\n\nstatic inline u32 get_rx_desc_rx_ht(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*(__rxdesc + 3), BIT(6));\n}\n\nstatic inline u32 get_rx_desc_splcp(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*(__rxdesc + 3), BIT(8));\n}\n\nstatic inline u32 get_rx_desc_bw(__le32 *__rxdesc)\n{\n\treturn le32_get_bits(*(__rxdesc + 3), BIT(9));\n}\n\n\n \nstatic inline u32 get_rx_desc_tsfl(__le32 *__rxdesc)\n{\n\treturn le32_to_cpu(*((__rxdesc + 5)));\n}\n\n\n \n\n \n\n \nstatic inline void set_tx_desc_pkt_size(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits(__txdesc, __value, GENMASK(15, 0));\n}\n\nstatic inline void set_tx_desc_offset(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits(__txdesc, __value, GENMASK(23, 16));\n}\n\nstatic inline void set_tx_desc_bmc(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits(__txdesc, __value, BIT(24));\n}\n\nstatic inline void set_tx_desc_htc(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits(__txdesc, __value, BIT(25));\n}\n\nstatic inline void set_tx_desc_last_seg(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits(__txdesc, __value, BIT(26));\n}\n\nstatic inline void set_tx_desc_first_seg(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits(__txdesc, __value, BIT(27));\n}\n\nstatic inline void set_tx_desc_linip(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits(__txdesc, __value, BIT(28));\n}\n\nstatic inline void set_tx_desc_own(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits(__txdesc, __value, BIT(31));\n}\n\n\n \nstatic inline void set_tx_desc_macid(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 1), __value, GENMASK(4, 0));\n}\n\nstatic inline void set_tx_desc_agg_enable(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 1), __value, BIT(5));\n}\n\nstatic inline void set_tx_desc_agg_break(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 1), __value, BIT(6));\n}\n\nstatic inline void set_tx_desc_rdg_enable(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 1), __value, BIT(7));\n}\n\nstatic inline void set_tx_desc_queue_sel(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 1), __value, GENMASK(12, 8));\n}\n\nstatic inline void set_tx_desc_rate_id(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 1), __value, GENMASK(19, 16));\n}\n\nstatic inline void set_tx_desc_nav_use_hdr(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 1), __value, BIT(20));\n}\n\nstatic inline void set_tx_desc_sec_type(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 1), __value, GENMASK(23, 22));\n}\n\nstatic inline void set_tx_desc_pkt_offset(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 1), __value, GENMASK(30, 26));\n}\n\n\n \nstatic inline void set_tx_desc_more_frag(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 2), __value, BIT(17));\n}\n\nstatic inline void set_tx_desc_ampdu_density(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 2), __value, GENMASK(22, 20));\n}\n\n\n \nstatic inline void set_tx_desc_seq(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 3), __value, GENMASK(27, 16));\n}\n\nstatic inline void set_tx_desc_pkt_id(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 3), __value, GENMASK(31, 28));\n}\n\n\n \nstatic inline void set_tx_desc_rts_rate(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, GENMASK(4, 0));\n}\n\nstatic inline void set_tx_desc_qos(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, BIT(6));\n}\n\nstatic inline void set_tx_desc_hwseq_en(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, BIT(7));\n}\n\nstatic inline void set_tx_desc_use_rate(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, BIT(8));\n}\n\nstatic inline void set_tx_desc_disable_fb(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, BIT(10));\n}\n\nstatic inline void set_tx_desc_cts2self(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, BIT(11));\n}\n\nstatic inline void set_tx_desc_rts_enable(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, BIT(12));\n}\n\nstatic inline void set_tx_desc_hw_rts_enable(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, BIT(13));\n}\n\nstatic inline void set_tx_desc_data_sc(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, GENMASK(21, 20));\n}\n\nstatic inline void set_tx_desc_data_bw(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, BIT(25));\n}\n\nstatic inline void set_tx_desc_rts_short(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, BIT(26));\n}\n\nstatic inline void set_tx_desc_rts_bw(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, BIT(27));\n}\n\nstatic inline void set_tx_desc_rts_sc(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, GENMASK(29, 28));\n}\n\nstatic inline void set_tx_desc_rts_stbc(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 4), __value, GENMASK(31, 30));\n}\n\n\n \nstatic inline void set_tx_desc_tx_rate(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 5), __val, GENMASK(5, 0));\n}\n\nstatic inline void set_tx_desc_data_shortgi(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 5), __val, BIT(6));\n}\n\nstatic inline void set_tx_desc_data_rate_fb_limit(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 5), __value, GENMASK(12, 8));\n}\n\nstatic inline void set_tx_desc_rts_rate_fb_limit(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 5), __value, GENMASK(16, 13));\n}\n\n\n \nstatic inline void set_tx_desc_max_agg_num(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 6), __value, GENMASK(15, 11));\n}\n\n\n \nstatic inline void set_tx_desc_tx_desc_checksum(__le32 *__txdesc, u32 __value)\n{\n\tle32p_replace_bits((__txdesc + 7), __value, GENMASK(15, 0));\n}\n\n\nint  rtl8192cu_endpoint_mapping(struct ieee80211_hw *hw);\nu16 rtl8192cu_mq_to_hwq(__le16 fc, u16 mac80211_queue_index);\nbool rtl92cu_rx_query_desc(struct ieee80211_hw *hw,\n\t\t\t   struct rtl_stats *stats,\n\t\t\t   struct ieee80211_rx_status *rx_status,\n\t\t\t   u8 *p_desc, struct sk_buff *skb);\nvoid  rtl8192cu_rx_hdl(struct ieee80211_hw *hw, struct sk_buff * skb);\nvoid rtl8192c_tx_cleanup(struct ieee80211_hw *hw, struct sk_buff  *skb);\nint rtl8192c_tx_post_hdl(struct ieee80211_hw *hw, struct urb *urb,\n\t\t\t struct sk_buff *skb);\nstruct sk_buff *rtl8192c_tx_aggregate_hdl(struct ieee80211_hw *,\n\t\t\t\t\t   struct sk_buff_head *);\nvoid rtl92cu_tx_fill_desc(struct ieee80211_hw *hw,\n\t\t\t  struct ieee80211_hdr *hdr, u8 *pdesc_tx,\n\t\t\t  u8 *pbd_desc_tx, struct ieee80211_tx_info *info,\n\t\t\t  struct ieee80211_sta *sta,\n\t\t\t  struct sk_buff *skb,\n\t\t\t  u8 queue_index,\n\t\t\t  struct rtl_tcb_desc *tcb_desc);\nvoid rtl92cu_fill_fake_txdesc(struct ieee80211_hw *hw, u8 *pdesc,\n\t\t\t       u32 buffer_len, bool ispspoll);\nvoid rtl92cu_tx_fill_cmddesc(struct ieee80211_hw *hw,\n\t\t\t     u8 *pdesc, bool b_firstseg,\n\t\t\t     bool b_lastseg, struct sk_buff *skb);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}