Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 23:26:35 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_44_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.988ns (28.613%)  route 2.465ns (71.387%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 6.634 - 4.000 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 1.131ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.987ns (routing 1.026ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4789, routed)        2.207     3.144    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X125Y351       FDCE                                         r  Delay1No6_instance/Y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y351       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.223 r  Delay1No6_instance/Y_reg[14]/Q
                         net (fo=4, routed)           0.534     3.757    Delay1No6_instance/Q[14]
    SLICE_X127Y359       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.881 r  Delay1No6_instance/geqOp_carry_i_9/O
                         net (fo=1, routed)           0.010     3.891    Sum10_0_impl_instance/FPAddSubOp_instance/S[7]
    SLICE_X127Y359       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.006 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.032    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y360       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.047 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.073    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y361       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.125 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.365     4.490    Delay1No7_instance/CO[0]
    SLICE_X126Y363       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     4.627 r  Delay1No7_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.186     4.813    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X126Y363       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.936 r  Delay1No6_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=1, routed)           0.217     5.153    Delay1No6_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X127Y363       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.243 r  Delay1No6_instance/shiftedFracY_d1[49]_i_3/O
                         net (fo=3, routed)           0.302     5.545    Delay1No6_instance/Sum10_0_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X126Y362       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.598 r  Delay1No6_instance/shiftedFracY_d1[33]_i_3/O
                         net (fo=48, routed)          0.357     5.955    Delay1No7_instance/shiftVal__5[1]
    SLICE_X128Y361       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     6.104 r  Delay1No7_instance/shiftedFracY_d1[28]_i_3/O
                         net (fo=2, routed)           0.370     6.474    Delay1No6_instance/Y_reg[26]_0[5]
    SLICE_X126Y360       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     6.525 r  Delay1No6_instance/shiftedFracY_d1[12]_i_1/O
                         net (fo=1, routed)           0.072     6.597    Sum10_0_impl_instance/FPAddSubOp_instance/D[1]
    SLICE_X126Y360       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4789, routed)        1.987     6.634    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y360       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/C
                         clock pessimism              0.404     7.037    
                         clock uncertainty           -0.035     7.002    
    SLICE_X126Y360       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.027    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  0.430    




