
SC2104D-Lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096ac  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f0c  08009840  08009840  0000a840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a74c  0800a74c  0000c204  2**0
                  CONTENTS
  4 .ARM          00000008  0800a74c  0800a74c  0000b74c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a754  0800a754  0000c204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a754  0800a754  0000b754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a758  0800a758  0000b758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800a75c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c204  2**0
                  CONTENTS
 10 .bss          000008fc  20000204  20000204  0000c204  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b00  20000b00  0000c204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011d8d  00000000  00000000  0000c234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000266f  00000000  00000000  0001dfc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001190  00000000  00000000  00020630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ddd  00000000  00000000  000217c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000351d  00000000  00000000  0002259d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000149c1  00000000  00000000  00025aba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dcb4e  00000000  00000000  0003a47b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00116fc9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c2c  00000000  00000000  0011700c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  0011cc38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009824 	.word	0x08009824

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	08009824 	.word	0x08009824

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <HAL_TIM_IC_CaptureCallback>:
	float_t Ki = 0;

#define PWM_ARR 7199   // same as TIM1->ARR / htim1.Init.Period


	void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
		counter = __HAL_TIM_GET_COUNTER(htim);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee2:	4a0f      	ldr	r2, [pc, #60]	@ (8000f20 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8000ee4:	6013      	str	r3, [r2, #0]
		count = (int16_t)counter;
 8000ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f20 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	b21a      	sxth	r2, r3
 8000eec:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <HAL_TIM_IC_CaptureCallback+0x50>)
 8000eee:	801a      	strh	r2, [r3, #0]
		position = count/2;  // x2 encoding
 8000ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f24 <HAL_TIM_IC_CaptureCallback+0x50>)
 8000ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef6:	0fda      	lsrs	r2, r3, #31
 8000ef8:	4413      	add	r3, r2
 8000efa:	105b      	asrs	r3, r3, #1
 8000efc:	b21a      	sxth	r2, r3
 8000efe:	4b0a      	ldr	r3, [pc, #40]	@ (8000f28 <HAL_TIM_IC_CaptureCallback+0x54>)
 8000f00:	801a      	strh	r2, [r3, #0]
		angle = count/2; // x2 encoding
 8000f02:	4b08      	ldr	r3, [pc, #32]	@ (8000f24 <HAL_TIM_IC_CaptureCallback+0x50>)
 8000f04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f08:	0fda      	lsrs	r2, r3, #31
 8000f0a:	4413      	add	r3, r2
 8000f0c:	105b      	asrs	r3, r3, #1
 8000f0e:	b21a      	sxth	r2, r3
 8000f10:	4b06      	ldr	r3, [pc, #24]	@ (8000f2c <HAL_TIM_IC_CaptureCallback+0x58>)
 8000f12:	801a      	strh	r2, [r3, #0]
	}
 8000f14:	bf00      	nop
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	2000054c 	.word	0x2000054c
 8000f24:	20000550 	.word	0x20000550
 8000f28:	2000057c 	.word	0x2000057c
 8000f2c:	2000057e 	.word	0x2000057e

08000f30 <HAL_GPIO_EXTI_Callback>:
//	            //Servo_SetPWM(servo_left);      // Turn left = 45 PWM
//	            Servo_SetPWM(servo_right);
//	        }
//	    }
//	}
	void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	80fb      	strh	r3, [r7, #6]
	    if (GPIO_Pin == USER_PB_Pin) {
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	f040 80fc 	bne.w	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 8000f42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f46:	487f      	ldr	r0, [pc, #508]	@ (8001144 <HAL_GPIO_EXTI_Callback+0x214>)
 8000f48:	f002 fe65 	bl	8003c16 <HAL_GPIO_TogglePin>

	        mode++;
 8000f4c:	4b7e      	ldr	r3, [pc, #504]	@ (8001148 <HAL_GPIO_EXTI_Callback+0x218>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	3301      	adds	r3, #1
 8000f52:	4a7d      	ldr	r2, [pc, #500]	@ (8001148 <HAL_GPIO_EXTI_Callback+0x218>)
 8000f54:	6013      	str	r3, [r2, #0]
	        if (mode > 18) mode = 0;
 8000f56:	4b7c      	ldr	r3, [pc, #496]	@ (8001148 <HAL_GPIO_EXTI_Callback+0x218>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2b12      	cmp	r3, #18
 8000f5c:	dd02      	ble.n	8000f64 <HAL_GPIO_EXTI_Callback+0x34>
 8000f5e:	4b7a      	ldr	r3, [pc, #488]	@ (8001148 <HAL_GPIO_EXTI_Callback+0x218>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]

	        switch(mode) {
 8000f64:	4b78      	ldr	r3, [pc, #480]	@ (8001148 <HAL_GPIO_EXTI_Callback+0x218>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b12      	cmp	r3, #18
 8000f6a:	f200 80e6 	bhi.w	800113a <HAL_GPIO_EXTI_Callback+0x20a>
 8000f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8000f74 <HAL_GPIO_EXTI_Callback+0x44>)
 8000f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f74:	08000fc1 	.word	0x08000fc1
 8000f78:	08000fd3 	.word	0x08000fd3
 8000f7c:	08000fe5 	.word	0x08000fe5
 8000f80:	08000ff7 	.word	0x08000ff7
 8000f84:	08001009 	.word	0x08001009
 8000f88:	0800101b 	.word	0x0800101b
 8000f8c:	0800102d 	.word	0x0800102d
 8000f90:	0800103f 	.word	0x0800103f
 8000f94:	08001051 	.word	0x08001051
 8000f98:	08001063 	.word	0x08001063
 8000f9c:	08001075 	.word	0x08001075
 8000fa0:	08001087 	.word	0x08001087
 8000fa4:	08001099 	.word	0x08001099
 8000fa8:	080010ab 	.word	0x080010ab
 8000fac:	080010c3 	.word	0x080010c3
 8000fb0:	080010db 	.word	0x080010db
 8000fb4:	080010f3 	.word	0x080010f3
 8000fb8:	0800110b 	.word	0x0800110b
 8000fbc:	08001123 	.word	0x08001123
	        	case 0: motor_running = 0; Servo_SetPWM(servo_straight); break;  // STOPPED + LEFT
 8000fc0:	4b62      	ldr	r3, [pc, #392]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	4b62      	ldr	r3, [pc, #392]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x220>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 f92c 	bl	8001228 <Servo_SetPWM>
 8000fd0:	e0b3      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 1: motor_running = 0; Servo_SetPWM(servo_left1); break;  // STOP + STRAIGHT
 8000fd2:	4b5e      	ldr	r3, [pc, #376]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	4b5e      	ldr	r3, [pc, #376]	@ (8001154 <HAL_GPIO_EXTI_Callback+0x224>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f000 f923 	bl	8001228 <Servo_SetPWM>
 8000fe2:	e0aa      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 2: motor_running = 0; Servo_SetPWM(servo_left2); break;  // STOP + RIGHT
 8000fe4:	4b59      	ldr	r3, [pc, #356]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	4b5b      	ldr	r3, [pc, #364]	@ (8001158 <HAL_GPIO_EXTI_Callback+0x228>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 f91a 	bl	8001228 <Servo_SetPWM>
 8000ff4:	e0a1      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 3: motor_running = 0; Servo_SetPWM(servo_left); break;  // STOPPED + LEFT
 8000ff6:	4b55      	ldr	r3, [pc, #340]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	4b57      	ldr	r3, [pc, #348]	@ (800115c <HAL_GPIO_EXTI_Callback+0x22c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4618      	mov	r0, r3
 8001002:	f000 f911 	bl	8001228 <Servo_SetPWM>
 8001006:	e098      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 4: motor_running = 0; Servo_SetPWM(servo_left2); break;  // STOP + STRAIGHT
 8001008:	4b50      	ldr	r3, [pc, #320]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	4b52      	ldr	r3, [pc, #328]	@ (8001158 <HAL_GPIO_EXTI_Callback+0x228>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4618      	mov	r0, r3
 8001014:	f000 f908 	bl	8001228 <Servo_SetPWM>
 8001018:	e08f      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 5: motor_running = 0; Servo_SetPWM(servo_left1); break;  // STOP + RIGHT
 800101a:	4b4c      	ldr	r3, [pc, #304]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	4b4c      	ldr	r3, [pc, #304]	@ (8001154 <HAL_GPIO_EXTI_Callback+0x224>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4618      	mov	r0, r3
 8001026:	f000 f8ff 	bl	8001228 <Servo_SetPWM>
 800102a:	e086      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 6: motor_running = 0; Servo_SetPWM(servo_straight); break;  // STOPPED + LEFT
 800102c:	4b47      	ldr	r3, [pc, #284]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	4b47      	ldr	r3, [pc, #284]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x220>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4618      	mov	r0, r3
 8001038:	f000 f8f6 	bl	8001228 <Servo_SetPWM>
 800103c:	e07d      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 7: motor_running = 0; Servo_SetPWM(servo_right1); break;  // STOP + STRAIGHT
 800103e:	4b43      	ldr	r3, [pc, #268]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	4b46      	ldr	r3, [pc, #280]	@ (8001160 <HAL_GPIO_EXTI_Callback+0x230>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4618      	mov	r0, r3
 800104a:	f000 f8ed 	bl	8001228 <Servo_SetPWM>
 800104e:	e074      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
				case 8: motor_running = 0; Servo_SetPWM(servo_right2); break;  // STOP + RIGHT
 8001050:	4b3e      	ldr	r3, [pc, #248]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	4b43      	ldr	r3, [pc, #268]	@ (8001164 <HAL_GPIO_EXTI_Callback+0x234>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	f000 f8e4 	bl	8001228 <Servo_SetPWM>
 8001060:	e06b      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
				case 9: motor_running = 0; Servo_SetPWM(servo_right); break;  // STOPPED + LEFT
 8001062:	4b3a      	ldr	r3, [pc, #232]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	4b3f      	ldr	r3, [pc, #252]	@ (8001168 <HAL_GPIO_EXTI_Callback+0x238>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f000 f8db 	bl	8001228 <Servo_SetPWM>
 8001072:	e062      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
				case 10: motor_running = 0; Servo_SetPWM(servo_right2); break;  // STOP + STRAIGHT
 8001074:	4b35      	ldr	r3, [pc, #212]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	4b3a      	ldr	r3, [pc, #232]	@ (8001164 <HAL_GPIO_EXTI_Callback+0x234>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f000 f8d2 	bl	8001228 <Servo_SetPWM>
 8001084:	e059      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
				case 11: motor_running = 0; Servo_SetPWM(servo_right1); break;  // STOP + RIGHT
 8001086:	4b31      	ldr	r3, [pc, #196]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	4b34      	ldr	r3, [pc, #208]	@ (8001160 <HAL_GPIO_EXTI_Callback+0x230>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4618      	mov	r0, r3
 8001092:	f000 f8c9 	bl	8001228 <Servo_SetPWM>
 8001096:	e050      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
				case 12: motor_running = 0; Servo_SetPWM(servo_straight); break;  // STOPPED + LEFT
 8001098:	4b2c      	ldr	r3, [pc, #176]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	4b2c      	ldr	r3, [pc, #176]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x220>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f8c0 	bl	8001228 <Servo_SetPWM>
 80010a8:	e047      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>

	            case 13: motor_running = 1; motor_direction = 0; Servo_SetPWM(servo_straight); break; //FWD + STRAIGHT
 80010aa:	4b28      	ldr	r3, [pc, #160]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	4b2e      	ldr	r3, [pc, #184]	@ (800116c <HAL_GPIO_EXTI_Callback+0x23c>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x220>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f000 f8b4 	bl	8001228 <Servo_SetPWM>
 80010c0:	e03b      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 14: motor_running = 1; motor_direction = 0; Servo_SetPWM(servo_left); break;//FWD + LEFT
 80010c2:	4b22      	ldr	r3, [pc, #136]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	4b28      	ldr	r3, [pc, #160]	@ (800116c <HAL_GPIO_EXTI_Callback+0x23c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	4b23      	ldr	r3, [pc, #140]	@ (800115c <HAL_GPIO_EXTI_Callback+0x22c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 f8a8 	bl	8001228 <Servo_SetPWM>
 80010d8:	e02f      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 15: motor_running = 1; motor_direction = 0; Servo_SetPWM(servo_right); break;//FWD + RIGHT
 80010da:	4b1c      	ldr	r3, [pc, #112]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 80010dc:	2201      	movs	r2, #1
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	4b22      	ldr	r3, [pc, #136]	@ (800116c <HAL_GPIO_EXTI_Callback+0x23c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	4b20      	ldr	r3, [pc, #128]	@ (8001168 <HAL_GPIO_EXTI_Callback+0x238>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f89c 	bl	8001228 <Servo_SetPWM>
 80010f0:	e023      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 16: motor_running = 1; motor_direction = 1; Servo_SetPWM(servo_straight); break;//REV + STRAIGHT
 80010f2:	4b16      	ldr	r3, [pc, #88]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	4b1c      	ldr	r3, [pc, #112]	@ (800116c <HAL_GPIO_EXTI_Callback+0x23c>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x220>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f000 f890 	bl	8001228 <Servo_SetPWM>
 8001108:	e017      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 17: motor_running = 1; motor_direction = 1; Servo_SetPWM(servo_left); break;//REV + LEFT
 800110a:	4b10      	ldr	r3, [pc, #64]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 800110c:	2201      	movs	r2, #1
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	4b16      	ldr	r3, [pc, #88]	@ (800116c <HAL_GPIO_EXTI_Callback+0x23c>)
 8001112:	2201      	movs	r2, #1
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <HAL_GPIO_EXTI_Callback+0x22c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f884 	bl	8001228 <Servo_SetPWM>
 8001120:	e00b      	b.n	800113a <HAL_GPIO_EXTI_Callback+0x20a>
	            case 18: motor_running = 1; motor_direction = 1; Servo_SetPWM(servo_right); break;//REV + RIGHT
 8001122:	4b0a      	ldr	r3, [pc, #40]	@ (800114c <HAL_GPIO_EXTI_Callback+0x21c>)
 8001124:	2201      	movs	r2, #1
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	4b10      	ldr	r3, [pc, #64]	@ (800116c <HAL_GPIO_EXTI_Callback+0x23c>)
 800112a:	2201      	movs	r2, #1
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	4b0e      	ldr	r3, [pc, #56]	@ (8001168 <HAL_GPIO_EXTI_Callback+0x238>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4618      	mov	r0, r3
 8001134:	f000 f878 	bl	8001228 <Servo_SetPWM>
 8001138:	bf00      	nop

	        	//case : motor_running = 1; motor_direction = 2; Servo_SetPWM(servo_left); break; //crab turn

	        }
	    }
	}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40020000 	.word	0x40020000
 8001148:	2000053c 	.word	0x2000053c
 800114c:	20000544 	.word	0x20000544
 8001150:	20000014 	.word	0x20000014
 8001154:	20000010 	.word	0x20000010
 8001158:	2000000c 	.word	0x2000000c
 800115c:	20000008 	.word	0x20000008
 8001160:	20000018 	.word	0x20000018
 8001164:	2000001c 	.word	0x2000001c
 8001168:	20000020 	.word	0x20000020
 800116c:	20000540 	.word	0x20000540

08001170 <MotorDrive_enable>:
//			else
//				start = 0;
//			}
//	}

	void MotorDrive_enable(void) {
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
		  //Enable PWM through TIM4-CH1/CH4 to drive the DC motor - Rev D board
		  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);  // on Motor drive A interface
 8001174:	2108      	movs	r1, #8
 8001176:	480c      	ldr	r0, [pc, #48]	@ (80011a8 <MotorDrive_enable+0x38>)
 8001178:	f003 fc2c 	bl	80049d4 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);  // on Motor drive A interface
 800117c:	210c      	movs	r1, #12
 800117e:	480a      	ldr	r0, [pc, #40]	@ (80011a8 <MotorDrive_enable+0x38>)
 8001180:	f003 fc28 	bl	80049d4 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);  // on Motor drive D interface
 8001184:	2108      	movs	r1, #8
 8001186:	4809      	ldr	r0, [pc, #36]	@ (80011ac <MotorDrive_enable+0x3c>)
 8001188:	f003 fc24 	bl	80049d4 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);  // on Motor drive D interface
 800118c:	210c      	movs	r1, #12
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <MotorDrive_enable+0x3c>)
 8001190:	f003 fc20 	bl	80049d4 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);//cout
 8001194:	2100      	movs	r1, #0
 8001196:	4805      	ldr	r0, [pc, #20]	@ (80011ac <MotorDrive_enable+0x3c>)
 8001198:	f003 fc1c 	bl	80049d4 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);//cout
 800119c:	2104      	movs	r1, #4
 800119e:	4803      	ldr	r0, [pc, #12]	@ (80011ac <MotorDrive_enable+0x3c>)
 80011a0:	f003 fc18 	bl	80049d4 <HAL_TIM_PWM_Start>

	}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	2000034c 	.word	0x2000034c
 80011ac:	20000274 	.word	0x20000274

080011b0 <MotorC_stop>:
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0); // IN1=0
	  } else {
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 0); // IN2=0
	  }
	}
	void MotorC_stop(void){
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, PWM_ARR);
 80011b4:	4b07      	ldr	r3, [pc, #28]	@ (80011d4 <MotorC_stop+0x24>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80011bc:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, PWM_ARR);
 80011be:	4b05      	ldr	r3, [pc, #20]	@ (80011d4 <MotorC_stop+0x24>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80011c6:	639a      	str	r2, [r3, #56]	@ 0x38
	}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	20000274 	.word	0x20000274

080011d8 <MotorD_reverse>:
	void MotorC_reverse(int pwm){
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, pwm);
	}

	void MotorD_reverse(int pwm){
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	  // Motor D forward
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, 0);  // IN1=0
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <MotorD_reverse+0x24>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2200      	movs	r2, #0
 80011e6:	63da      	str	r2, [r3, #60]	@ 0x3c
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, pwm); // IN2=pwm
 80011e8:	4b04      	ldr	r3, [pc, #16]	@ (80011fc <MotorD_reverse+0x24>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	641a      	str	r2, [r3, #64]	@ 0x40
	}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	20000274 	.word	0x20000274

08001200 <MotorD_forward>:

	void MotorD_forward(int pwm){
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	  // Motor D reverse
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, pwm); // IN1=pwm
 8001208:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <MotorD_forward+0x24>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	63da      	str	r2, [r3, #60]	@ 0x3c
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, 0);   // IN2=0
 8001210:	4b04      	ldr	r3, [pc, #16]	@ (8001224 <MotorD_forward+0x24>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2200      	movs	r2, #0
 8001216:	641a      	str	r2, [r3, #64]	@ 0x40
	}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	20000274 	.word	0x20000274

08001228 <Servo_SetPWM>:
//	    __HAL_TIM_SetCompare(&htim12, TIM_CHANNEL_1, pwm_value);
//
//	    servo_current = pwm_value;
//	}
	void Servo_SetPWM(int32_t us)
	{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	    // TIM12 configured so 1 tick = 1us (PSC=71), period = 20ms (ARR=19999)
	    // Typical servo: 1000us to 2000us, center 1500us
	    if (us < 1000) us = 1000;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001236:	da02      	bge.n	800123e <Servo_SetPWM+0x16>
 8001238:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800123c:	607b      	str	r3, [r7, #4]
	    if (us > 2000) us = 2000;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001244:	dd02      	ble.n	800124c <Servo_SetPWM+0x24>
 8001246:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800124a:	607b      	str	r3, [r7, #4]

	    __HAL_TIM_SetCompare(&htim12, TIM_CHANNEL_1, us);
 800124c:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <Servo_SetPWM+0x40>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	635a      	str	r2, [r3, #52]	@ 0x34
	    servo_current = us;
 8001254:	4a05      	ldr	r2, [pc, #20]	@ (800126c <Servo_SetPWM+0x44>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6013      	str	r3, [r2, #0]
	}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	2000046c 	.word	0x2000046c
 800126c:	20000024 	.word	0x20000024

08001270 <Servo_Init>:

	void Servo_Init(void) {
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	    // Start PWM on TIM12 Channel 1
	    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001274:	2100      	movs	r1, #0
 8001276:	4805      	ldr	r0, [pc, #20]	@ (800128c <Servo_Init+0x1c>)
 8001278:	f003 fbac 	bl	80049d4 <HAL_TIM_PWM_Start>

	    // Set initial position to straight
	    Servo_SetPWM(servo_straight);
 800127c:	4b04      	ldr	r3, [pc, #16]	@ (8001290 <Servo_Init+0x20>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff ffd1 	bl	8001228 <Servo_SetPWM>
	}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	2000046c 	.word	0x2000046c
 8001290:	20000014 	.word	0x20000014

08001294 <Motor_stop>:
	void Motor_stop(void) {
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
			//Set both IN1 and IN2 pins = '1'
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,0);
 8001298:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <Motor_stop+0x2c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2200      	movs	r2, #0
 800129e:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0);
 80012a0:	4b07      	ldr	r3, [pc, #28]	@ (80012c0 <Motor_stop+0x2c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2200      	movs	r2, #0
 80012a6:	641a      	str	r2, [r3, #64]	@ 0x40
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,0);
 80012a8:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <Motor_stop+0x30>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2200      	movs	r2, #0
 80012ae:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0);
 80012b0:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <Motor_stop+0x30>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2200      	movs	r2, #0
 80012b6:	641a      	str	r2, [r3, #64]	@ 0x40
			  // C
			  MotorC_stop();
 80012b8:	f7ff ff7a 	bl	80011b0 <MotorC_stop>

//			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
//			  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 0);
	}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	2000034c 	.word	0x2000034c
 80012c4:	20000274 	.word	0x20000274

080012c8 <Motor_direction>:

	void Motor_direction(uint8_t forward) {
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
		if (forward){// move forward
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d008      	beq.n	80012ea <Motor_direction+0x22>
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,0); // set IN1 to maximum PWM (7199) for '1'
 80012d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001308 <Motor_direction+0x40>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2200      	movs	r2, #0
 80012de:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,0); // set IN1 to maximum PWM (7199) for '1' for Drive D
 80012e0:	4b0a      	ldr	r3, [pc, #40]	@ (800130c <Motor_direction+0x44>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2200      	movs	r2, #0
 80012e6:	63da      	str	r2, [r3, #60]	@ 0x3c
		  }
		else { // reverse
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1'
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1' for Drive D
		}
	}
 80012e8:	e007      	b.n	80012fa <Motor_direction+0x32>
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1'
 80012ea:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <Motor_direction+0x40>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2200      	movs	r2, #0
 80012f0:	641a      	str	r2, [r3, #64]	@ 0x40
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1' for Drive D
 80012f2:	4b06      	ldr	r3, [pc, #24]	@ (800130c <Motor_direction+0x44>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2200      	movs	r2, #0
 80012f8:	641a      	str	r2, [r3, #64]	@ 0x40
	}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	2000034c 	.word	0x2000034c
 800130c:	20000274 	.word	0x20000274

08001310 <Motor_forward>:

	void Motor_forward(int  pwmVal){
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
		 // rotate motor in clockwise forward send the values to serial port for display
		 Motor_direction(1); //forward
 8001318:	2001      	movs	r0, #1
 800131a:	f7ff ffd5 	bl	80012c8 <Motor_direction>
		 __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,pwmVal); // output PWM waveform to drive motor A
 800131e:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <Motor_forward+0x28>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	641a      	str	r2, [r3, #64]	@ 0x40
		 __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,pwmVal); // output PWM waveform to drive motor D - for debugging
 8001326:	4b05      	ldr	r3, [pc, #20]	@ (800133c <Motor_forward+0x2c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	687a      	ldr	r2, [r7, #4]
 800132c:	641a      	str	r2, [r3, #64]	@ 0x40
		 //__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwmVal);  // C IN2 pwm

//		sprintf(buf, "PWM = %4dF ", pwmVal);
//		OLED_ShowString(0, 20, buf);
		//OLED_Refresh_Gram();
	}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000034c 	.word	0x2000034c
 800133c:	20000274 	.word	0x20000274

08001340 <Motor_reverse>:

	void Motor_reverse(int  pwmVal){
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
		 // move robot forward send the values to serial port for display
		 Motor_direction(0); //reverse
 8001348:	2000      	movs	r0, #0
 800134a:	f7ff ffbd 	bl	80012c8 <Motor_direction>
		 __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,pwmVal); // output PWM waveform to drive motor A
 800134e:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <Motor_reverse+0x28>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	63da      	str	r2, [r3, #60]	@ 0x3c
		 __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,pwmVal); // output PWM waveform to drive motor D - for debugging
 8001356:	4b05      	ldr	r3, [pc, #20]	@ (800136c <Motor_reverse+0x2c>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	63da      	str	r2, [r3, #60]	@ 0x3c
		  //__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, pwmVal);

//		sprintf(buf, "PWM = %4dR ", pwmVal);
//		OLED_ShowString(0, 20, buf);
		//OLED_Refresh_Gram();
	}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	2000034c 	.word	0x2000034c
 800136c:	20000274 	.word	0x20000274

08001370 <PID_Control>:


	int16_t PID_Control(){
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
		  //Control Loop
		  if (abs(error)>2){ //more than 2 degree difference
 8001374:	4b85      	ldr	r3, [pc, #532]	@ (800158c <PID_Control+0x21c>)
 8001376:	f9b3 3000 	ldrsh.w	r3, [r3]
 800137a:	2b00      	cmp	r3, #0
 800137c:	bfb8      	it	lt
 800137e:	425b      	neglt	r3, r3
 8001380:	b29b      	uxth	r3, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	f240 8100 	bls.w	8001588 <PID_Control+0x218>
			  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer
			  //angle = (int)(position*360/265);  // supposed to be 260 ticks/rev, measured = 265
			  //error = target_angle - angle;

			sprintf(buf, "error = %5d, ", (int)error);
 8001388:	4b80      	ldr	r3, [pc, #512]	@ (800158c <PID_Control+0x21c>)
 800138a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800138e:	461a      	mov	r2, r3
 8001390:	497f      	ldr	r1, [pc, #508]	@ (8001590 <PID_Control+0x220>)
 8001392:	4880      	ldr	r0, [pc, #512]	@ (8001594 <PID_Control+0x224>)
 8001394:	f006 f912 	bl	80075bc <siprintf>
			HAL_UART_Transmit(&huart2, buf, 14, HAL_MAX_DELAY); // Send through BT @9600
 8001398:	f04f 33ff 	mov.w	r3, #4294967295
 800139c:	220e      	movs	r2, #14
 800139e:	497d      	ldr	r1, [pc, #500]	@ (8001594 <PID_Control+0x224>)
 80013a0:	487d      	ldr	r0, [pc, #500]	@ (8001598 <PID_Control+0x228>)
 80013a2:	f004 fc2c 	bl	8005bfe <HAL_UART_Transmit>
			sprintf(buf, " Kp = %5d, ", Kp);
 80013a6:	4b7d      	ldr	r3, [pc, #500]	@ (800159c <PID_Control+0x22c>)
 80013a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ac:	461a      	mov	r2, r3
 80013ae:	497c      	ldr	r1, [pc, #496]	@ (80015a0 <PID_Control+0x230>)
 80013b0:	4878      	ldr	r0, [pc, #480]	@ (8001594 <PID_Control+0x224>)
 80013b2:	f006 f903 	bl	80075bc <siprintf>
			HAL_UART_Transmit(&huart2, buf, 14, HAL_MAX_DELAY); // Send through BT @9600
 80013b6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ba:	220e      	movs	r2, #14
 80013bc:	4975      	ldr	r1, [pc, #468]	@ (8001594 <PID_Control+0x224>)
 80013be:	4876      	ldr	r0, [pc, #472]	@ (8001598 <PID_Control+0x228>)
 80013c0:	f004 fc1d 	bl	8005bfe <HAL_UART_Transmit>
//			if (error > 0)
//			  direction = 0; //forward
//			else
//			  direction = 1; //reverse direction

			millisNow = HAL_GetTick();
 80013c4:	f002 f89e 	bl	8003504 <HAL_GetTick>
 80013c8:	4603      	mov	r3, r0
 80013ca:	461a      	mov	r2, r3
 80013cc:	4b75      	ldr	r3, [pc, #468]	@ (80015a4 <PID_Control+0x234>)
 80013ce:	601a      	str	r2, [r3, #0]
			dt = (millisNow - millisOld); // time elapsed in millisecond
 80013d0:	4b74      	ldr	r3, [pc, #464]	@ (80015a4 <PID_Control+0x234>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	4b74      	ldr	r3, [pc, #464]	@ (80015a8 <PID_Control+0x238>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	4a74      	ldr	r2, [pc, #464]	@ (80015ac <PID_Control+0x23c>)
 80013dc:	6013      	str	r3, [r2, #0]
			millisOld = millisNow; // store the current time for next round
 80013de:	4b71      	ldr	r3, [pc, #452]	@ (80015a4 <PID_Control+0x234>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a71      	ldr	r2, [pc, #452]	@ (80015a8 <PID_Control+0x238>)
 80013e4:	6013      	str	r3, [r2, #0]

			error_area = error_area + error*dt; // area under error for Ki
 80013e6:	4b69      	ldr	r3, [pc, #420]	@ (800158c <PID_Control+0x21c>)
 80013e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ec:	461a      	mov	r2, r3
 80013ee:	4b6f      	ldr	r3, [pc, #444]	@ (80015ac <PID_Control+0x23c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	fb03 f202 	mul.w	r2, r3, r2
 80013f6:	4b6e      	ldr	r3, [pc, #440]	@ (80015b0 <PID_Control+0x240>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4413      	add	r3, r2
 80013fc:	4a6c      	ldr	r2, [pc, #432]	@ (80015b0 <PID_Control+0x240>)
 80013fe:	6013      	str	r3, [r2, #0]

			error_change = error - error_old; // change in error
 8001400:	4b62      	ldr	r3, [pc, #392]	@ (800158c <PID_Control+0x21c>)
 8001402:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001406:	461a      	mov	r2, r3
 8001408:	4b6a      	ldr	r3, [pc, #424]	@ (80015b4 <PID_Control+0x244>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	4a6a      	ldr	r2, [pc, #424]	@ (80015b8 <PID_Control+0x248>)
 8001410:	6013      	str	r3, [r2, #0]
			error_old = error; //store the error for next round
 8001412:	4b5e      	ldr	r3, [pc, #376]	@ (800158c <PID_Control+0x21c>)
 8001414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001418:	461a      	mov	r2, r3
 800141a:	4b66      	ldr	r3, [pc, #408]	@ (80015b4 <PID_Control+0x244>)
 800141c:	601a      	str	r2, [r3, #0]
			error_rate = (error_change)*1000/dt; // for Kd - dt in millsecond
 800141e:	4b66      	ldr	r3, [pc, #408]	@ (80015b8 <PID_Control+0x248>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001426:	fb03 f202 	mul.w	r2, r3, r2
 800142a:	4b60      	ldr	r3, [pc, #384]	@ (80015ac <PID_Control+0x23c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001432:	4a62      	ldr	r2, [pc, #392]	@ (80015bc <PID_Control+0x24c>)
 8001434:	6013      	str	r3, [r2, #0]

//			pwmVal = (int)(error*Kp + error_area*Ki/10000);  // PI, D is below
//			pwmVal_raw = (int)(error*Kp); // for debugging
			pwmVal = (int)(abs(error)*Kp + abs(error_area)*Ki/10000);  // PI, D is below
 8001436:	4b55      	ldr	r3, [pc, #340]	@ (800158c <PID_Control+0x21c>)
 8001438:	f9b3 3000 	ldrsh.w	r3, [r3]
 800143c:	2b00      	cmp	r3, #0
 800143e:	bfb8      	it	lt
 8001440:	425b      	neglt	r3, r3
 8001442:	b29b      	uxth	r3, r3
 8001444:	461a      	mov	r2, r3
 8001446:	4b55      	ldr	r3, [pc, #340]	@ (800159c <PID_Control+0x22c>)
 8001448:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144c:	fb02 f303 	mul.w	r3, r2, r3
 8001450:	ee07 3a90 	vmov	s15, r3
 8001454:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001458:	4b55      	ldr	r3, [pc, #340]	@ (80015b0 <PID_Control+0x240>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	bfb8      	it	lt
 8001460:	425b      	neglt	r3, r3
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800146a:	4b55      	ldr	r3, [pc, #340]	@ (80015c0 <PID_Control+0x250>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001474:	ed9f 6a53 	vldr	s12, [pc, #332]	@ 80015c4 <PID_Control+0x254>
 8001478:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800147c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001480:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001484:	ee17 2a90 	vmov	r2, s15
 8001488:	4b4f      	ldr	r3, [pc, #316]	@ (80015c8 <PID_Control+0x258>)
 800148a:	601a      	str	r2, [r3, #0]
			pwmVal_raw = (int)(abs(error)*Kp); // for debugging
 800148c:	4b3f      	ldr	r3, [pc, #252]	@ (800158c <PID_Control+0x21c>)
 800148e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001492:	2b00      	cmp	r3, #0
 8001494:	bfb8      	it	lt
 8001496:	425b      	neglt	r3, r3
 8001498:	b29b      	uxth	r3, r3
 800149a:	461a      	mov	r2, r3
 800149c:	4b3f      	ldr	r3, [pc, #252]	@ (800159c <PID_Control+0x22c>)
 800149e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a2:	fb02 f303 	mul.w	r3, r2, r3
 80014a6:	4a49      	ldr	r2, [pc, #292]	@ (80015cc <PID_Control+0x25c>)
 80014a8:	6013      	str	r3, [r2, #0]


			// Adjust pwmVal to account for deadzone
			if (pwmVal>0)
 80014aa:	4b47      	ldr	r3, [pc, #284]	@ (80015c8 <PID_Control+0x258>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	dd08      	ble.n	80014c4 <PID_Control+0x154>
				pwmVal = pwmVal+pwmMin;
 80014b2:	4b47      	ldr	r3, [pc, #284]	@ (80015d0 <PID_Control+0x260>)
 80014b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b8:	461a      	mov	r2, r3
 80014ba:	4b43      	ldr	r3, [pc, #268]	@ (80015c8 <PID_Control+0x258>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4413      	add	r3, r2
 80014c0:	4a41      	ldr	r2, [pc, #260]	@ (80015c8 <PID_Control+0x258>)
 80014c2:	6013      	str	r3, [r2, #0]
			if (pwmVal<0)
 80014c4:	4b40      	ldr	r3, [pc, #256]	@ (80015c8 <PID_Control+0x258>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	da07      	bge.n	80014dc <PID_Control+0x16c>
				pwmVal = pwmVal-pwmMin;
 80014cc:	4b3e      	ldr	r3, [pc, #248]	@ (80015c8 <PID_Control+0x258>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a3f      	ldr	r2, [pc, #252]	@ (80015d0 <PID_Control+0x260>)
 80014d2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014d6:	1a9b      	subs	r3, r3, r2
 80014d8:	4a3b      	ldr	r2, [pc, #236]	@ (80015c8 <PID_Control+0x258>)
 80014da:	6013      	str	r3, [r2, #0]

			if (pwmVal > pwmMax)  // Clamp the PWM to its maximum positive value
 80014dc:	4b3d      	ldr	r3, [pc, #244]	@ (80015d4 <PID_Control+0x264>)
 80014de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e2:	461a      	mov	r2, r3
 80014e4:	4b38      	ldr	r3, [pc, #224]	@ (80015c8 <PID_Control+0x258>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	da05      	bge.n	80014f8 <PID_Control+0x188>
			   pwmVal = pwmMax;
 80014ec:	4b39      	ldr	r3, [pc, #228]	@ (80015d4 <PID_Control+0x264>)
 80014ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014f2:	461a      	mov	r2, r3
 80014f4:	4b34      	ldr	r3, [pc, #208]	@ (80015c8 <PID_Control+0x258>)
 80014f6:	601a      	str	r2, [r3, #0]


			pwmVal = (int)(pwmVal + error_rate*Kd);  // + D which is subtration
 80014f8:	4b37      	ldr	r3, [pc, #220]	@ (80015d8 <PID_Control+0x268>)
 80014fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014fe:	461a      	mov	r2, r3
 8001500:	4b2e      	ldr	r3, [pc, #184]	@ (80015bc <PID_Control+0x24c>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	fb03 f202 	mul.w	r2, r3, r2
 8001508:	4b2f      	ldr	r3, [pc, #188]	@ (80015c8 <PID_Control+0x258>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4413      	add	r3, r2
 800150e:	4a2e      	ldr	r2, [pc, #184]	@ (80015c8 <PID_Control+0x258>)
 8001510:	6013      	str	r3, [r2, #0]

			if (pwmVal < -pwmMax)  // Clamp the PWM to its minimum negative value
 8001512:	4b30      	ldr	r3, [pc, #192]	@ (80015d4 <PID_Control+0x264>)
 8001514:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001518:	425a      	negs	r2, r3
 800151a:	4b2b      	ldr	r3, [pc, #172]	@ (80015c8 <PID_Control+0x258>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	429a      	cmp	r2, r3
 8001520:	dd05      	ble.n	800152e <PID_Control+0x1be>
			   pwmVal = -pwmMax;
 8001522:	4b2c      	ldr	r3, [pc, #176]	@ (80015d4 <PID_Control+0x264>)
 8001524:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001528:	425b      	negs	r3, r3
 800152a:	4a27      	ldr	r2, [pc, #156]	@ (80015c8 <PID_Control+0x258>)
 800152c:	6013      	str	r3, [r2, #0]

			sprintf(buf, " Praw = %6d, ", pwmVal_raw);
 800152e:	4b27      	ldr	r3, [pc, #156]	@ (80015cc <PID_Control+0x25c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	461a      	mov	r2, r3
 8001534:	4929      	ldr	r1, [pc, #164]	@ (80015dc <PID_Control+0x26c>)
 8001536:	4817      	ldr	r0, [pc, #92]	@ (8001594 <PID_Control+0x224>)
 8001538:	f006 f840 	bl	80075bc <siprintf>
			HAL_UART_Transmit(&huart2, buf, 17, HAL_MAX_DELAY); // Send through BT @9600
 800153c:	f04f 33ff 	mov.w	r3, #4294967295
 8001540:	2211      	movs	r2, #17
 8001542:	4914      	ldr	r1, [pc, #80]	@ (8001594 <PID_Control+0x224>)
 8001544:	4814      	ldr	r0, [pc, #80]	@ (8001598 <PID_Control+0x228>)
 8001546:	f004 fb5a 	bl	8005bfe <HAL_UART_Transmit>

			sprintf(buf, " Pwm = %6d ", pwmVal);
 800154a:	4b1f      	ldr	r3, [pc, #124]	@ (80015c8 <PID_Control+0x258>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	461a      	mov	r2, r3
 8001550:	4923      	ldr	r1, [pc, #140]	@ (80015e0 <PID_Control+0x270>)
 8001552:	4810      	ldr	r0, [pc, #64]	@ (8001594 <PID_Control+0x224>)
 8001554:	f006 f832 	bl	80075bc <siprintf>
			HAL_UART_Transmit(&huart2, buf, 17, HAL_MAX_DELAY); // Send through BT @9600
 8001558:	f04f 33ff 	mov.w	r3, #4294967295
 800155c:	2211      	movs	r2, #17
 800155e:	490d      	ldr	r1, [pc, #52]	@ (8001594 <PID_Control+0x224>)
 8001560:	480d      	ldr	r0, [pc, #52]	@ (8001598 <PID_Control+0x228>)
 8001562:	f004 fb4c 	bl	8005bfe <HAL_UART_Transmit>

			buf[0] = '\r';
 8001566:	4b0b      	ldr	r3, [pc, #44]	@ (8001594 <PID_Control+0x224>)
 8001568:	220d      	movs	r2, #13
 800156a:	701a      	strb	r2, [r3, #0]
			buf[1] = '\n';  // move to next line on serial port
 800156c:	4b09      	ldr	r3, [pc, #36]	@ (8001594 <PID_Control+0x224>)
 800156e:	220a      	movs	r2, #10
 8001570:	705a      	strb	r2, [r3, #1]
			HAL_UART_Transmit(&huart2, buf, 2, HAL_MAX_DELAY); // Send through USB port
 8001572:	f04f 33ff 	mov.w	r3, #4294967295
 8001576:	2202      	movs	r2, #2
 8001578:	4906      	ldr	r1, [pc, #24]	@ (8001594 <PID_Control+0x224>)
 800157a:	4807      	ldr	r0, [pc, #28]	@ (8001598 <PID_Control+0x228>)
 800157c:	f004 fb3f 	bl	8005bfe <HAL_UART_Transmit>

			return(pwmVal);
 8001580:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <PID_Control+0x258>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	b21b      	sxth	r3, r3
 8001586:	e7ff      	b.n	8001588 <PID_Control+0x218>
			} // if loop
	}
 8001588:	4618      	mov	r0, r3
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000584 	.word	0x20000584
 8001590:	08009840 	.word	0x08009840
 8001594:	20000568 	.word	0x20000568
 8001598:	200004b4 	.word	0x200004b4
 800159c:	200005a4 	.word	0x200005a4
 80015a0:	08009850 	.word	0x08009850
 80015a4:	2000059c 	.word	0x2000059c
 80015a8:	20000598 	.word	0x20000598
 80015ac:	200005a0 	.word	0x200005a0
 80015b0:	20000588 	.word	0x20000588
 80015b4:	2000058c 	.word	0x2000058c
 80015b8:	20000590 	.word	0x20000590
 80015bc:	20000594 	.word	0x20000594
 80015c0:	200005a8 	.word	0x200005a8
 80015c4:	461c4000 	.word	0x461c4000
 80015c8:	2000055c 	.word	0x2000055c
 80015cc:	20000560 	.word	0x20000560
 80015d0:	2000002c 	.word	0x2000002c
 80015d4:	2000002a 	.word	0x2000002a
 80015d8:	200005a6 	.word	0x200005a6
 80015dc:	0800985c 	.word	0x0800985c
 80015e0:	0800986c 	.word	0x0800986c

080015e4 <Apply_Mode>:

	void Apply_Mode(int mode)
	{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	    switch(mode) {
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b12      	cmp	r3, #18
 80015f0:	f200 80e7 	bhi.w	80017c2 <Apply_Mode+0x1de>
 80015f4:	a201      	add	r2, pc, #4	@ (adr r2, 80015fc <Apply_Mode+0x18>)
 80015f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fa:	bf00      	nop
 80015fc:	08001649 	.word	0x08001649
 8001600:	0800165b 	.word	0x0800165b
 8001604:	0800166d 	.word	0x0800166d
 8001608:	0800167f 	.word	0x0800167f
 800160c:	08001691 	.word	0x08001691
 8001610:	080016a3 	.word	0x080016a3
 8001614:	080016b5 	.word	0x080016b5
 8001618:	080016c7 	.word	0x080016c7
 800161c:	080016d9 	.word	0x080016d9
 8001620:	080016eb 	.word	0x080016eb
 8001624:	080016fd 	.word	0x080016fd
 8001628:	0800170f 	.word	0x0800170f
 800162c:	08001721 	.word	0x08001721
 8001630:	08001733 	.word	0x08001733
 8001634:	0800174b 	.word	0x0800174b
 8001638:	08001763 	.word	0x08001763
 800163c:	0800177b 	.word	0x0800177b
 8001640:	08001793 	.word	0x08001793
 8001644:	080017ab 	.word	0x080017ab
	        case 0:  motor_running = 0; Servo_SetPWM(servo_straight); break;
 8001648:	4b60      	ldr	r3, [pc, #384]	@ (80017cc <Apply_Mode+0x1e8>)
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	4b60      	ldr	r3, [pc, #384]	@ (80017d0 <Apply_Mode+0x1ec>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff fde8 	bl	8001228 <Servo_SetPWM>
 8001658:	e0b3      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 1:  motor_running = 0; Servo_SetPWM(servo_left1); break;
 800165a:	4b5c      	ldr	r3, [pc, #368]	@ (80017cc <Apply_Mode+0x1e8>)
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	4b5c      	ldr	r3, [pc, #368]	@ (80017d4 <Apply_Mode+0x1f0>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fddf 	bl	8001228 <Servo_SetPWM>
 800166a:	e0aa      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 2:  motor_running = 0; Servo_SetPWM(servo_left2); break;
 800166c:	4b57      	ldr	r3, [pc, #348]	@ (80017cc <Apply_Mode+0x1e8>)
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	4b59      	ldr	r3, [pc, #356]	@ (80017d8 <Apply_Mode+0x1f4>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff fdd6 	bl	8001228 <Servo_SetPWM>
 800167c:	e0a1      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 3:  motor_running = 0; Servo_SetPWM(servo_left); break;
 800167e:	4b53      	ldr	r3, [pc, #332]	@ (80017cc <Apply_Mode+0x1e8>)
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	4b55      	ldr	r3, [pc, #340]	@ (80017dc <Apply_Mode+0x1f8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fdcd 	bl	8001228 <Servo_SetPWM>
 800168e:	e098      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 4:  motor_running = 0; Servo_SetPWM(servo_left2); break;
 8001690:	4b4e      	ldr	r3, [pc, #312]	@ (80017cc <Apply_Mode+0x1e8>)
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	4b50      	ldr	r3, [pc, #320]	@ (80017d8 <Apply_Mode+0x1f4>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff fdc4 	bl	8001228 <Servo_SetPWM>
 80016a0:	e08f      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 5:  motor_running = 0; Servo_SetPWM(servo_left1); break;
 80016a2:	4b4a      	ldr	r3, [pc, #296]	@ (80017cc <Apply_Mode+0x1e8>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	4b4a      	ldr	r3, [pc, #296]	@ (80017d4 <Apply_Mode+0x1f0>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fdbb 	bl	8001228 <Servo_SetPWM>
 80016b2:	e086      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 6:  motor_running = 0; Servo_SetPWM(servo_straight); break;
 80016b4:	4b45      	ldr	r3, [pc, #276]	@ (80017cc <Apply_Mode+0x1e8>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	4b45      	ldr	r3, [pc, #276]	@ (80017d0 <Apply_Mode+0x1ec>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff fdb2 	bl	8001228 <Servo_SetPWM>
 80016c4:	e07d      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 7:  motor_running = 0; Servo_SetPWM(servo_right1); break;
 80016c6:	4b41      	ldr	r3, [pc, #260]	@ (80017cc <Apply_Mode+0x1e8>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	4b44      	ldr	r3, [pc, #272]	@ (80017e0 <Apply_Mode+0x1fc>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fda9 	bl	8001228 <Servo_SetPWM>
 80016d6:	e074      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 8:  motor_running = 0; Servo_SetPWM(servo_right2); break;
 80016d8:	4b3c      	ldr	r3, [pc, #240]	@ (80017cc <Apply_Mode+0x1e8>)
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	4b41      	ldr	r3, [pc, #260]	@ (80017e4 <Apply_Mode+0x200>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fda0 	bl	8001228 <Servo_SetPWM>
 80016e8:	e06b      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 9:  motor_running = 0; Servo_SetPWM(servo_right); break;
 80016ea:	4b38      	ldr	r3, [pc, #224]	@ (80017cc <Apply_Mode+0x1e8>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	4b3d      	ldr	r3, [pc, #244]	@ (80017e8 <Apply_Mode+0x204>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fd97 	bl	8001228 <Servo_SetPWM>
 80016fa:	e062      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 10: motor_running = 0; Servo_SetPWM(servo_right2); break;
 80016fc:	4b33      	ldr	r3, [pc, #204]	@ (80017cc <Apply_Mode+0x1e8>)
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	4b38      	ldr	r3, [pc, #224]	@ (80017e4 <Apply_Mode+0x200>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff fd8e 	bl	8001228 <Servo_SetPWM>
 800170c:	e059      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 11: motor_running = 0; Servo_SetPWM(servo_right1); break;
 800170e:	4b2f      	ldr	r3, [pc, #188]	@ (80017cc <Apply_Mode+0x1e8>)
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	4b32      	ldr	r3, [pc, #200]	@ (80017e0 <Apply_Mode+0x1fc>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff fd85 	bl	8001228 <Servo_SetPWM>
 800171e:	e050      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 12: motor_running = 0; Servo_SetPWM(servo_straight); break;
 8001720:	4b2a      	ldr	r3, [pc, #168]	@ (80017cc <Apply_Mode+0x1e8>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	4b2a      	ldr	r3, [pc, #168]	@ (80017d0 <Apply_Mode+0x1ec>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff fd7c 	bl	8001228 <Servo_SetPWM>
 8001730:	e047      	b.n	80017c2 <Apply_Mode+0x1de>

	        case 13: motor_running = 1; motor_direction = 0; Servo_SetPWM(servo_straight); break;
 8001732:	4b26      	ldr	r3, [pc, #152]	@ (80017cc <Apply_Mode+0x1e8>)
 8001734:	2201      	movs	r2, #1
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	4b2c      	ldr	r3, [pc, #176]	@ (80017ec <Apply_Mode+0x208>)
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	4b24      	ldr	r3, [pc, #144]	@ (80017d0 <Apply_Mode+0x1ec>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fd70 	bl	8001228 <Servo_SetPWM>
 8001748:	e03b      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 14: motor_running = 1; motor_direction = 0; Servo_SetPWM(servo_left); break;
 800174a:	4b20      	ldr	r3, [pc, #128]	@ (80017cc <Apply_Mode+0x1e8>)
 800174c:	2201      	movs	r2, #1
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	4b26      	ldr	r3, [pc, #152]	@ (80017ec <Apply_Mode+0x208>)
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	4b21      	ldr	r3, [pc, #132]	@ (80017dc <Apply_Mode+0x1f8>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff fd64 	bl	8001228 <Servo_SetPWM>
 8001760:	e02f      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 15: motor_running = 1; motor_direction = 0; Servo_SetPWM(servo_right); break;
 8001762:	4b1a      	ldr	r3, [pc, #104]	@ (80017cc <Apply_Mode+0x1e8>)
 8001764:	2201      	movs	r2, #1
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	4b20      	ldr	r3, [pc, #128]	@ (80017ec <Apply_Mode+0x208>)
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	4b1e      	ldr	r3, [pc, #120]	@ (80017e8 <Apply_Mode+0x204>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fd58 	bl	8001228 <Servo_SetPWM>
 8001778:	e023      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 16: motor_running = 1; motor_direction = 1; Servo_SetPWM(servo_straight); break;
 800177a:	4b14      	ldr	r3, [pc, #80]	@ (80017cc <Apply_Mode+0x1e8>)
 800177c:	2201      	movs	r2, #1
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	4b1a      	ldr	r3, [pc, #104]	@ (80017ec <Apply_Mode+0x208>)
 8001782:	2201      	movs	r2, #1
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	4b12      	ldr	r3, [pc, #72]	@ (80017d0 <Apply_Mode+0x1ec>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff fd4c 	bl	8001228 <Servo_SetPWM>
 8001790:	e017      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 17: motor_running = 1; motor_direction = 1; Servo_SetPWM(servo_left); break;
 8001792:	4b0e      	ldr	r3, [pc, #56]	@ (80017cc <Apply_Mode+0x1e8>)
 8001794:	2201      	movs	r2, #1
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <Apply_Mode+0x208>)
 800179a:	2201      	movs	r2, #1
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	4b0f      	ldr	r3, [pc, #60]	@ (80017dc <Apply_Mode+0x1f8>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff fd40 	bl	8001228 <Servo_SetPWM>
 80017a8:	e00b      	b.n	80017c2 <Apply_Mode+0x1de>
	        case 18: motor_running = 1; motor_direction = 1; Servo_SetPWM(servo_right); break;
 80017aa:	4b08      	ldr	r3, [pc, #32]	@ (80017cc <Apply_Mode+0x1e8>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	4b0e      	ldr	r3, [pc, #56]	@ (80017ec <Apply_Mode+0x208>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	4b0c      	ldr	r3, [pc, #48]	@ (80017e8 <Apply_Mode+0x204>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fd34 	bl	8001228 <Servo_SetPWM>
 80017c0:	bf00      	nop
	    }
	}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000544 	.word	0x20000544
 80017d0:	20000014 	.word	0x20000014
 80017d4:	20000010 	.word	0x20000010
 80017d8:	2000000c 	.word	0x2000000c
 80017dc:	20000008 	.word	0x20000008
 80017e0:	20000018 	.word	0x20000018
 80017e4:	2000001c 	.word	0x2000001c
 80017e8:	20000020 	.word	0x20000020
 80017ec:	20000540 	.word	0x20000540

080017f0 <serial_uart>:


	void serial_uart(){
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
		 // send various values to serial port @ usart 3 for display
			  angle = (int)(position*360/265); //Hall Sensor = 26 poles/13 pulses, DC motor = 20x13 = 260 pulses per revolution
 80017f4:	4b6d      	ldr	r3, [pc, #436]	@ (80019ac <serial_uart+0x1bc>)
 80017f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017fa:	461a      	mov	r2, r3
 80017fc:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8001800:	fb02 f303 	mul.w	r3, r2, r3
 8001804:	4a6a      	ldr	r2, [pc, #424]	@ (80019b0 <serial_uart+0x1c0>)
 8001806:	fb82 1203 	smull	r1, r2, r2, r3
 800180a:	1192      	asrs	r2, r2, #6
 800180c:	17db      	asrs	r3, r3, #31
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	b21a      	sxth	r2, r3
 8001812:	4b68      	ldr	r3, [pc, #416]	@ (80019b4 <serial_uart+0x1c4>)
 8001814:	801a      	strh	r2, [r3, #0]
											   // measured value = 265 pulses per revolution
			  sprintf(buf, "%5d", angle);
 8001816:	4b67      	ldr	r3, [pc, #412]	@ (80019b4 <serial_uart+0x1c4>)
 8001818:	f9b3 3000 	ldrsh.w	r3, [r3]
 800181c:	461a      	mov	r2, r3
 800181e:	4966      	ldr	r1, [pc, #408]	@ (80019b8 <serial_uart+0x1c8>)
 8001820:	4866      	ldr	r0, [pc, #408]	@ (80019bc <serial_uart+0x1cc>)
 8001822:	f005 fecb 	bl	80075bc <siprintf>
			  //OLED_ShowString(60, 10, buf);
			  //also send to serial port
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001826:	f04f 33ff 	mov.w	r3, #4294967295
 800182a:	2205      	movs	r2, #5
 800182c:	4963      	ldr	r1, [pc, #396]	@ (80019bc <serial_uart+0x1cc>)
 800182e:	4864      	ldr	r0, [pc, #400]	@ (80019c0 <serial_uart+0x1d0>)
 8001830:	f004 f9e5 	bl	8005bfe <HAL_UART_Transmit>

			  buf[0]=',';  // comma separator
 8001834:	4b61      	ldr	r3, [pc, #388]	@ (80019bc <serial_uart+0x1cc>)
 8001836:	222c      	movs	r2, #44	@ 0x2c
 8001838:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 800183a:	f04f 33ff 	mov.w	r3, #4294967295
 800183e:	2201      	movs	r2, #1
 8001840:	495e      	ldr	r1, [pc, #376]	@ (80019bc <serial_uart+0x1cc>)
 8001842:	485f      	ldr	r0, [pc, #380]	@ (80019c0 <serial_uart+0x1d0>)
 8001844:	f004 f9db 	bl	8005bfe <HAL_UART_Transmit>

			  sprintf(buf, "%5d", target_angle);
 8001848:	4b5e      	ldr	r3, [pc, #376]	@ (80019c4 <serial_uart+0x1d4>)
 800184a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800184e:	461a      	mov	r2, r3
 8001850:	4959      	ldr	r1, [pc, #356]	@ (80019b8 <serial_uart+0x1c8>)
 8001852:	485a      	ldr	r0, [pc, #360]	@ (80019bc <serial_uart+0x1cc>)
 8001854:	f005 feb2 	bl	80075bc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001858:	f04f 33ff 	mov.w	r3, #4294967295
 800185c:	2205      	movs	r2, #5
 800185e:	4957      	ldr	r1, [pc, #348]	@ (80019bc <serial_uart+0x1cc>)
 8001860:	4857      	ldr	r0, [pc, #348]	@ (80019c0 <serial_uart+0x1d0>)
 8001862:	f004 f9cc 	bl	8005bfe <HAL_UART_Transmit>

			  buf[0]=',';
 8001866:	4b55      	ldr	r3, [pc, #340]	@ (80019bc <serial_uart+0x1cc>)
 8001868:	222c      	movs	r2, #44	@ 0x2c
 800186a:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 800186c:	f04f 33ff 	mov.w	r3, #4294967295
 8001870:	2201      	movs	r2, #1
 8001872:	4952      	ldr	r1, [pc, #328]	@ (80019bc <serial_uart+0x1cc>)
 8001874:	4852      	ldr	r0, [pc, #328]	@ (80019c0 <serial_uart+0x1d0>)
 8001876:	f004 f9c2 	bl	8005bfe <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error);
 800187a:	4b53      	ldr	r3, [pc, #332]	@ (80019c8 <serial_uart+0x1d8>)
 800187c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001880:	461a      	mov	r2, r3
 8001882:	494d      	ldr	r1, [pc, #308]	@ (80019b8 <serial_uart+0x1c8>)
 8001884:	484d      	ldr	r0, [pc, #308]	@ (80019bc <serial_uart+0x1cc>)
 8001886:	f005 fe99 	bl	80075bc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 800188a:	f04f 33ff 	mov.w	r3, #4294967295
 800188e:	2205      	movs	r2, #5
 8001890:	494a      	ldr	r1, [pc, #296]	@ (80019bc <serial_uart+0x1cc>)
 8001892:	484b      	ldr	r0, [pc, #300]	@ (80019c0 <serial_uart+0x1d0>)
 8001894:	f004 f9b3 	bl	8005bfe <HAL_UART_Transmit>

			  buf[0]=',';
 8001898:	4b48      	ldr	r3, [pc, #288]	@ (80019bc <serial_uart+0x1cc>)
 800189a:	222c      	movs	r2, #44	@ 0x2c
 800189c:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 800189e:	f04f 33ff 	mov.w	r3, #4294967295
 80018a2:	2201      	movs	r2, #1
 80018a4:	4945      	ldr	r1, [pc, #276]	@ (80019bc <serial_uart+0x1cc>)
 80018a6:	4846      	ldr	r0, [pc, #280]	@ (80019c0 <serial_uart+0x1d0>)
 80018a8:	f004 f9a9 	bl	8005bfe <HAL_UART_Transmit>

			  sprintf(buf, "%5d", pwmVal);
 80018ac:	4b47      	ldr	r3, [pc, #284]	@ (80019cc <serial_uart+0x1dc>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	461a      	mov	r2, r3
 80018b2:	4941      	ldr	r1, [pc, #260]	@ (80019b8 <serial_uart+0x1c8>)
 80018b4:	4841      	ldr	r0, [pc, #260]	@ (80019bc <serial_uart+0x1cc>)
 80018b6:	f005 fe81 	bl	80075bc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	2205      	movs	r2, #5
 80018c0:	493e      	ldr	r1, [pc, #248]	@ (80019bc <serial_uart+0x1cc>)
 80018c2:	483f      	ldr	r0, [pc, #252]	@ (80019c0 <serial_uart+0x1d0>)
 80018c4:	f004 f99b 	bl	8005bfe <HAL_UART_Transmit>
			  //OLED_ShowString(40, 20, buf);

			  buf[0]=',';
 80018c8:	4b3c      	ldr	r3, [pc, #240]	@ (80019bc <serial_uart+0x1cc>)
 80018ca:	222c      	movs	r2, #44	@ 0x2c
 80018cc:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 80018ce:	f04f 33ff 	mov.w	r3, #4294967295
 80018d2:	2201      	movs	r2, #1
 80018d4:	4939      	ldr	r1, [pc, #228]	@ (80019bc <serial_uart+0x1cc>)
 80018d6:	483a      	ldr	r0, [pc, #232]	@ (80019c0 <serial_uart+0x1d0>)
 80018d8:	f004 f991 	bl	8005bfe <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error_area);
 80018dc:	4b3c      	ldr	r3, [pc, #240]	@ (80019d0 <serial_uart+0x1e0>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	461a      	mov	r2, r3
 80018e2:	4935      	ldr	r1, [pc, #212]	@ (80019b8 <serial_uart+0x1c8>)
 80018e4:	4835      	ldr	r0, [pc, #212]	@ (80019bc <serial_uart+0x1cc>)
 80018e6:	f005 fe69 	bl	80075bc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 80018ea:	f04f 33ff 	mov.w	r3, #4294967295
 80018ee:	2205      	movs	r2, #5
 80018f0:	4932      	ldr	r1, [pc, #200]	@ (80019bc <serial_uart+0x1cc>)
 80018f2:	4833      	ldr	r0, [pc, #204]	@ (80019c0 <serial_uart+0x1d0>)
 80018f4:	f004 f983 	bl	8005bfe <HAL_UART_Transmit>

			  buf[0]=',';
 80018f8:	4b30      	ldr	r3, [pc, #192]	@ (80019bc <serial_uart+0x1cc>)
 80018fa:	222c      	movs	r2, #44	@ 0x2c
 80018fc:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001902:	2201      	movs	r2, #1
 8001904:	492d      	ldr	r1, [pc, #180]	@ (80019bc <serial_uart+0x1cc>)
 8001906:	482e      	ldr	r0, [pc, #184]	@ (80019c0 <serial_uart+0x1d0>)
 8001908:	f004 f979 	bl	8005bfe <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error_change);
 800190c:	4b31      	ldr	r3, [pc, #196]	@ (80019d4 <serial_uart+0x1e4>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	461a      	mov	r2, r3
 8001912:	4929      	ldr	r1, [pc, #164]	@ (80019b8 <serial_uart+0x1c8>)
 8001914:	4829      	ldr	r0, [pc, #164]	@ (80019bc <serial_uart+0x1cc>)
 8001916:	f005 fe51 	bl	80075bc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 800191a:	f04f 33ff 	mov.w	r3, #4294967295
 800191e:	2205      	movs	r2, #5
 8001920:	4926      	ldr	r1, [pc, #152]	@ (80019bc <serial_uart+0x1cc>)
 8001922:	4827      	ldr	r0, [pc, #156]	@ (80019c0 <serial_uart+0x1d0>)
 8001924:	f004 f96b 	bl	8005bfe <HAL_UART_Transmit>

			  buf[0]=',';
 8001928:	4b24      	ldr	r3, [pc, #144]	@ (80019bc <serial_uart+0x1cc>)
 800192a:	222c      	movs	r2, #44	@ 0x2c
 800192c:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 800192e:	f04f 33ff 	mov.w	r3, #4294967295
 8001932:	2201      	movs	r2, #1
 8001934:	4921      	ldr	r1, [pc, #132]	@ (80019bc <serial_uart+0x1cc>)
 8001936:	4822      	ldr	r0, [pc, #136]	@ (80019c0 <serial_uart+0x1d0>)
 8001938:	f004 f961 	bl	8005bfe <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error_rate);
 800193c:	4b26      	ldr	r3, [pc, #152]	@ (80019d8 <serial_uart+0x1e8>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	461a      	mov	r2, r3
 8001942:	491d      	ldr	r1, [pc, #116]	@ (80019b8 <serial_uart+0x1c8>)
 8001944:	481d      	ldr	r0, [pc, #116]	@ (80019bc <serial_uart+0x1cc>)
 8001946:	f005 fe39 	bl	80075bc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 800194a:	f04f 33ff 	mov.w	r3, #4294967295
 800194e:	2205      	movs	r2, #5
 8001950:	491a      	ldr	r1, [pc, #104]	@ (80019bc <serial_uart+0x1cc>)
 8001952:	481b      	ldr	r0, [pc, #108]	@ (80019c0 <serial_uart+0x1d0>)
 8001954:	f004 f953 	bl	8005bfe <HAL_UART_Transmit>

			  buf[0]=',';
 8001958:	4b18      	ldr	r3, [pc, #96]	@ (80019bc <serial_uart+0x1cc>)
 800195a:	222c      	movs	r2, #44	@ 0x2c
 800195c:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 800195e:	f04f 33ff 	mov.w	r3, #4294967295
 8001962:	2201      	movs	r2, #1
 8001964:	4915      	ldr	r1, [pc, #84]	@ (80019bc <serial_uart+0x1cc>)
 8001966:	4816      	ldr	r0, [pc, #88]	@ (80019c0 <serial_uart+0x1d0>)
 8001968:	f004 f949 	bl	8005bfe <HAL_UART_Transmit>

			  sprintf(buf, "%4d ", speed);  // RPM speed of the DC motor
 800196c:	4b1b      	ldr	r3, [pc, #108]	@ (80019dc <serial_uart+0x1ec>)
 800196e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001972:	461a      	mov	r2, r3
 8001974:	491a      	ldr	r1, [pc, #104]	@ (80019e0 <serial_uart+0x1f0>)
 8001976:	4811      	ldr	r0, [pc, #68]	@ (80019bc <serial_uart+0x1cc>)
 8001978:	f005 fe20 	bl	80075bc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 800197c:	f04f 33ff 	mov.w	r3, #4294967295
 8001980:	2205      	movs	r2, #5
 8001982:	490e      	ldr	r1, [pc, #56]	@ (80019bc <serial_uart+0x1cc>)
 8001984:	480e      	ldr	r0, [pc, #56]	@ (80019c0 <serial_uart+0x1d0>)
 8001986:	f004 f93a 	bl	8005bfe <HAL_UART_Transmit>
			  //OLED_ShowString(40, 30, buf);
			  OLED_Refresh_Gram();
 800198a:	f000 ff75 	bl	8002878 <OLED_Refresh_Gram>

			  buf[0] = '\r';
 800198e:	4b0b      	ldr	r3, [pc, #44]	@ (80019bc <serial_uart+0x1cc>)
 8001990:	220d      	movs	r2, #13
 8001992:	701a      	strb	r2, [r3, #0]
			  buf[1] = '\n';  // move to next line on serial port
 8001994:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <serial_uart+0x1cc>)
 8001996:	220a      	movs	r2, #10
 8001998:	705a      	strb	r2, [r3, #1]
			  HAL_UART_Transmit(&huart3, buf, 2, HAL_MAX_DELAY); // Send through USB port
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	2202      	movs	r2, #2
 80019a0:	4906      	ldr	r1, [pc, #24]	@ (80019bc <serial_uart+0x1cc>)
 80019a2:	4807      	ldr	r0, [pc, #28]	@ (80019c0 <serial_uart+0x1d0>)
 80019a4:	f004 f92b 	bl	8005bfe <HAL_UART_Transmit>
	}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	2000057c 	.word	0x2000057c
 80019b0:	3dd38ff1 	.word	0x3dd38ff1
 80019b4:	2000057e 	.word	0x2000057e
 80019b8:	08009878 	.word	0x08009878
 80019bc:	20000568 	.word	0x20000568
 80019c0:	200004f8 	.word	0x200004f8
 80019c4:	20000580 	.word	0x20000580
 80019c8:	20000584 	.word	0x20000584
 80019cc:	2000055c 	.word	0x2000055c
 80019d0:	20000588 	.word	0x20000588
 80019d4:	20000590 	.word	0x20000590
 80019d8:	20000594 	.word	0x20000594
 80019dc:	20000552 	.word	0x20000552
 80019e0:	0800987c 	.word	0x0800987c

080019e4 <main>:
	/**
	  * @brief  The application entry point.
	  * @retval int
	  */
	int main(void)
	{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b09c      	sub	sp, #112	@ 0x70
 80019e8:	af00      	add	r7, sp, #0
	  /* USER CODE END 1 */

	  /* MCU Configuration--------------------------------------------------------*/

	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 80019ea:	f001 fd25 	bl	8003438 <HAL_Init>
	  /* USER CODE BEGIN Init */

	  /* USER CODE END Init */

	  /* Configure the system clock */
	  SystemClock_Config();
 80019ee:	f000 f9f1 	bl	8001dd4 <SystemClock_Config>
	  /* USER CODE BEGIN SysInit */

	  /* USER CODE END SysInit */

	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 80019f2:	f000 fe3f 	bl	8002674 <MX_GPIO_Init>
	  MX_TIM8_Init();
 80019f6:	f000 fceb 	bl	80023d0 <MX_TIM8_Init>
	  MX_TIM2_Init();
 80019fa:	f000 fb47 	bl	800208c <MX_TIM2_Init>
	  MX_USART2_UART_Init();
 80019fe:	f000 fde5 	bl	80025cc <MX_USART2_UART_Init>
	  MX_TIM1_Init();
 8001a02:	f000 fa7d 	bl	8001f00 <MX_TIM1_Init>
	  MX_USART3_UART_Init();
 8001a06:	f000 fe0b 	bl	8002620 <MX_USART3_UART_Init>
	  MX_I2C2_Init();
 8001a0a:	f000 fa4b 	bl	8001ea4 <MX_I2C2_Init>
	  MX_TIM5_Init();
 8001a0e:	f000 fc8b 	bl	8002328 <MX_TIM5_Init>
	  MX_TIM4_Init();
 8001a12:	f000 fc07 	bl	8002224 <MX_TIM4_Init>
	  MX_TIM3_Init();
 8001a16:	f000 fb8d 	bl	8002134 <MX_TIM3_Init>
	  MX_TIM11_Init();
 8001a1a:	f000 fd29 	bl	8002470 <MX_TIM11_Init>
	  MX_TIM12_Init();
 8001a1e:	f000 fd71 	bl	8002504 <MX_TIM12_Init>
	  /* USER CODE BEGIN 2 */


	  MotorDrive_enable(); // enable PWM needed to drive MotroDrive A and D
 8001a22:	f7ff fba5 	bl	8001170 <MotorDrive_enable>
	  Servo_Init();
 8001a26:	f7ff fc23 	bl	8001270 <Servo_Init>

	  // start TIM2/TIM5-Encoder to read Motor rotation in interrupt mode
	  // Hall sensors produce 13 ticks/counts per turn, gear ratio = 20
	  // 260 count per rotation of output (wheel)
	  // 360 degree = 260 ticks/counts
	  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); // Motor Drive A
 8001a2a:	213c      	movs	r1, #60	@ 0x3c
 8001a2c:	4888      	ldr	r0, [pc, #544]	@ (8001c50 <main+0x26c>)
 8001a2e:	f003 f93f 	bl	8004cb0 <HAL_TIM_Encoder_Start_IT>
	  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL); // Motor Drive D
 8001a32:	213c      	movs	r1, #60	@ 0x3c
 8001a34:	4887      	ldr	r0, [pc, #540]	@ (8001c54 <main+0x270>)
 8001a36:	f003 f93b 	bl	8004cb0 <HAL_TIM_Encoder_Start_IT>
	  rpm = (int)((1000/no_of_tick) * 60/260 * 1/dt);  // For calculating motor rpm - by multiplying it with speed value
 8001a3a:	4b87      	ldr	r3, [pc, #540]	@ (8001c58 <main+0x274>)
 8001a3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a40:	461a      	mov	r2, r3
 8001a42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a46:	fb93 f2f2 	sdiv	r2, r3, r2
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	011b      	lsls	r3, r3, #4
 8001a4e:	1a9b      	subs	r3, r3, r2
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	4a82      	ldr	r2, [pc, #520]	@ (8001c5c <main+0x278>)
 8001a54:	fb82 1203 	smull	r1, r2, r2, r3
 8001a58:	11d2      	asrs	r2, r2, #7
 8001a5a:	17db      	asrs	r3, r3, #31
 8001a5c:	1ad2      	subs	r2, r2, r3
 8001a5e:	4b80      	ldr	r3, [pc, #512]	@ (8001c60 <main+0x27c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a66:	b21a      	sxth	r2, r3
 8001a68:	4b7e      	ldr	r3, [pc, #504]	@ (8001c64 <main+0x280>)
 8001a6a:	801a      	strh	r2, [r3, #0]

	  OLED_Init();
 8001a6c:	f001 f860 	bl	8002b30 <OLED_Init>
	  OLED_ShowString(10, 5, "MDP SC2079"); // show message on OLED display at line 5)
 8001a70:	4a7d      	ldr	r2, [pc, #500]	@ (8001c68 <main+0x284>)
 8001a72:	2105      	movs	r1, #5
 8001a74:	200a      	movs	r0, #10
 8001a76:	f001 f829 	bl	8002acc <OLED_ShowString>
	  OLED_ShowString(40, 30, "GROUP 25"); // show message on OLED display at line 30)
 8001a7a:	4a7c      	ldr	r2, [pc, #496]	@ (8001c6c <main+0x288>)
 8001a7c:	211e      	movs	r1, #30
 8001a7e:	2028      	movs	r0, #40	@ 0x28
 8001a80:	f001 f824 	bl	8002acc <OLED_ShowString>
	  oled_buf = "Motor Control"; // anther way to show message through buffer
 8001a84:	4b7a      	ldr	r3, [pc, #488]	@ (8001c70 <main+0x28c>)
 8001a86:	663b      	str	r3, [r7, #96]	@ 0x60
	  OLED_ShowString(10,50, oled_buf); //another message at line 50
 8001a88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001a8a:	2132      	movs	r1, #50	@ 0x32
 8001a8c:	200a      	movs	r0, #10
 8001a8e:	f001 f81d 	bl	8002acc <OLED_ShowString>

	  uint8_t sbuf[] = "SC2104\n\r";  // send to serial port
 8001a92:	4a78      	ldr	r2, [pc, #480]	@ (8001c74 <main+0x290>)
 8001a94:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001a98:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a9a:	c303      	stmia	r3!, {r0, r1}
 8001a9c:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart3, sbuf, sizeof(sbuf), HAL_MAX_DELAY); // Send through Serial Port @115200
 8001a9e:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa6:	2209      	movs	r2, #9
 8001aa8:	4873      	ldr	r0, [pc, #460]	@ (8001c78 <main+0x294>)
 8001aaa:	f004 f8a8 	bl	8005bfe <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, sbuf, sizeof(sbuf), HAL_MAX_DELAY); // Send through BT @9600
 8001aae:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8001ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab6:	2209      	movs	r2, #9
 8001ab8:	4870      	ldr	r0, [pc, #448]	@ (8001c7c <main+0x298>)
 8001aba:	f004 f8a0 	bl	8005bfe <HAL_UART_Transmit>

	  OLED_Refresh_Gram();
 8001abe:	f000 fedb 	bl	8002878 <OLED_Refresh_Gram>
	  HAL_Delay(3000); // pause for 3 second to show message
 8001ac2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001ac6:	f001 fd29 	bl	800351c <HAL_Delay>
	  OLED_Clear(); // get display ready
 8001aca:	f000 ff0d 	bl	80028e8 <OLED_Clear>
	  /* USER CODE END 2 */

	  /* Infinite loop */
	  /* USER CODE BEGIN WHILE */

	  start = 0;
 8001ace:	4b6c      	ldr	r3, [pc, #432]	@ (8001c80 <main+0x29c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
	  angle = 0;
 8001ad4:	4b6b      	ldr	r3, [pc, #428]	@ (8001c84 <main+0x2a0>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	801a      	strh	r2, [r3, #0]
	  target_angle = 1000; // rotate 1000 degree
 8001ada:	4b6b      	ldr	r3, [pc, #428]	@ (8001c88 <main+0x2a4>)
 8001adc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ae0:	801a      	strh	r2, [r3, #0]
	  error = target_angle - angle;
 8001ae2:	4b69      	ldr	r3, [pc, #420]	@ (8001c88 <main+0x2a4>)
 8001ae4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	4b66      	ldr	r3, [pc, #408]	@ (8001c84 <main+0x2a0>)
 8001aec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	b21a      	sxth	r2, r3
 8001af8:	4b64      	ldr	r3, [pc, #400]	@ (8001c8c <main+0x2a8>)
 8001afa:	801a      	strh	r2, [r3, #0]
	  error_old = 0;
 8001afc:	4b64      	ldr	r3, [pc, #400]	@ (8001c90 <main+0x2ac>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
	  error_area = 0;
 8001b02:	4b64      	ldr	r3, [pc, #400]	@ (8001c94 <main+0x2b0>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]

	  // motor drive here
	  OLED_Clear();
 8001b08:	f000 feee 	bl	80028e8 <OLED_Clear>
	  //sprintf(buf, "%4d", target_angle);//Hall Sensor = 26 poles/13 pulses, DC motor = 20x13 = 260 pulse per revolution
	  //OLED_ShowString(60, 0, buf);

	  //OLED_ShowString(15, 40, "Press User"); // show message on OLED display at line 40)
	  //OLED_ShowString(0, 50, "button to stop"); // show message on OLED display at line 50)
	  OLED_Refresh_Gram();
 8001b0c:	f000 feb4 	bl	8002878 <OLED_Refresh_Gram>

	  Kp = 5;   // range: 1 to 10
 8001b10:	4b61      	ldr	r3, [pc, #388]	@ (8001c98 <main+0x2b4>)
 8001b12:	2205      	movs	r2, #5
 8001b14:	801a      	strh	r2, [r3, #0]
	  Ki = 3;   // range 0 to 3
 8001b16:	4b61      	ldr	r3, [pc, #388]	@ (8001c9c <main+0x2b8>)
 8001b18:	4a61      	ldr	r2, [pc, #388]	@ (8001ca0 <main+0x2bc>)
 8001b1a:	601a      	str	r2, [r3, #0]
	  Kd = 1;   // range: 0 to 3
 8001b1c:	4b61      	ldr	r3, [pc, #388]	@ (8001ca4 <main+0x2c0>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	801a      	strh	r2, [r3, #0]

	  if (target_angle > 0)  // Determine rotation direction)
 8001b22:	4b59      	ldr	r3, [pc, #356]	@ (8001c88 <main+0x2a4>)
 8001b24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	dd03      	ble.n	8001b34 <main+0x150>
		 direction = 0;
 8001b2c:	4b5e      	ldr	r3, [pc, #376]	@ (8001ca8 <main+0x2c4>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	801a      	strh	r2, [r3, #0]
 8001b32:	e002      	b.n	8001b3a <main+0x156>
	  else
		 direction = 1;
 8001b34:	4b5c      	ldr	r3, [pc, #368]	@ (8001ca8 <main+0x2c4>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	801a      	strh	r2, [r3, #0]

	  start = 1; // do a step response upon reset and power up
 8001b3a:	4b51      	ldr	r3, [pc, #324]	@ (8001c80 <main+0x29c>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	601a      	str	r2, [r3, #0]
	  MotorDrive_enable(); // enable PWM needed to drive MotroDrive A and D
 8001b40:	f7ff fb16 	bl	8001170 <MotorDrive_enable>
	  millisOld = HAL_GetTick(); // get time value before starting - for PID
 8001b44:	f001 fcde 	bl	8003504 <HAL_GetTick>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	4b57      	ldr	r3, [pc, #348]	@ (8001cac <main+0x2c8>)
 8001b4e:	601a      	str	r2, [r3, #0]
//		  while (start==0){ //wait for the User PB to be pressed
//			  HAL_Delay(500);
//			  millisOld = HAL_GetTick(); // get time value before starting - for PID
//			  }

		  uint32_t now = HAL_GetTick();
 8001b50:	f001 fcd8 	bl	8003504 <HAL_GetTick>
 8001b54:	65f8      	str	r0, [r7, #92]	@ 0x5c

		  if (now - last_mode_tick >= MODE_INTERVAL_MS)
 8001b56:	4b56      	ldr	r3, [pc, #344]	@ (8001cb0 <main+0x2cc>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d313      	bcc.n	8001b8e <main+0x1aa>
		  {
		      last_mode_tick = now;
 8001b66:	4a52      	ldr	r2, [pc, #328]	@ (8001cb0 <main+0x2cc>)
 8001b68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b6a:	6013      	str	r3, [r2, #0]

		      mode++;
 8001b6c:	4b51      	ldr	r3, [pc, #324]	@ (8001cb4 <main+0x2d0>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	3301      	adds	r3, #1
 8001b72:	4a50      	ldr	r2, [pc, #320]	@ (8001cb4 <main+0x2d0>)
 8001b74:	6013      	str	r3, [r2, #0]
		      if (mode > 18)
 8001b76:	4b4f      	ldr	r3, [pc, #316]	@ (8001cb4 <main+0x2d0>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2b12      	cmp	r3, #18
 8001b7c:	dd02      	ble.n	8001b84 <main+0x1a0>
		          mode = 0;
 8001b7e:	4b4d      	ldr	r3, [pc, #308]	@ (8001cb4 <main+0x2d0>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]

		      Apply_Mode(mode);
 8001b84:	4b4b      	ldr	r3, [pc, #300]	@ (8001cb4 <main+0x2d0>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff fd2b 	bl	80015e4 <Apply_Mode>
		  }


		  pwmVal = PID_Control(); // call the PID control loop calculation
 8001b8e:	f7ff fbef 	bl	8001370 <PID_Control>
 8001b92:	4603      	mov	r3, r0
 8001b94:	461a      	mov	r2, r3
 8001b96:	4b48      	ldr	r3, [pc, #288]	@ (8001cb8 <main+0x2d4>)
 8001b98:	601a      	str	r2, [r3, #0]
		  //pwmVal = 600;          // this will overwrite PID control above
		  //error = 5;              // to overwrite control loop checking


		  int32_t pwm = pwmVal;
 8001b9a:	4b47      	ldr	r3, [pc, #284]	@ (8001cb8 <main+0x2d4>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		  if (pwm < 0) pwm = -pwm;        // abs()
 8001ba0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	da02      	bge.n	8001bac <main+0x1c8>
 8001ba6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ba8:	425b      	negs	r3, r3
 8001baa:	66fb      	str	r3, [r7, #108]	@ 0x6c
		  if (pwm > pwmMax) pwm = pwmMax; // clamp
 8001bac:	4b43      	ldr	r3, [pc, #268]	@ (8001cbc <main+0x2d8>)
 8001bae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	dd03      	ble.n	8001bc2 <main+0x1de>
 8001bba:	4b40      	ldr	r3, [pc, #256]	@ (8001cbc <main+0x2d8>)
 8001bbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
//		      Motor_reverse(pwm_A);    // Motor A
//		      MotorD_reverse(pwm_D);   // Motor D
//		  }

		  // Calculate separate speeds for A and D
		  int32_t pwm_A = (int32_t)(pwm * motor_A_speed_factor);
 8001bc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bc4:	ee07 3a90 	vmov	s15, r3
 8001bc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bcc:	4b3c      	ldr	r3, [pc, #240]	@ (8001cc0 <main+0x2dc>)
 8001bce:	edd3 7a00 	vldr	s15, [r3]
 8001bd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bda:	ee17 3a90 	vmov	r3, s15
 8001bde:	66bb      	str	r3, [r7, #104]	@ 0x68
		  int32_t pwm_D = (int32_t)(pwm * motor_D_speed_factor);
 8001be0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001be2:	ee07 3a90 	vmov	s15, r3
 8001be6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bea:	4b36      	ldr	r3, [pc, #216]	@ (8001cc4 <main+0x2e0>)
 8001bec:	edd3 7a00 	vldr	s15, [r3]
 8001bf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bf4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bf8:	ee17 3a90 	vmov	r3, s15
 8001bfc:	667b      	str	r3, [r7, #100]	@ 0x64

		  if (pwm_A > pwmMax) pwm_A = pwmMax;
 8001bfe:	4b2f      	ldr	r3, [pc, #188]	@ (8001cbc <main+0x2d8>)
 8001c00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c04:	461a      	mov	r2, r3
 8001c06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	dd03      	ble.n	8001c14 <main+0x230>
 8001c0c:	4b2b      	ldr	r3, [pc, #172]	@ (8001cbc <main+0x2d8>)
 8001c0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c12:	66bb      	str	r3, [r7, #104]	@ 0x68
		  if (pwm_D > pwmMax) pwm_D = pwmMax;
 8001c14:	4b29      	ldr	r3, [pc, #164]	@ (8001cbc <main+0x2d8>)
 8001c16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	dd03      	ble.n	8001c2a <main+0x246>
 8001c22:	4b26      	ldr	r3, [pc, #152]	@ (8001cbc <main+0x2d8>)
 8001c24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c28:	667b      	str	r3, [r7, #100]	@ 0x64

		  // Motors ALWAYS spin forward (ignore direction_state for motors)
		  if (motor_running == 0) {
 8001c2a:	4b27      	ldr	r3, [pc, #156]	@ (8001cc8 <main+0x2e4>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d102      	bne.n	8001c38 <main+0x254>
		      Motor_stop();  // Mode 0: STOP
 8001c32:	f7ff fb2f 	bl	8001294 <Motor_stop>
 8001c36:	e051      	b.n	8001cdc <main+0x2f8>
		  } else {
		      if (motor_direction == 0) {
 8001c38:	4b24      	ldr	r3, [pc, #144]	@ (8001ccc <main+0x2e8>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d147      	bne.n	8001cd0 <main+0x2ec>
		          Motor_reverse(pwm_A);
 8001c40:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8001c42:	f7ff fb7d 	bl	8001340 <Motor_reverse>
		          MotorD_reverse(pwm_D);
 8001c46:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001c48:	f7ff fac6 	bl	80011d8 <MotorD_reverse>
 8001c4c:	e046      	b.n	8001cdc <main+0x2f8>
 8001c4e:	bf00      	nop
 8001c50:	200002bc 	.word	0x200002bc
 8001c54:	20000394 	.word	0x20000394
 8001c58:	20000028 	.word	0x20000028
 8001c5c:	7e07e07f 	.word	0x7e07e07f
 8001c60:	200005a0 	.word	0x200005a0
 8001c64:	20000554 	.word	0x20000554
 8001c68:	08009884 	.word	0x08009884
 8001c6c:	08009890 	.word	0x08009890
 8001c70:	0800989c 	.word	0x0800989c
 8001c74:	080098b8 	.word	0x080098b8
 8001c78:	200004f8 	.word	0x200004f8
 8001c7c:	200004b4 	.word	0x200004b4
 8001c80:	20000558 	.word	0x20000558
 8001c84:	2000057e 	.word	0x2000057e
 8001c88:	20000580 	.word	0x20000580
 8001c8c:	20000584 	.word	0x20000584
 8001c90:	2000058c 	.word	0x2000058c
 8001c94:	20000588 	.word	0x20000588
 8001c98:	200005a4 	.word	0x200005a4
 8001c9c:	200005a8 	.word	0x200005a8
 8001ca0:	40400000 	.word	0x40400000
 8001ca4:	200005a6 	.word	0x200005a6
 8001ca8:	20000582 	.word	0x20000582
 8001cac:	20000598 	.word	0x20000598
 8001cb0:	20000548 	.word	0x20000548
 8001cb4:	2000053c 	.word	0x2000053c
 8001cb8:	2000055c 	.word	0x2000055c
 8001cbc:	2000002a 	.word	0x2000002a
 8001cc0:	20000004 	.word	0x20000004
 8001cc4:	20000000 	.word	0x20000000
 8001cc8:	20000544 	.word	0x20000544
 8001ccc:	20000540 	.word	0x20000540
//		      else if (motor_direction == 2) {
//		      		          Motor_reverse(pwm_A);
//		      		        MotorD_forward(pwm_D);
//		      		      } //crab turn
		      else {
		          Motor_forward(pwm_A);
 8001cd0:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8001cd2:	f7ff fb1d 	bl	8001310 <Motor_forward>
		          MotorD_forward(pwm_D);
 8001cd6:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001cd8:	f7ff fa92 	bl	8001200 <MotorD_forward>
		      }
		  }
//
		  if (abs(error) <= 3){ // error is not more than 3 deg - assume steady state
 8001cdc:	4b32      	ldr	r3, [pc, #200]	@ (8001da8 <main+0x3c4>)
 8001cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	bfb8      	it	lt
 8001ce6:	425b      	neglt	r3, r3
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	2b03      	cmp	r3, #3
 8001cec:	d822      	bhi.n	8001d34 <main+0x350>
			  err++; // to keep track how long it has reached steady state
 8001cee:	4b2f      	ldr	r3, [pc, #188]	@ (8001dac <main+0x3c8>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	4a2d      	ldr	r2, [pc, #180]	@ (8001dac <main+0x3c8>)
 8001cf6:	6013      	str	r3, [r2, #0]
			  angle = (int)(position*360/260);  //calculate the angle
 8001cf8:	4b2d      	ldr	r3, [pc, #180]	@ (8001db0 <main+0x3cc>)
 8001cfa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cfe:	461a      	mov	r2, r3
 8001d00:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8001d04:	fb02 f303 	mul.w	r3, r2, r3
 8001d08:	4a2a      	ldr	r2, [pc, #168]	@ (8001db4 <main+0x3d0>)
 8001d0a:	fb82 1203 	smull	r1, r2, r2, r3
 8001d0e:	11d2      	asrs	r2, r2, #7
 8001d10:	17db      	asrs	r3, r3, #31
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	b21a      	sxth	r2, r3
 8001d16:	4b28      	ldr	r3, [pc, #160]	@ (8001db8 <main+0x3d4>)
 8001d18:	801a      	strh	r2, [r3, #0]
			  error = target_angle - angle; // calculate the error
 8001d1a:	4b28      	ldr	r3, [pc, #160]	@ (8001dbc <main+0x3d8>)
 8001d1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	4b25      	ldr	r3, [pc, #148]	@ (8001db8 <main+0x3d4>)
 8001d24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	b21a      	sxth	r2, r3
 8001d30:	4b1d      	ldr	r3, [pc, #116]	@ (8001da8 <main+0x3c4>)
 8001d32:	801a      	strh	r2, [r3, #0]
			  }

		  serial_uart(); // send the various data to the serial port for display
 8001d34:	f7ff fd5c 	bl	80017f0 <serial_uart>

		  if (err > 5) { // error has settled to within the acceptance ranges
 8001d38:	4b1c      	ldr	r3, [pc, #112]	@ (8001dac <main+0x3c8>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b05      	cmp	r3, #5
 8001d3e:	dd10      	ble.n	8001d62 <main+0x37e>
		          // Optional: Add buzzer feedback when target reached
		          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer On
 8001d40:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d44:	481e      	ldr	r0, [pc, #120]	@ (8001dc0 <main+0x3dc>)
 8001d46:	f001 ff66 	bl	8003c16 <HAL_GPIO_TogglePin>
		          HAL_Delay(500);
 8001d4a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d4e:	f001 fbe5 	bl	800351c <HAL_Delay>
		          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer Off
 8001d52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d56:	481a      	ldr	r0, [pc, #104]	@ (8001dc0 <main+0x3dc>)
 8001d58:	f001 ff5d 	bl	8003c16 <HAL_GPIO_TogglePin>
		          err = 0; // Reset error counter to continue running
 8001d5c:	4b13      	ldr	r3, [pc, #76]	@ (8001dac <main+0x3c8>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
//				  "FWD+LEFT      ",
//				  "FWD+RIGHT     ",
//				  "REV+STRAIGHT  ",
//				  "REV+LEFT      ",
//				  "REV+RIGHT     "};
		  const char* mode_names[] = {
 8001d62:	4a18      	ldr	r2, [pc, #96]	@ (8001dc4 <main+0x3e0>)
 8001d64:	1d3b      	adds	r3, r7, #4
 8001d66:	4611      	mov	r1, r2
 8001d68:	224c      	movs	r2, #76	@ 0x4c
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f005 fd0b 	bl	8007786 <memcpy>
						  "16 ",
						  "17 ",
						  "18 "

		  				  	  	  };
		  sprintf(buf, "Mode: %d", mode);
 8001d70:	4b15      	ldr	r3, [pc, #84]	@ (8001dc8 <main+0x3e4>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	461a      	mov	r2, r3
 8001d76:	4915      	ldr	r1, [pc, #84]	@ (8001dcc <main+0x3e8>)
 8001d78:	4815      	ldr	r0, [pc, #84]	@ (8001dd0 <main+0x3ec>)
 8001d7a:	f005 fc1f 	bl	80075bc <siprintf>
		  OLED_ShowString(0, 20, buf);
 8001d7e:	4a14      	ldr	r2, [pc, #80]	@ (8001dd0 <main+0x3ec>)
 8001d80:	2114      	movs	r1, #20
 8001d82:	2000      	movs	r0, #0
 8001d84:	f000 fea2 	bl	8002acc <OLED_ShowString>

		  OLED_ShowString(0, 30, mode_names[mode]);
 8001d88:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc8 <main+0x3e4>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	3370      	adds	r3, #112	@ 0x70
 8001d90:	443b      	add	r3, r7
 8001d92:	f853 3c6c 	ldr.w	r3, [r3, #-108]
 8001d96:	461a      	mov	r2, r3
 8001d98:	211e      	movs	r1, #30
 8001d9a:	2000      	movs	r0, #0
 8001d9c:	f000 fe96 	bl	8002acc <OLED_ShowString>

		  OLED_Refresh_Gram();
 8001da0:	f000 fd6a 	bl	8002878 <OLED_Refresh_Gram>
	  while (1){
 8001da4:	e6d4      	b.n	8001b50 <main+0x16c>
 8001da6:	bf00      	nop
 8001da8:	20000584 	.word	0x20000584
 8001dac:	20000564 	.word	0x20000564
 8001db0:	2000057c 	.word	0x2000057c
 8001db4:	7e07e07f 	.word	0x7e07e07f
 8001db8:	2000057e 	.word	0x2000057e
 8001dbc:	20000580 	.word	0x20000580
 8001dc0:	40020400 	.word	0x40020400
 8001dc4:	08009910 	.word	0x08009910
 8001dc8:	2000053c 	.word	0x2000053c
 8001dcc:	080098ac 	.word	0x080098ac
 8001dd0:	20000568 	.word	0x20000568

08001dd4 <SystemClock_Config>:
	/**
	  * @brief System Clock Configuration
	  * @retval None
	  */
	void SystemClock_Config(void)
	{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b094      	sub	sp, #80	@ 0x50
 8001dd8:	af00      	add	r7, sp, #0
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dda:	f107 0320 	add.w	r3, r7, #32
 8001dde:	2230      	movs	r2, #48	@ 0x30
 8001de0:	2100      	movs	r1, #0
 8001de2:	4618      	mov	r0, r3
 8001de4:	f005 fc4f 	bl	8007686 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001de8:	f107 030c 	add.w	r3, r7, #12
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	60da      	str	r2, [r3, #12]
 8001df6:	611a      	str	r2, [r3, #16]

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_RCC_PWR_CLK_ENABLE();
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	4b27      	ldr	r3, [pc, #156]	@ (8001e9c <SystemClock_Config+0xc8>)
 8001dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e00:	4a26      	ldr	r2, [pc, #152]	@ (8001e9c <SystemClock_Config+0xc8>)
 8001e02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e06:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e08:	4b24      	ldr	r3, [pc, #144]	@ (8001e9c <SystemClock_Config+0xc8>)
 8001e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68bb      	ldr	r3, [r7, #8]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e14:	2300      	movs	r3, #0
 8001e16:	607b      	str	r3, [r7, #4]
 8001e18:	4b21      	ldr	r3, [pc, #132]	@ (8001ea0 <SystemClock_Config+0xcc>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a20      	ldr	r2, [pc, #128]	@ (8001ea0 <SystemClock_Config+0xcc>)
 8001e1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e22:	6013      	str	r3, [r2, #0]
 8001e24:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea0 <SystemClock_Config+0xcc>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e2c:	607b      	str	r3, [r7, #4]
 8001e2e:	687b      	ldr	r3, [r7, #4]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e30:	2301      	movs	r3, #1
 8001e32:	623b      	str	r3, [r7, #32]
	  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e38:	627b      	str	r3, [r7, #36]	@ 0x24
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	63bb      	str	r3, [r7, #56]	@ 0x38
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e3e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e44:	2304      	movs	r3, #4
 8001e46:	643b      	str	r3, [r7, #64]	@ 0x40
	  RCC_OscInitStruct.PLL.PLLN = 72;
 8001e48:	2348      	movs	r3, #72	@ 0x48
 8001e4a:	647b      	str	r3, [r7, #68]	@ 0x44
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
	  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e50:	2304      	movs	r3, #4
 8001e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e54:	f107 0320 	add.w	r3, r7, #32
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f002 f87b 	bl	8003f54 <HAL_RCC_OscConfig>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <SystemClock_Config+0x94>
	  {
		Error_Handler();
 8001e64:	f000 fcb4 	bl	80027d0 <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e68:	230f      	movs	r3, #15
 8001e6a:	60fb      	str	r3, [r7, #12]
								  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e78:	61bb      	str	r3, [r7, #24]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61fb      	str	r3, [r7, #28]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e7e:	f107 030c 	add.w	r3, r7, #12
 8001e82:	2102      	movs	r1, #2
 8001e84:	4618      	mov	r0, r3
 8001e86:	f002 fadd 	bl	8004444 <HAL_RCC_ClockConfig>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <SystemClock_Config+0xc0>
	  {
		Error_Handler();
 8001e90:	f000 fc9e 	bl	80027d0 <Error_Handler>
	  }
	}
 8001e94:	bf00      	nop
 8001e96:	3750      	adds	r7, #80	@ 0x50
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40007000 	.word	0x40007000

08001ea4 <MX_I2C2_Init>:
	  * @brief I2C2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_I2C2_Init(void)
	{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C2_Init 0 */

	  /* USER CODE BEGIN I2C2_Init 1 */

	  /* USER CODE END I2C2_Init 1 */
	  hi2c2.Instance = I2C2;
 8001ea8:	4b12      	ldr	r3, [pc, #72]	@ (8001ef4 <MX_I2C2_Init+0x50>)
 8001eaa:	4a13      	ldr	r2, [pc, #76]	@ (8001ef8 <MX_I2C2_Init+0x54>)
 8001eac:	601a      	str	r2, [r3, #0]
	  hi2c2.Init.ClockSpeed = 100000;
 8001eae:	4b11      	ldr	r3, [pc, #68]	@ (8001ef4 <MX_I2C2_Init+0x50>)
 8001eb0:	4a12      	ldr	r2, [pc, #72]	@ (8001efc <MX_I2C2_Init+0x58>)
 8001eb2:	605a      	str	r2, [r3, #4]
	  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef4 <MX_I2C2_Init+0x50>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
	  hi2c2.Init.OwnAddress1 = 0;
 8001eba:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef4 <MX_I2C2_Init+0x50>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	60da      	str	r2, [r3, #12]
	  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef4 <MX_I2C2_Init+0x50>)
 8001ec2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ec6:	611a      	str	r2, [r3, #16]
	  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef4 <MX_I2C2_Init+0x50>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	615a      	str	r2, [r3, #20]
	  hi2c2.Init.OwnAddress2 = 0;
 8001ece:	4b09      	ldr	r3, [pc, #36]	@ (8001ef4 <MX_I2C2_Init+0x50>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]
	  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ed4:	4b07      	ldr	r3, [pc, #28]	@ (8001ef4 <MX_I2C2_Init+0x50>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	61da      	str	r2, [r3, #28]
	  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001eda:	4b06      	ldr	r3, [pc, #24]	@ (8001ef4 <MX_I2C2_Init+0x50>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001ee0:	4804      	ldr	r0, [pc, #16]	@ (8001ef4 <MX_I2C2_Init+0x50>)
 8001ee2:	f001 fecb 	bl	8003c7c <HAL_I2C_Init>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_I2C2_Init+0x4c>
	  {
		Error_Handler();
 8001eec:	f000 fc70 	bl	80027d0 <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C2_Init 2 */

	  /* USER CODE END I2C2_Init 2 */

	}
 8001ef0:	bf00      	nop
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000220 	.word	0x20000220
 8001ef8:	40005800 	.word	0x40005800
 8001efc:	000186a0 	.word	0x000186a0

08001f00 <MX_TIM1_Init>:
	  * @brief TIM1 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM1_Init(void)
	{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b096      	sub	sp, #88	@ 0x58
 8001f04:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM1_Init 0 */

	  /* USER CODE END TIM1_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f06:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f14:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	605a      	str	r2, [r3, #4]
 8001f28:	609a      	str	r2, [r3, #8]
 8001f2a:	60da      	str	r2, [r3, #12]
 8001f2c:	611a      	str	r2, [r3, #16]
 8001f2e:	615a      	str	r2, [r3, #20]
 8001f30:	619a      	str	r2, [r3, #24]
	  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f32:	1d3b      	adds	r3, r7, #4
 8001f34:	2220      	movs	r2, #32
 8001f36:	2100      	movs	r1, #0
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f005 fba4 	bl	8007686 <memset>

	  /* USER CODE BEGIN TIM1_Init 1 */

	  /* USER CODE END TIM1_Init 1 */
	  htim1.Instance = TIM1;
 8001f3e:	4b51      	ldr	r3, [pc, #324]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001f40:	4a51      	ldr	r2, [pc, #324]	@ (8002088 <MX_TIM1_Init+0x188>)
 8001f42:	601a      	str	r2, [r3, #0]
	  htim1.Init.Prescaler = 0;
 8001f44:	4b4f      	ldr	r3, [pc, #316]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	605a      	str	r2, [r3, #4]
	  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f4a:	4b4e      	ldr	r3, [pc, #312]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	609a      	str	r2, [r3, #8]
	  htim1.Init.Period = 7199;
 8001f50:	4b4c      	ldr	r3, [pc, #304]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001f52:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001f56:	60da      	str	r2, [r3, #12]
	  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f58:	4b4a      	ldr	r3, [pc, #296]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	611a      	str	r2, [r3, #16]
	  htim1.Init.RepetitionCounter = 0;
 8001f5e:	4b49      	ldr	r3, [pc, #292]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	615a      	str	r2, [r3, #20]
	  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f64:	4b47      	ldr	r3, [pc, #284]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f6a:	4846      	ldr	r0, [pc, #280]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001f6c:	f002 fc8a 	bl	8004884 <HAL_TIM_Base_Init>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_TIM1_Init+0x7a>
	  {
		Error_Handler();
 8001f76:	f000 fc2b 	bl	80027d0 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f7e:	64bb      	str	r3, [r7, #72]	@ 0x48
	  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f80:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f84:	4619      	mov	r1, r3
 8001f86:	483f      	ldr	r0, [pc, #252]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001f88:	f003 f90a 	bl	80051a0 <HAL_TIM_ConfigClockSource>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_TIM1_Init+0x96>
	  {
		Error_Handler();
 8001f92:	f000 fc1d 	bl	80027d0 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f96:	483b      	ldr	r0, [pc, #236]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001f98:	f002 fcc3 	bl	8004922 <HAL_TIM_PWM_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_TIM1_Init+0xa6>
	  {
		Error_Handler();
 8001fa2:	f000 fc15 	bl	80027d0 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	643b      	str	r3, [r7, #64]	@ 0x40
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001faa:	2300      	movs	r3, #0
 8001fac:	647b      	str	r3, [r7, #68]	@ 0x44
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fae:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4833      	ldr	r0, [pc, #204]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001fb6:	f003 fcf3 	bl	80059a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_TIM1_Init+0xc4>
	  {
		Error_Handler();
 8001fc0:	f000 fc06 	bl	80027d0 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fc4:	2360      	movs	r3, #96	@ 0x60
 8001fc6:	627b      	str	r3, [r7, #36]	@ 0x24
	  sConfigOC.Pulse = 0;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	62bb      	str	r3, [r7, #40]	@ 0x28
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	633b      	str	r3, [r7, #48]	@ 0x30
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	637b      	str	r3, [r7, #52]	@ 0x34
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	63bb      	str	r3, [r7, #56]	@ 0x38
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fe0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4826      	ldr	r0, [pc, #152]	@ (8002084 <MX_TIM1_Init+0x184>)
 8001fea:	f003 f817 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_TIM1_Init+0xf8>
	  {
		Error_Handler();
 8001ff4:	f000 fbec 	bl	80027d0 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ff8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ffc:	2204      	movs	r2, #4
 8001ffe:	4619      	mov	r1, r3
 8002000:	4820      	ldr	r0, [pc, #128]	@ (8002084 <MX_TIM1_Init+0x184>)
 8002002:	f003 f80b 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <MX_TIM1_Init+0x110>
	  {
		Error_Handler();
 800200c:	f000 fbe0 	bl	80027d0 <Error_Handler>
	  }
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002010:	2302      	movs	r3, #2
 8002012:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002014:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002018:	2208      	movs	r2, #8
 800201a:	4619      	mov	r1, r3
 800201c:	4819      	ldr	r0, [pc, #100]	@ (8002084 <MX_TIM1_Init+0x184>)
 800201e:	f002 fffd 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_TIM1_Init+0x12c>
	  {
		Error_Handler();
 8002028:	f000 fbd2 	bl	80027d0 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800202c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002030:	220c      	movs	r2, #12
 8002032:	4619      	mov	r1, r3
 8002034:	4813      	ldr	r0, [pc, #76]	@ (8002084 <MX_TIM1_Init+0x184>)
 8002036:	f002 fff1 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_TIM1_Init+0x144>
	  {
		Error_Handler();
 8002040:	f000 fbc6 	bl	80027d0 <Error_Handler>
	  }
	  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002044:	2300      	movs	r3, #0
 8002046:	607b      	str	r3, [r7, #4]
	  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002048:	2300      	movs	r3, #0
 800204a:	60bb      	str	r3, [r7, #8]
	  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800204c:	2300      	movs	r3, #0
 800204e:	60fb      	str	r3, [r7, #12]
	  sBreakDeadTimeConfig.DeadTime = 0;
 8002050:	2300      	movs	r3, #0
 8002052:	613b      	str	r3, [r7, #16]
	  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002054:	2300      	movs	r3, #0
 8002056:	617b      	str	r3, [r7, #20]
	  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002058:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800205c:	61bb      	str	r3, [r7, #24]
	  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800205e:	2300      	movs	r3, #0
 8002060:	623b      	str	r3, [r7, #32]
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002062:	1d3b      	adds	r3, r7, #4
 8002064:	4619      	mov	r1, r3
 8002066:	4807      	ldr	r0, [pc, #28]	@ (8002084 <MX_TIM1_Init+0x184>)
 8002068:	f003 fd16 	bl	8005a98 <HAL_TIMEx_ConfigBreakDeadTime>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_TIM1_Init+0x176>
	  {
		Error_Handler();
 8002072:	f000 fbad 	bl	80027d0 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM1_Init 2 */

	  /* USER CODE END TIM1_Init 2 */
	  HAL_TIM_MspPostInit(&htim1);
 8002076:	4803      	ldr	r0, [pc, #12]	@ (8002084 <MX_TIM1_Init+0x184>)
 8002078:	f000 ff6c 	bl	8002f54 <HAL_TIM_MspPostInit>

	}
 800207c:	bf00      	nop
 800207e:	3758      	adds	r7, #88	@ 0x58
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	20000274 	.word	0x20000274
 8002088:	40010000 	.word	0x40010000

0800208c <MX_TIM2_Init>:
	  * @brief TIM2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM2_Init(void)
	{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08c      	sub	sp, #48	@ 0x30
 8002090:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM2_Init 0 */

	  /* USER CODE END TIM2_Init 0 */

	  TIM_Encoder_InitTypeDef sConfig = {0};
 8002092:	f107 030c 	add.w	r3, r7, #12
 8002096:	2224      	movs	r2, #36	@ 0x24
 8002098:	2100      	movs	r1, #0
 800209a:	4618      	mov	r0, r3
 800209c:	f005 faf3 	bl	8007686 <memset>
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020a0:	1d3b      	adds	r3, r7, #4
 80020a2:	2200      	movs	r2, #0
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM2_Init 1 */

	  /* USER CODE END TIM2_Init 1 */
	  htim2.Instance = TIM2;
 80020a8:	4b21      	ldr	r3, [pc, #132]	@ (8002130 <MX_TIM2_Init+0xa4>)
 80020aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020ae:	601a      	str	r2, [r3, #0]
	  htim2.Init.Prescaler = 0;
 80020b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002130 <MX_TIM2_Init+0xa4>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	605a      	str	r2, [r3, #4]
	  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002130 <MX_TIM2_Init+0xa4>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	609a      	str	r2, [r3, #8]
	  htim2.Init.Period = 65535;
 80020bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002130 <MX_TIM2_Init+0xa4>)
 80020be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020c2:	60da      	str	r2, [r3, #12]
	  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002130 <MX_TIM2_Init+0xa4>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	611a      	str	r2, [r3, #16]
	  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ca:	4b19      	ldr	r3, [pc, #100]	@ (8002130 <MX_TIM2_Init+0xa4>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	619a      	str	r2, [r3, #24]
	  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80020d0:	2301      	movs	r3, #1
 80020d2:	60fb      	str	r3, [r7, #12]
	  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020d4:	2300      	movs	r3, #0
 80020d6:	613b      	str	r3, [r7, #16]
	  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020d8:	2301      	movs	r3, #1
 80020da:	617b      	str	r3, [r7, #20]
	  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020dc:	2300      	movs	r3, #0
 80020de:	61bb      	str	r3, [r7, #24]
	  sConfig.IC1Filter = 0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	61fb      	str	r3, [r7, #28]
	  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020e4:	2300      	movs	r3, #0
 80020e6:	623b      	str	r3, [r7, #32]
	  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020e8:	2301      	movs	r3, #1
 80020ea:	627b      	str	r3, [r7, #36]	@ 0x24
	  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020ec:	2300      	movs	r3, #0
 80020ee:	62bb      	str	r3, [r7, #40]	@ 0x28
	  sConfig.IC2Filter = 0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80020f4:	f107 030c 	add.w	r3, r7, #12
 80020f8:	4619      	mov	r1, r3
 80020fa:	480d      	ldr	r0, [pc, #52]	@ (8002130 <MX_TIM2_Init+0xa4>)
 80020fc:	f002 fd32 	bl	8004b64 <HAL_TIM_Encoder_Init>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <MX_TIM2_Init+0x7e>
	  {
		Error_Handler();
 8002106:	f000 fb63 	bl	80027d0 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210e:	2300      	movs	r3, #0
 8002110:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002112:	1d3b      	adds	r3, r7, #4
 8002114:	4619      	mov	r1, r3
 8002116:	4806      	ldr	r0, [pc, #24]	@ (8002130 <MX_TIM2_Init+0xa4>)
 8002118:	f003 fc42 	bl	80059a0 <HAL_TIMEx_MasterConfigSynchronization>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM2_Init+0x9a>
	  {
		Error_Handler();
 8002122:	f000 fb55 	bl	80027d0 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM2_Init 2 */

	  /* USER CODE END TIM2_Init 2 */

	}
 8002126:	bf00      	nop
 8002128:	3730      	adds	r7, #48	@ 0x30
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	200002bc 	.word	0x200002bc

08002134 <MX_TIM3_Init>:
	  * @brief TIM3 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM3_Init(void)
	{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08e      	sub	sp, #56	@ 0x38
 8002138:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM3_Init 0 */

	  /* USER CODE END TIM3_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800213a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	605a      	str	r2, [r3, #4]
 8002144:	609a      	str	r2, [r3, #8]
 8002146:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002148:	f107 0320 	add.w	r3, r7, #32
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002152:	1d3b      	adds	r3, r7, #4
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]
 8002160:	615a      	str	r2, [r3, #20]
 8002162:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM3_Init 1 */

	  /* USER CODE END TIM3_Init 1 */
	  htim3.Instance = TIM3;
 8002164:	4b2d      	ldr	r3, [pc, #180]	@ (800221c <MX_TIM3_Init+0xe8>)
 8002166:	4a2e      	ldr	r2, [pc, #184]	@ (8002220 <MX_TIM3_Init+0xec>)
 8002168:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 720;
 800216a:	4b2c      	ldr	r3, [pc, #176]	@ (800221c <MX_TIM3_Init+0xe8>)
 800216c:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8002170:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002172:	4b2a      	ldr	r3, [pc, #168]	@ (800221c <MX_TIM3_Init+0xe8>)
 8002174:	2200      	movs	r2, #0
 8002176:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 2000;
 8002178:	4b28      	ldr	r3, [pc, #160]	@ (800221c <MX_TIM3_Init+0xe8>)
 800217a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800217e:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002180:	4b26      	ldr	r3, [pc, #152]	@ (800221c <MX_TIM3_Init+0xe8>)
 8002182:	2200      	movs	r2, #0
 8002184:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002186:	4b25      	ldr	r3, [pc, #148]	@ (800221c <MX_TIM3_Init+0xe8>)
 8002188:	2200      	movs	r2, #0
 800218a:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800218c:	4823      	ldr	r0, [pc, #140]	@ (800221c <MX_TIM3_Init+0xe8>)
 800218e:	f002 fb79 	bl	8004884 <HAL_TIM_Base_Init>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_TIM3_Init+0x68>
	  {
		Error_Handler();
 8002198:	f000 fb1a 	bl	80027d0 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800219c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021a0:	62bb      	str	r3, [r7, #40]	@ 0x28
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80021a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021a6:	4619      	mov	r1, r3
 80021a8:	481c      	ldr	r0, [pc, #112]	@ (800221c <MX_TIM3_Init+0xe8>)
 80021aa:	f002 fff9 	bl	80051a0 <HAL_TIM_ConfigClockSource>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM3_Init+0x84>
	  {
		Error_Handler();
 80021b4:	f000 fb0c 	bl	80027d0 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021b8:	4818      	ldr	r0, [pc, #96]	@ (800221c <MX_TIM3_Init+0xe8>)
 80021ba:	f002 fbb2 	bl	8004922 <HAL_TIM_PWM_Init>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_TIM3_Init+0x94>
	  {
		Error_Handler();
 80021c4:	f000 fb04 	bl	80027d0 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021c8:	2300      	movs	r3, #0
 80021ca:	623b      	str	r3, [r7, #32]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021cc:	2300      	movs	r3, #0
 80021ce:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021d0:	f107 0320 	add.w	r3, r7, #32
 80021d4:	4619      	mov	r1, r3
 80021d6:	4811      	ldr	r0, [pc, #68]	@ (800221c <MX_TIM3_Init+0xe8>)
 80021d8:	f003 fbe2 	bl	80059a0 <HAL_TIMEx_MasterConfigSynchronization>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <MX_TIM3_Init+0xb2>
	  {
		Error_Handler();
 80021e2:	f000 faf5 	bl	80027d0 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021e6:	2360      	movs	r3, #96	@ 0x60
 80021e8:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 0;
 80021ea:	2300      	movs	r3, #0
 80021ec:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	220c      	movs	r2, #12
 80021fa:	4619      	mov	r1, r3
 80021fc:	4807      	ldr	r0, [pc, #28]	@ (800221c <MX_TIM3_Init+0xe8>)
 80021fe:	f002 ff0d 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_TIM3_Init+0xd8>
	  {
		Error_Handler();
 8002208:	f000 fae2 	bl	80027d0 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM3_Init 2 */

	  /* USER CODE END TIM3_Init 2 */
	  HAL_TIM_MspPostInit(&htim3);
 800220c:	4803      	ldr	r0, [pc, #12]	@ (800221c <MX_TIM3_Init+0xe8>)
 800220e:	f000 fea1 	bl	8002f54 <HAL_TIM_MspPostInit>

	}
 8002212:	bf00      	nop
 8002214:	3738      	adds	r7, #56	@ 0x38
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000304 	.word	0x20000304
 8002220:	40000400 	.word	0x40000400

08002224 <MX_TIM4_Init>:
	  * @brief TIM4 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM4_Init(void)
	{
 8002224:	b580      	push	{r7, lr}
 8002226:	b08e      	sub	sp, #56	@ 0x38
 8002228:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM4_Init 0 */

	  /* USER CODE END TIM4_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800222a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800222e:	2200      	movs	r2, #0
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	605a      	str	r2, [r3, #4]
 8002234:	609a      	str	r2, [r3, #8]
 8002236:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002238:	f107 0320 	add.w	r3, r7, #32
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002242:	1d3b      	adds	r3, r7, #4
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]
 8002250:	615a      	str	r2, [r3, #20]
 8002252:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM4_Init 1 */

	  /* USER CODE END TIM4_Init 1 */
	  htim4.Instance = TIM4;
 8002254:	4b32      	ldr	r3, [pc, #200]	@ (8002320 <MX_TIM4_Init+0xfc>)
 8002256:	4a33      	ldr	r2, [pc, #204]	@ (8002324 <MX_TIM4_Init+0x100>)
 8002258:	601a      	str	r2, [r3, #0]
	  htim4.Init.Prescaler = 0;
 800225a:	4b31      	ldr	r3, [pc, #196]	@ (8002320 <MX_TIM4_Init+0xfc>)
 800225c:	2200      	movs	r2, #0
 800225e:	605a      	str	r2, [r3, #4]
	  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002260:	4b2f      	ldr	r3, [pc, #188]	@ (8002320 <MX_TIM4_Init+0xfc>)
 8002262:	2200      	movs	r2, #0
 8002264:	609a      	str	r2, [r3, #8]
	  htim4.Init.Period = 7199;
 8002266:	4b2e      	ldr	r3, [pc, #184]	@ (8002320 <MX_TIM4_Init+0xfc>)
 8002268:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800226c:	60da      	str	r2, [r3, #12]
	  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800226e:	4b2c      	ldr	r3, [pc, #176]	@ (8002320 <MX_TIM4_Init+0xfc>)
 8002270:	2200      	movs	r2, #0
 8002272:	611a      	str	r2, [r3, #16]
	  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002274:	4b2a      	ldr	r3, [pc, #168]	@ (8002320 <MX_TIM4_Init+0xfc>)
 8002276:	2200      	movs	r2, #0
 8002278:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800227a:	4829      	ldr	r0, [pc, #164]	@ (8002320 <MX_TIM4_Init+0xfc>)
 800227c:	f002 fb02 	bl	8004884 <HAL_TIM_Base_Init>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <MX_TIM4_Init+0x66>
	  {
		Error_Handler();
 8002286:	f000 faa3 	bl	80027d0 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800228a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800228e:	62bb      	str	r3, [r7, #40]	@ 0x28
	  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002290:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002294:	4619      	mov	r1, r3
 8002296:	4822      	ldr	r0, [pc, #136]	@ (8002320 <MX_TIM4_Init+0xfc>)
 8002298:	f002 ff82 	bl	80051a0 <HAL_TIM_ConfigClockSource>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_TIM4_Init+0x82>
	  {
		Error_Handler();
 80022a2:	f000 fa95 	bl	80027d0 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80022a6:	481e      	ldr	r0, [pc, #120]	@ (8002320 <MX_TIM4_Init+0xfc>)
 80022a8:	f002 fb3b 	bl	8004922 <HAL_TIM_PWM_Init>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_TIM4_Init+0x92>
	  {
		Error_Handler();
 80022b2:	f000 fa8d 	bl	80027d0 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022b6:	2300      	movs	r3, #0
 80022b8:	623b      	str	r3, [r7, #32]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ba:	2300      	movs	r3, #0
 80022bc:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022be:	f107 0320 	add.w	r3, r7, #32
 80022c2:	4619      	mov	r1, r3
 80022c4:	4816      	ldr	r0, [pc, #88]	@ (8002320 <MX_TIM4_Init+0xfc>)
 80022c6:	f003 fb6b 	bl	80059a0 <HAL_TIMEx_MasterConfigSynchronization>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <MX_TIM4_Init+0xb0>
	  {
		Error_Handler();
 80022d0:	f000 fa7e 	bl	80027d0 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022d4:	2360      	movs	r3, #96	@ 0x60
 80022d6:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 0;
 80022d8:	2300      	movs	r3, #0
 80022da:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80022dc:	2302      	movs	r3, #2
 80022de:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]
	  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022e4:	1d3b      	adds	r3, r7, #4
 80022e6:	2208      	movs	r2, #8
 80022e8:	4619      	mov	r1, r3
 80022ea:	480d      	ldr	r0, [pc, #52]	@ (8002320 <MX_TIM4_Init+0xfc>)
 80022ec:	f002 fe96 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM4_Init+0xd6>
	  {
		Error_Handler();
 80022f6:	f000 fa6b 	bl	80027d0 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80022fa:	1d3b      	adds	r3, r7, #4
 80022fc:	220c      	movs	r2, #12
 80022fe:	4619      	mov	r1, r3
 8002300:	4807      	ldr	r0, [pc, #28]	@ (8002320 <MX_TIM4_Init+0xfc>)
 8002302:	f002 fe8b 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_TIM4_Init+0xec>
	  {
		Error_Handler();
 800230c:	f000 fa60 	bl	80027d0 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM4_Init 2 */

	  /* USER CODE END TIM4_Init 2 */
	  HAL_TIM_MspPostInit(&htim4);
 8002310:	4803      	ldr	r0, [pc, #12]	@ (8002320 <MX_TIM4_Init+0xfc>)
 8002312:	f000 fe1f 	bl	8002f54 <HAL_TIM_MspPostInit>

	}
 8002316:	bf00      	nop
 8002318:	3738      	adds	r7, #56	@ 0x38
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	2000034c 	.word	0x2000034c
 8002324:	40000800 	.word	0x40000800

08002328 <MX_TIM5_Init>:
	  * @brief TIM5 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM5_Init(void)
	{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08c      	sub	sp, #48	@ 0x30
 800232c:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM5_Init 0 */

	  /* USER CODE END TIM5_Init 0 */

	  TIM_Encoder_InitTypeDef sConfig = {0};
 800232e:	f107 030c 	add.w	r3, r7, #12
 8002332:	2224      	movs	r2, #36	@ 0x24
 8002334:	2100      	movs	r1, #0
 8002336:	4618      	mov	r0, r3
 8002338:	f005 f9a5 	bl	8007686 <memset>
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800233c:	1d3b      	adds	r3, r7, #4
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM5_Init 1 */

	  /* USER CODE END TIM5_Init 1 */
	  htim5.Instance = TIM5;
 8002344:	4b20      	ldr	r3, [pc, #128]	@ (80023c8 <MX_TIM5_Init+0xa0>)
 8002346:	4a21      	ldr	r2, [pc, #132]	@ (80023cc <MX_TIM5_Init+0xa4>)
 8002348:	601a      	str	r2, [r3, #0]
	  htim5.Init.Prescaler = 0;
 800234a:	4b1f      	ldr	r3, [pc, #124]	@ (80023c8 <MX_TIM5_Init+0xa0>)
 800234c:	2200      	movs	r2, #0
 800234e:	605a      	str	r2, [r3, #4]
	  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002350:	4b1d      	ldr	r3, [pc, #116]	@ (80023c8 <MX_TIM5_Init+0xa0>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
	  htim5.Init.Period = 65535;
 8002356:	4b1c      	ldr	r3, [pc, #112]	@ (80023c8 <MX_TIM5_Init+0xa0>)
 8002358:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800235c:	60da      	str	r2, [r3, #12]
	  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800235e:	4b1a      	ldr	r3, [pc, #104]	@ (80023c8 <MX_TIM5_Init+0xa0>)
 8002360:	2200      	movs	r2, #0
 8002362:	611a      	str	r2, [r3, #16]
	  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002364:	4b18      	ldr	r3, [pc, #96]	@ (80023c8 <MX_TIM5_Init+0xa0>)
 8002366:	2200      	movs	r2, #0
 8002368:	619a      	str	r2, [r3, #24]
	  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800236a:	2301      	movs	r3, #1
 800236c:	60fb      	str	r3, [r7, #12]
	  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800236e:	2300      	movs	r3, #0
 8002370:	613b      	str	r3, [r7, #16]
	  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002372:	2301      	movs	r3, #1
 8002374:	617b      	str	r3, [r7, #20]
	  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002376:	2300      	movs	r3, #0
 8002378:	61bb      	str	r3, [r7, #24]
	  sConfig.IC1Filter = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	61fb      	str	r3, [r7, #28]
	  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800237e:	2300      	movs	r3, #0
 8002380:	623b      	str	r3, [r7, #32]
	  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002382:	2301      	movs	r3, #1
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
	  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002386:	2300      	movs	r3, #0
 8002388:	62bb      	str	r3, [r7, #40]	@ 0x28
	  sConfig.IC2Filter = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	4619      	mov	r1, r3
 8002394:	480c      	ldr	r0, [pc, #48]	@ (80023c8 <MX_TIM5_Init+0xa0>)
 8002396:	f002 fbe5 	bl	8004b64 <HAL_TIM_Encoder_Init>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_TIM5_Init+0x7c>
	  {
		Error_Handler();
 80023a0:	f000 fa16 	bl	80027d0 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023a4:	2300      	movs	r3, #0
 80023a6:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80023ac:	1d3b      	adds	r3, r7, #4
 80023ae:	4619      	mov	r1, r3
 80023b0:	4805      	ldr	r0, [pc, #20]	@ (80023c8 <MX_TIM5_Init+0xa0>)
 80023b2:	f003 faf5 	bl	80059a0 <HAL_TIMEx_MasterConfigSynchronization>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <MX_TIM5_Init+0x98>
	  {
		Error_Handler();
 80023bc:	f000 fa08 	bl	80027d0 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM5_Init 2 */

	  /* USER CODE END TIM5_Init 2 */

	}
 80023c0:	bf00      	nop
 80023c2:	3730      	adds	r7, #48	@ 0x30
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	20000394 	.word	0x20000394
 80023cc:	40000c00 	.word	0x40000c00

080023d0 <MX_TIM8_Init>:
	  * @brief TIM8 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM8_Init(void)
	{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM8_Init 0 */

	  /* USER CODE END TIM8_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023d6:	f107 0308 	add.w	r3, r7, #8
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	605a      	str	r2, [r3, #4]
 80023e0:	609a      	str	r2, [r3, #8]
 80023e2:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023e4:	463b      	mov	r3, r7
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM8_Init 1 */

	  /* USER CODE END TIM8_Init 1 */
	  htim8.Instance = TIM8;
 80023ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002468 <MX_TIM8_Init+0x98>)
 80023ee:	4a1f      	ldr	r2, [pc, #124]	@ (800246c <MX_TIM8_Init+0x9c>)
 80023f0:	601a      	str	r2, [r3, #0]
	  htim8.Init.Prescaler = 0;
 80023f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002468 <MX_TIM8_Init+0x98>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	605a      	str	r2, [r3, #4]
	  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002468 <MX_TIM8_Init+0x98>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	609a      	str	r2, [r3, #8]
	  htim8.Init.Period = 7199;
 80023fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002468 <MX_TIM8_Init+0x98>)
 8002400:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002404:	60da      	str	r2, [r3, #12]
	  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002406:	4b18      	ldr	r3, [pc, #96]	@ (8002468 <MX_TIM8_Init+0x98>)
 8002408:	2200      	movs	r2, #0
 800240a:	611a      	str	r2, [r3, #16]
	  htim8.Init.RepetitionCounter = 0;
 800240c:	4b16      	ldr	r3, [pc, #88]	@ (8002468 <MX_TIM8_Init+0x98>)
 800240e:	2200      	movs	r2, #0
 8002410:	615a      	str	r2, [r3, #20]
	  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002412:	4b15      	ldr	r3, [pc, #84]	@ (8002468 <MX_TIM8_Init+0x98>)
 8002414:	2200      	movs	r2, #0
 8002416:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002418:	4813      	ldr	r0, [pc, #76]	@ (8002468 <MX_TIM8_Init+0x98>)
 800241a:	f002 fa33 	bl	8004884 <HAL_TIM_Base_Init>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <MX_TIM8_Init+0x58>
	  {
		Error_Handler();
 8002424:	f000 f9d4 	bl	80027d0 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002428:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800242c:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800242e:	f107 0308 	add.w	r3, r7, #8
 8002432:	4619      	mov	r1, r3
 8002434:	480c      	ldr	r0, [pc, #48]	@ (8002468 <MX_TIM8_Init+0x98>)
 8002436:	f002 feb3 	bl	80051a0 <HAL_TIM_ConfigClockSource>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_TIM8_Init+0x74>
	  {
		Error_Handler();
 8002440:	f000 f9c6 	bl	80027d0 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002444:	2300      	movs	r3, #0
 8002446:	603b      	str	r3, [r7, #0]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002448:	2300      	movs	r3, #0
 800244a:	607b      	str	r3, [r7, #4]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800244c:	463b      	mov	r3, r7
 800244e:	4619      	mov	r1, r3
 8002450:	4805      	ldr	r0, [pc, #20]	@ (8002468 <MX_TIM8_Init+0x98>)
 8002452:	f003 faa5 	bl	80059a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_TIM8_Init+0x90>
	  {
		Error_Handler();
 800245c:	f000 f9b8 	bl	80027d0 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM8_Init 2 */

	  /* USER CODE END TIM8_Init 2 */

	}
 8002460:	bf00      	nop
 8002462:	3718      	adds	r7, #24
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	200003dc 	.word	0x200003dc
 800246c:	40010400 	.word	0x40010400

08002470 <MX_TIM11_Init>:
	  * @brief TIM11 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM11_Init(void)
	{
 8002470:	b580      	push	{r7, lr}
 8002472:	b088      	sub	sp, #32
 8002474:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM11_Init 0 */

	  /* USER CODE END TIM11_Init 0 */

	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002476:	1d3b      	adds	r3, r7, #4
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
 8002482:	611a      	str	r2, [r3, #16]
 8002484:	615a      	str	r2, [r3, #20]
 8002486:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM11_Init 1 */

	  /* USER CODE END TIM11_Init 1 */
	  htim11.Instance = TIM11;
 8002488:	4b1c      	ldr	r3, [pc, #112]	@ (80024fc <MX_TIM11_Init+0x8c>)
 800248a:	4a1d      	ldr	r2, [pc, #116]	@ (8002500 <MX_TIM11_Init+0x90>)
 800248c:	601a      	str	r2, [r3, #0]
	  htim11.Init.Prescaler = 0;
 800248e:	4b1b      	ldr	r3, [pc, #108]	@ (80024fc <MX_TIM11_Init+0x8c>)
 8002490:	2200      	movs	r2, #0
 8002492:	605a      	str	r2, [r3, #4]
	  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002494:	4b19      	ldr	r3, [pc, #100]	@ (80024fc <MX_TIM11_Init+0x8c>)
 8002496:	2200      	movs	r2, #0
 8002498:	609a      	str	r2, [r3, #8]
	  htim11.Init.Period = 7199;
 800249a:	4b18      	ldr	r3, [pc, #96]	@ (80024fc <MX_TIM11_Init+0x8c>)
 800249c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80024a0:	60da      	str	r2, [r3, #12]
	  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024a2:	4b16      	ldr	r3, [pc, #88]	@ (80024fc <MX_TIM11_Init+0x8c>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	611a      	str	r2, [r3, #16]
	  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a8:	4b14      	ldr	r3, [pc, #80]	@ (80024fc <MX_TIM11_Init+0x8c>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80024ae:	4813      	ldr	r0, [pc, #76]	@ (80024fc <MX_TIM11_Init+0x8c>)
 80024b0:	f002 f9e8 	bl	8004884 <HAL_TIM_Base_Init>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <MX_TIM11_Init+0x4e>
	  {
		Error_Handler();
 80024ba:	f000 f989 	bl	80027d0 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80024be:	480f      	ldr	r0, [pc, #60]	@ (80024fc <MX_TIM11_Init+0x8c>)
 80024c0:	f002 fa2f 	bl	8004922 <HAL_TIM_PWM_Init>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <MX_TIM11_Init+0x5e>
	  {
		Error_Handler();
 80024ca:	f000 f981 	bl	80027d0 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024ce:	2360      	movs	r3, #96	@ 0x60
 80024d0:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 0;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]
	  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024de:	1d3b      	adds	r3, r7, #4
 80024e0:	2200      	movs	r2, #0
 80024e2:	4619      	mov	r1, r3
 80024e4:	4805      	ldr	r0, [pc, #20]	@ (80024fc <MX_TIM11_Init+0x8c>)
 80024e6:	f002 fd99 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_TIM11_Init+0x84>
	  {
		Error_Handler();
 80024f0:	f000 f96e 	bl	80027d0 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM11_Init 2 */

	  /* USER CODE END TIM11_Init 2 */

	}
 80024f4:	bf00      	nop
 80024f6:	3720      	adds	r7, #32
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000424 	.word	0x20000424
 8002500:	40014800 	.word	0x40014800

08002504 <MX_TIM12_Init>:
	  * @brief TIM12 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM12_Init(void)
	{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08c      	sub	sp, #48	@ 0x30
 8002508:	af00      	add	r7, sp, #0
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800250a:	f107 0320 	add.w	r3, r7, #32
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
 8002516:	60da      	str	r2, [r3, #12]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002518:	1d3b      	adds	r3, r7, #4
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]
 8002520:	609a      	str	r2, [r3, #8]
 8002522:	60da      	str	r2, [r3, #12]
 8002524:	611a      	str	r2, [r3, #16]
 8002526:	615a      	str	r2, [r3, #20]
 8002528:	619a      	str	r2, [r3, #24]

	  htim12.Instance = TIM12;
 800252a:	4b26      	ldr	r3, [pc, #152]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 800252c:	4a26      	ldr	r2, [pc, #152]	@ (80025c8 <MX_TIM12_Init+0xc4>)
 800252e:	601a      	str	r2, [r3, #0]
	  htim12.Init.Prescaler = 71;           // Important!
 8002530:	4b24      	ldr	r3, [pc, #144]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 8002532:	2247      	movs	r2, #71	@ 0x47
 8002534:	605a      	str	r2, [r3, #4]
	  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002536:	4b23      	ldr	r3, [pc, #140]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 8002538:	2200      	movs	r2, #0
 800253a:	609a      	str	r2, [r3, #8]
	  htim12.Init.Period = 19999;           // Important! (20ms period)
 800253c:	4b21      	ldr	r3, [pc, #132]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 800253e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002542:	60da      	str	r2, [r3, #12]
	  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002544:	4b1f      	ldr	r3, [pc, #124]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 8002546:	2200      	movs	r2, #0
 8002548:	611a      	str	r2, [r3, #16]
	  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800254a:	4b1e      	ldr	r3, [pc, #120]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 800254c:	2200      	movs	r2, #0
 800254e:	619a      	str	r2, [r3, #24]

	  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002550:	481c      	ldr	r0, [pc, #112]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 8002552:	f002 f997 	bl	8004884 <HAL_TIM_Base_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_TIM12_Init+0x5c>
	  {
	    Error_Handler();
 800255c:	f000 f938 	bl	80027d0 <Error_Handler>
	  }

	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002560:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002564:	623b      	str	r3, [r7, #32]
	  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002566:	f107 0320 	add.w	r3, r7, #32
 800256a:	4619      	mov	r1, r3
 800256c:	4815      	ldr	r0, [pc, #84]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 800256e:	f002 fe17 	bl	80051a0 <HAL_TIM_ConfigClockSource>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <MX_TIM12_Init+0x78>
	  {
	    Error_Handler();
 8002578:	f000 f92a 	bl	80027d0 <Error_Handler>
	  }

	  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800257c:	4811      	ldr	r0, [pc, #68]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 800257e:	f002 f9d0 	bl	8004922 <HAL_TIM_PWM_Init>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <MX_TIM12_Init+0x88>
	  {
	    Error_Handler();
 8002588:	f000 f922 	bl	80027d0 <Error_Handler>
	  }

	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800258c:	2360      	movs	r3, #96	@ 0x60
 800258e:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 1500;                 // Initial position
 8002590:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002594:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800259a:	2300      	movs	r3, #0
 800259c:	617b      	str	r3, [r7, #20]

	  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800259e:	1d3b      	adds	r3, r7, #4
 80025a0:	2200      	movs	r2, #0
 80025a2:	4619      	mov	r1, r3
 80025a4:	4807      	ldr	r0, [pc, #28]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 80025a6:	f002 fd39 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <MX_TIM12_Init+0xb0>
	  {
	    Error_Handler();
 80025b0:	f000 f90e 	bl	80027d0 <Error_Handler>
	  }

	  HAL_TIM_MspPostInit(&htim12);
 80025b4:	4803      	ldr	r0, [pc, #12]	@ (80025c4 <MX_TIM12_Init+0xc0>)
 80025b6:	f000 fccd 	bl	8002f54 <HAL_TIM_MspPostInit>
	}
 80025ba:	bf00      	nop
 80025bc:	3730      	adds	r7, #48	@ 0x30
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	2000046c 	.word	0x2000046c
 80025c8:	40001800 	.word	0x40001800

080025cc <MX_USART2_UART_Init>:
	  * @brief USART2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART2_UART_Init(void)
	{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
	  /* USER CODE END USART2_Init 0 */

	  /* USER CODE BEGIN USART2_Init 1 */

	  /* USER CODE END USART2_Init 1 */
	  huart2.Instance = USART2;
 80025d0:	4b11      	ldr	r3, [pc, #68]	@ (8002618 <MX_USART2_UART_Init+0x4c>)
 80025d2:	4a12      	ldr	r2, [pc, #72]	@ (800261c <MX_USART2_UART_Init+0x50>)
 80025d4:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 9600;
 80025d6:	4b10      	ldr	r3, [pc, #64]	@ (8002618 <MX_USART2_UART_Init+0x4c>)
 80025d8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80025dc:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025de:	4b0e      	ldr	r3, [pc, #56]	@ (8002618 <MX_USART2_UART_Init+0x4c>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 80025e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002618 <MX_USART2_UART_Init+0x4c>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 80025ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002618 <MX_USART2_UART_Init+0x4c>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 80025f0:	4b09      	ldr	r3, [pc, #36]	@ (8002618 <MX_USART2_UART_Init+0x4c>)
 80025f2:	220c      	movs	r2, #12
 80025f4:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025f6:	4b08      	ldr	r3, [pc, #32]	@ (8002618 <MX_USART2_UART_Init+0x4c>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025fc:	4b06      	ldr	r3, [pc, #24]	@ (8002618 <MX_USART2_UART_Init+0x4c>)
 80025fe:	2200      	movs	r2, #0
 8002600:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002602:	4805      	ldr	r0, [pc, #20]	@ (8002618 <MX_USART2_UART_Init+0x4c>)
 8002604:	f003 faae 	bl	8005b64 <HAL_UART_Init>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <MX_USART2_UART_Init+0x46>
	  {
		Error_Handler();
 800260e:	f000 f8df 	bl	80027d0 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART2_Init 2 */

	  /* USER CODE END USART2_Init 2 */

	}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	200004b4 	.word	0x200004b4
 800261c:	40004400 	.word	0x40004400

08002620 <MX_USART3_UART_Init>:
	  * @brief USART3 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART3_UART_Init(void)
	{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
	  /* USER CODE END USART3_Init 0 */

	  /* USER CODE BEGIN USART3_Init 1 */

	  /* USER CODE END USART3_Init 1 */
	  huart3.Instance = USART3;
 8002624:	4b11      	ldr	r3, [pc, #68]	@ (800266c <MX_USART3_UART_Init+0x4c>)
 8002626:	4a12      	ldr	r2, [pc, #72]	@ (8002670 <MX_USART3_UART_Init+0x50>)
 8002628:	601a      	str	r2, [r3, #0]
	  huart3.Init.BaudRate = 115200;
 800262a:	4b10      	ldr	r3, [pc, #64]	@ (800266c <MX_USART3_UART_Init+0x4c>)
 800262c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002630:	605a      	str	r2, [r3, #4]
	  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002632:	4b0e      	ldr	r3, [pc, #56]	@ (800266c <MX_USART3_UART_Init+0x4c>)
 8002634:	2200      	movs	r2, #0
 8002636:	609a      	str	r2, [r3, #8]
	  huart3.Init.StopBits = UART_STOPBITS_1;
 8002638:	4b0c      	ldr	r3, [pc, #48]	@ (800266c <MX_USART3_UART_Init+0x4c>)
 800263a:	2200      	movs	r2, #0
 800263c:	60da      	str	r2, [r3, #12]
	  huart3.Init.Parity = UART_PARITY_NONE;
 800263e:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <MX_USART3_UART_Init+0x4c>)
 8002640:	2200      	movs	r2, #0
 8002642:	611a      	str	r2, [r3, #16]
	  huart3.Init.Mode = UART_MODE_TX_RX;
 8002644:	4b09      	ldr	r3, [pc, #36]	@ (800266c <MX_USART3_UART_Init+0x4c>)
 8002646:	220c      	movs	r2, #12
 8002648:	615a      	str	r2, [r3, #20]
	  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800264a:	4b08      	ldr	r3, [pc, #32]	@ (800266c <MX_USART3_UART_Init+0x4c>)
 800264c:	2200      	movs	r2, #0
 800264e:	619a      	str	r2, [r3, #24]
	  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002650:	4b06      	ldr	r3, [pc, #24]	@ (800266c <MX_USART3_UART_Init+0x4c>)
 8002652:	2200      	movs	r2, #0
 8002654:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002656:	4805      	ldr	r0, [pc, #20]	@ (800266c <MX_USART3_UART_Init+0x4c>)
 8002658:	f003 fa84 	bl	8005b64 <HAL_UART_Init>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <MX_USART3_UART_Init+0x46>
	  {
		Error_Handler();
 8002662:	f000 f8b5 	bl	80027d0 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART3_Init 2 */

	  /* USER CODE END USART3_Init 2 */

	}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	200004f8 	.word	0x200004f8
 8002670:	40004800 	.word	0x40004800

08002674 <MX_GPIO_Init>:
	  * @brief GPIO Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_GPIO_Init(void)
	{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08c      	sub	sp, #48	@ 0x30
 8002678:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800267a:	f107 031c 	add.w	r3, r7, #28
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]
 8002684:	609a      	str	r2, [r3, #8]
 8002686:	60da      	str	r2, [r3, #12]
 8002688:	611a      	str	r2, [r3, #16]

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	61bb      	str	r3, [r7, #24]
 800268e:	4b4c      	ldr	r3, [pc, #304]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002692:	4a4b      	ldr	r2, [pc, #300]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 8002694:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002698:	6313      	str	r3, [r2, #48]	@ 0x30
 800269a:	4b49      	ldr	r3, [pc, #292]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026a2:	61bb      	str	r3, [r7, #24]
 80026a4:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	4b45      	ldr	r3, [pc, #276]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ae:	4a44      	ldr	r2, [pc, #272]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 80026b0:	f043 0301 	orr.w	r3, r3, #1
 80026b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026b6:	4b42      	ldr	r3, [pc, #264]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	697b      	ldr	r3, [r7, #20]
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	613b      	str	r3, [r7, #16]
 80026c6:	4b3e      	ldr	r3, [pc, #248]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ca:	4a3d      	ldr	r2, [pc, #244]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 80026cc:	f043 0310 	orr.w	r3, r3, #16
 80026d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d2:	4b3b      	ldr	r3, [pc, #236]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d6:	f003 0310 	and.w	r3, r3, #16
 80026da:	613b      	str	r3, [r7, #16]
 80026dc:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	4b37      	ldr	r3, [pc, #220]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e6:	4a36      	ldr	r2, [pc, #216]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 80026e8:	f043 0302 	orr.w	r3, r3, #2
 80026ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ee:	4b34      	ldr	r3, [pc, #208]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	60bb      	str	r3, [r7, #8]
 80026fe:	4b30      	ldr	r3, [pc, #192]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	4a2f      	ldr	r2, [pc, #188]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 8002704:	f043 0308 	orr.w	r3, r3, #8
 8002708:	6313      	str	r3, [r2, #48]	@ 0x30
 800270a:	4b2d      	ldr	r3, [pc, #180]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270e:	f003 0308 	and.w	r3, r3, #8
 8002712:	60bb      	str	r3, [r7, #8]
 8002714:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
 800271a:	4b29      	ldr	r3, [pc, #164]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	4a28      	ldr	r2, [pc, #160]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 8002720:	f043 0304 	orr.w	r3, r3, #4
 8002724:	6313      	str	r3, [r2, #48]	@ 0x30
 8002726:	4b26      	ldr	r3, [pc, #152]	@ (80027c0 <MX_GPIO_Init+0x14c>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	f003 0304 	and.w	r3, r3, #4
 800272e:	607b      	str	r3, [r7, #4]
 8002730:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, OLED4_Pin|OLED3_Pin|OLED2_Pin|OLED1_Pin, GPIO_PIN_RESET);
 8002732:	2200      	movs	r2, #0
 8002734:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8002738:	4822      	ldr	r0, [pc, #136]	@ (80027c4 <MX_GPIO_Init+0x150>)
 800273a:	f001 fa53 	bl	8003be4 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  //HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|LED_P in, GPIO_PIN_RESET);

	  /*Configure GPIO pins : OLED4_Pin OLED3_Pin OLED2_Pin OLED1_Pin */
	  GPIO_InitStruct.Pin = OLED4_Pin|OLED3_Pin|OLED2_Pin|OLED1_Pin;
 800273e:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8002742:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002744:	2301      	movs	r3, #1
 8002746:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002748:	2300      	movs	r3, #0
 800274a:	627b      	str	r3, [r7, #36]	@ 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800274c:	2300      	movs	r3, #0
 800274e:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002750:	f107 031c 	add.w	r3, r7, #28
 8002754:	4619      	mov	r1, r3
 8002756:	481b      	ldr	r0, [pc, #108]	@ (80027c4 <MX_GPIO_Init+0x150>)
 8002758:	f001 f8a8 	bl	80038ac <HAL_GPIO_Init>

	  /*Configure GPIO pins : Buzzer_Pin LED_Pin */
	  GPIO_InitStruct.Pin = Buzzer_Pin|LED_Pin;
 800275c:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8002760:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002762:	2301      	movs	r3, #1
 8002764:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002766:	2300      	movs	r3, #0
 8002768:	627b      	str	r3, [r7, #36]	@ 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800276a:	2300      	movs	r3, #0
 800276c:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800276e:	f107 031c 	add.w	r3, r7, #28
 8002772:	4619      	mov	r1, r3
 8002774:	4814      	ldr	r0, [pc, #80]	@ (80027c8 <MX_GPIO_Init+0x154>)
 8002776:	f001 f899 	bl	80038ac <HAL_GPIO_Init>

	  /*Configure GPIO pins : USER_PB_Pin IMU_INT_Pin */
	  GPIO_InitStruct.Pin = USER_PB_Pin|IMU_INT_Pin;
 800277a:	f241 0301 	movw	r3, #4097	@ 0x1001
 800277e:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002780:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002784:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002786:	2300      	movs	r3, #0
 8002788:	627b      	str	r3, [r7, #36]	@ 0x24
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800278a:	f107 031c 	add.w	r3, r7, #28
 800278e:	4619      	mov	r1, r3
 8002790:	480e      	ldr	r0, [pc, #56]	@ (80027cc <MX_GPIO_Init+0x158>)
 8002792:	f001 f88b 	bl	80038ac <HAL_GPIO_Init>

	  /* EXTI interrupt init*/
	  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002796:	2200      	movs	r2, #0
 8002798:	2100      	movs	r1, #0
 800279a:	2006      	movs	r0, #6
 800279c:	f000 ffbd 	bl	800371a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80027a0:	2006      	movs	r0, #6
 80027a2:	f000 ffd6 	bl	8003752 <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2100      	movs	r1, #0
 80027aa:	2007      	movs	r0, #7
 80027ac:	f000 ffb5 	bl	800371a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80027b0:	2007      	movs	r0, #7
 80027b2:	f000 ffce 	bl	8003752 <HAL_NVIC_EnableIRQ>

	}
 80027b6:	bf00      	nop
 80027b8:	3730      	adds	r7, #48	@ 0x30
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40023800 	.word	0x40023800
 80027c4:	40020c00 	.word	0x40020c00
 80027c8:	40020000 	.word	0x40020000
 80027cc:	40021000 	.word	0x40021000

080027d0 <Error_Handler>:
	/**
	  * @brief  This function is executed in case of error occurrence.
	  * @retval None
	  */
	void Error_Handler(void)
	{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027d4:	b672      	cpsid	i
}
 80027d6:	bf00      	nop
	  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  while (1)
 80027d8:	bf00      	nop
 80027da:	e7fd      	b.n	80027d8 <Error_Handler+0x8>

080027dc <OLED_WR_Byte>:
#include <oled.h>
#include <oledfont.h>
#include "stdlib.h"

void OLED_WR_Byte(uint8_t dat,uint8_t DataCmd)
{	
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	460a      	mov	r2, r1
 80027e6:	71fb      	strb	r3, [r7, #7]
 80027e8:	4613      	mov	r3, r2
 80027ea:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	if(DataCmd == 1)    // Data write
 80027ec:	79bb      	ldrb	r3, [r7, #6]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d106      	bne.n	8002800 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 80027f2:	2201      	movs	r2, #1
 80027f4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027f8:	481e      	ldr	r0, [pc, #120]	@ (8002874 <OLED_WR_Byte+0x98>)
 80027fa:	f001 f9f3 	bl	8003be4 <HAL_GPIO_WritePin>
 80027fe:	e005      	b.n	800280c <OLED_WR_Byte+0x30>
	else                // Command write
	  OLED_RS_Clr();
 8002800:	2200      	movs	r2, #0
 8002802:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002806:	481b      	ldr	r0, [pc, #108]	@ (8002874 <OLED_WR_Byte+0x98>)
 8002808:	f001 f9ec 	bl	8003be4 <HAL_GPIO_WritePin>

	for(i=0;i<8;i++)
 800280c:	2300      	movs	r3, #0
 800280e:	73fb      	strb	r3, [r7, #15]
 8002810:	e022      	b.n	8002858 <OLED_WR_Byte+0x7c>
	{	OLED_SCLK_Clr();  // clear the clock
 8002812:	2200      	movs	r2, #0
 8002814:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002818:	4816      	ldr	r0, [pc, #88]	@ (8002874 <OLED_WR_Byte+0x98>)
 800281a:	f001 f9e3 	bl	8003be4 <HAL_GPIO_WritePin>
		if(dat&0x80)      // check data bit
 800281e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002822:	2b00      	cmp	r3, #0
 8002824:	da06      	bge.n	8002834 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8002826:	2201      	movs	r2, #1
 8002828:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800282c:	4811      	ldr	r0, [pc, #68]	@ (8002874 <OLED_WR_Byte+0x98>)
 800282e:	f001 f9d9 	bl	8003be4 <HAL_GPIO_WritePin>
 8002832:	e005      	b.n	8002840 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8002834:	2200      	movs	r2, #0
 8002836:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800283a:	480e      	ldr	r0, [pc, #56]	@ (8002874 <OLED_WR_Byte+0x98>)
 800283c:	f001 f9d2 	bl	8003be4 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8002840:	2201      	movs	r2, #1
 8002842:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002846:	480b      	ldr	r0, [pc, #44]	@ (8002874 <OLED_WR_Byte+0x98>)
 8002848:	f001 f9cc 	bl	8003be4 <HAL_GPIO_WritePin>
		dat<<=1;          // check next data bit
 800284c:	79fb      	ldrb	r3, [r7, #7]
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8002852:	7bfb      	ldrb	r3, [r7, #15]
 8002854:	3301      	adds	r3, #1
 8002856:	73fb      	strb	r3, [r7, #15]
 8002858:	7bfb      	ldrb	r3, [r7, #15]
 800285a:	2b07      	cmp	r3, #7
 800285c:	d9d9      	bls.n	8002812 <OLED_WR_Byte+0x36>
	}

	OLED_RS_Set();   	  // Set RS=1 upon exit
 800285e:	2201      	movs	r2, #1
 8002860:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002864:	4803      	ldr	r0, [pc, #12]	@ (8002874 <OLED_WR_Byte+0x98>)
 8002866:	f001 f9bd 	bl	8003be4 <HAL_GPIO_WritePin>
} 
 800286a:	bf00      	nop
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40020c00 	.word	0x40020c00

08002878 <OLED_Refresh_Gram>:

// Refresh the GRAM
uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 800287e:	2300      	movs	r3, #0
 8002880:	71fb      	strb	r3, [r7, #7]
 8002882:	e026      	b.n	80028d2 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);
 8002884:	79fb      	ldrb	r3, [r7, #7]
 8002886:	3b50      	subs	r3, #80	@ 0x50
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2100      	movs	r1, #0
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff ffa5 	bl	80027dc <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);
 8002892:	2100      	movs	r1, #0
 8002894:	2000      	movs	r0, #0
 8002896:	f7ff ffa1 	bl	80027dc <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);
 800289a:	2100      	movs	r1, #0
 800289c:	2010      	movs	r0, #16
 800289e:	f7ff ff9d 	bl	80027dc <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
 80028a2:	2300      	movs	r3, #0
 80028a4:	71bb      	strb	r3, [r7, #6]
 80028a6:	e00d      	b.n	80028c4 <OLED_Refresh_Gram+0x4c>
 80028a8:	79ba      	ldrb	r2, [r7, #6]
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	490d      	ldr	r1, [pc, #52]	@ (80028e4 <OLED_Refresh_Gram+0x6c>)
 80028ae:	00d2      	lsls	r2, r2, #3
 80028b0:	440a      	add	r2, r1
 80028b2:	4413      	add	r3, r2
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	2101      	movs	r1, #1
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff ff8f 	bl	80027dc <OLED_WR_Byte>
 80028be:	79bb      	ldrb	r3, [r7, #6]
 80028c0:	3301      	adds	r3, #1
 80028c2:	71bb      	strb	r3, [r7, #6]
 80028c4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	daed      	bge.n	80028a8 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	3301      	adds	r3, #1
 80028d0:	71fb      	strb	r3, [r7, #7]
 80028d2:	79fb      	ldrb	r3, [r7, #7]
 80028d4:	2b07      	cmp	r3, #7
 80028d6:	d9d5      	bls.n	8002884 <OLED_Refresh_Gram+0xc>
	}
}
 80028d8:	bf00      	nop
 80028da:	bf00      	nop
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	200005ac 	.word	0x200005ac

080028e8 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 80028ee:	2300      	movs	r3, #0
 80028f0:	71fb      	strb	r3, [r7, #7]
 80028f2:	e014      	b.n	800291e <OLED_Clear+0x36>
 80028f4:	2300      	movs	r3, #0
 80028f6:	71bb      	strb	r3, [r7, #6]
 80028f8:	e00a      	b.n	8002910 <OLED_Clear+0x28>
 80028fa:	79ba      	ldrb	r2, [r7, #6]
 80028fc:	79fb      	ldrb	r3, [r7, #7]
 80028fe:	490c      	ldr	r1, [pc, #48]	@ (8002930 <OLED_Clear+0x48>)
 8002900:	00d2      	lsls	r2, r2, #3
 8002902:	440a      	add	r2, r1
 8002904:	4413      	add	r3, r2
 8002906:	2200      	movs	r2, #0
 8002908:	701a      	strb	r2, [r3, #0]
 800290a:	79bb      	ldrb	r3, [r7, #6]
 800290c:	3301      	adds	r3, #1
 800290e:	71bb      	strb	r3, [r7, #6]
 8002910:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002914:	2b00      	cmp	r3, #0
 8002916:	daf0      	bge.n	80028fa <OLED_Clear+0x12>
 8002918:	79fb      	ldrb	r3, [r7, #7]
 800291a:	3301      	adds	r3, #1
 800291c:	71fb      	strb	r3, [r7, #7]
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	2b07      	cmp	r3, #7
 8002922:	d9e7      	bls.n	80028f4 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8002924:	f7ff ffa8 	bl	8002878 <OLED_Refresh_Gram>
}
 8002928:	bf00      	nop
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	200005ac 	.word	0x200005ac

08002934 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	71fb      	strb	r3, [r7, #7]
 800293e:	460b      	mov	r3, r1
 8002940:	71bb      	strb	r3, [r7, #6]
 8002942:	4613      	mov	r3, r2
 8002944:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8002946:	2300      	movs	r3, #0
 8002948:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 800294a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294e:	2b00      	cmp	r3, #0
 8002950:	db41      	blt.n	80029d6 <OLED_DrawPoint+0xa2>
 8002952:	79bb      	ldrb	r3, [r7, #6]
 8002954:	2b3f      	cmp	r3, #63	@ 0x3f
 8002956:	d83e      	bhi.n	80029d6 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8002958:	79bb      	ldrb	r3, [r7, #6]
 800295a:	08db      	lsrs	r3, r3, #3
 800295c:	b2db      	uxtb	r3, r3
 800295e:	f1c3 0307 	rsb	r3, r3, #7
 8002962:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8002964:	79bb      	ldrb	r3, [r7, #6]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 800296c:	7b7b      	ldrb	r3, [r7, #13]
 800296e:	f1c3 0307 	rsb	r3, r3, #7
 8002972:	2201      	movs	r2, #1
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 800297a:	797b      	ldrb	r3, [r7, #5]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d012      	beq.n	80029a6 <OLED_DrawPoint+0x72>
 8002980:	79fa      	ldrb	r2, [r7, #7]
 8002982:	7bbb      	ldrb	r3, [r7, #14]
 8002984:	4917      	ldr	r1, [pc, #92]	@ (80029e4 <OLED_DrawPoint+0xb0>)
 8002986:	00d2      	lsls	r2, r2, #3
 8002988:	440a      	add	r2, r1
 800298a:	4413      	add	r3, r2
 800298c:	7818      	ldrb	r0, [r3, #0]
 800298e:	79fa      	ldrb	r2, [r7, #7]
 8002990:	7bbb      	ldrb	r3, [r7, #14]
 8002992:	7bf9      	ldrb	r1, [r7, #15]
 8002994:	4301      	orrs	r1, r0
 8002996:	b2c8      	uxtb	r0, r1
 8002998:	4912      	ldr	r1, [pc, #72]	@ (80029e4 <OLED_DrawPoint+0xb0>)
 800299a:	00d2      	lsls	r2, r2, #3
 800299c:	440a      	add	r2, r1
 800299e:	4413      	add	r3, r2
 80029a0:	4602      	mov	r2, r0
 80029a2:	701a      	strb	r2, [r3, #0]
 80029a4:	e018      	b.n	80029d8 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 80029a6:	79fa      	ldrb	r2, [r7, #7]
 80029a8:	7bbb      	ldrb	r3, [r7, #14]
 80029aa:	490e      	ldr	r1, [pc, #56]	@ (80029e4 <OLED_DrawPoint+0xb0>)
 80029ac:	00d2      	lsls	r2, r2, #3
 80029ae:	440a      	add	r2, r1
 80029b0:	4413      	add	r3, r2
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	b25a      	sxtb	r2, r3
 80029b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ba:	43db      	mvns	r3, r3
 80029bc:	b25b      	sxtb	r3, r3
 80029be:	4013      	ands	r3, r2
 80029c0:	b259      	sxtb	r1, r3
 80029c2:	79fa      	ldrb	r2, [r7, #7]
 80029c4:	7bbb      	ldrb	r3, [r7, #14]
 80029c6:	b2c8      	uxtb	r0, r1
 80029c8:	4906      	ldr	r1, [pc, #24]	@ (80029e4 <OLED_DrawPoint+0xb0>)
 80029ca:	00d2      	lsls	r2, r2, #3
 80029cc:	440a      	add	r2, r1
 80029ce:	4413      	add	r3, r2
 80029d0:	4602      	mov	r2, r0
 80029d2:	701a      	strb	r2, [r3, #0]
 80029d4:	e000      	b.n	80029d8 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 80029d6:	bf00      	nop
}
 80029d8:	3714      	adds	r7, #20
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	200005ac 	.word	0x200005ac

080029e8 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 80029e8:	b590      	push	{r4, r7, lr}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4604      	mov	r4, r0
 80029f0:	4608      	mov	r0, r1
 80029f2:	4611      	mov	r1, r2
 80029f4:	461a      	mov	r2, r3
 80029f6:	4623      	mov	r3, r4
 80029f8:	71fb      	strb	r3, [r7, #7]
 80029fa:	4603      	mov	r3, r0
 80029fc:	71bb      	strb	r3, [r7, #6]
 80029fe:	460b      	mov	r3, r1
 8002a00:	717b      	strb	r3, [r7, #5]
 8002a02:	4613      	mov	r3, r2
 8002a04:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8002a06:	79bb      	ldrb	r3, [r7, #6]
 8002a08:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8002a0a:	797b      	ldrb	r3, [r7, #5]
 8002a0c:	3b20      	subs	r3, #32
 8002a0e:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002a10:	2300      	movs	r3, #0
 8002a12:	73bb      	strb	r3, [r7, #14]
 8002a14:	e04d      	b.n	8002ab2 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8002a16:	793b      	ldrb	r3, [r7, #4]
 8002a18:	2b0c      	cmp	r3, #12
 8002a1a:	d10b      	bne.n	8002a34 <OLED_ShowChar+0x4c>
 8002a1c:	797a      	ldrb	r2, [r7, #5]
 8002a1e:	7bb9      	ldrb	r1, [r7, #14]
 8002a20:	4828      	ldr	r0, [pc, #160]	@ (8002ac4 <OLED_ShowChar+0xdc>)
 8002a22:	4613      	mov	r3, r2
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	4413      	add	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4403      	add	r3, r0
 8002a2c:	440b      	add	r3, r1
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	73fb      	strb	r3, [r7, #15]
 8002a32:	e007      	b.n	8002a44 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8002a34:	797a      	ldrb	r2, [r7, #5]
 8002a36:	7bbb      	ldrb	r3, [r7, #14]
 8002a38:	4923      	ldr	r1, [pc, #140]	@ (8002ac8 <OLED_ShowChar+0xe0>)
 8002a3a:	0112      	lsls	r2, r2, #4
 8002a3c:	440a      	add	r2, r1
 8002a3e:	4413      	add	r3, r2
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8002a44:	2300      	movs	r3, #0
 8002a46:	737b      	strb	r3, [r7, #13]
 8002a48:	e02d      	b.n	8002aa6 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8002a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	da07      	bge.n	8002a62 <OLED_ShowChar+0x7a>
 8002a52:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002a56:	79b9      	ldrb	r1, [r7, #6]
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7ff ff6a 	bl	8002934 <OLED_DrawPoint>
 8002a60:	e00c      	b.n	8002a7c <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8002a62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	bf0c      	ite	eq
 8002a6a:	2301      	moveq	r3, #1
 8002a6c:	2300      	movne	r3, #0
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	461a      	mov	r2, r3
 8002a72:	79b9      	ldrb	r1, [r7, #6]
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff ff5c 	bl	8002934 <OLED_DrawPoint>
			temp<<=1;
 8002a7c:	7bfb      	ldrb	r3, [r7, #15]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	73fb      	strb	r3, [r7, #15]
			y++;
 8002a82:	79bb      	ldrb	r3, [r7, #6]
 8002a84:	3301      	adds	r3, #1
 8002a86:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8002a88:	79ba      	ldrb	r2, [r7, #6]
 8002a8a:	7b3b      	ldrb	r3, [r7, #12]
 8002a8c:	1ad2      	subs	r2, r2, r3
 8002a8e:	793b      	ldrb	r3, [r7, #4]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d105      	bne.n	8002aa0 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8002a94:	7b3b      	ldrb	r3, [r7, #12]
 8002a96:	71bb      	strb	r3, [r7, #6]
				x++;
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	71fb      	strb	r3, [r7, #7]
				break;
 8002a9e:	e005      	b.n	8002aac <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8002aa0:	7b7b      	ldrb	r3, [r7, #13]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	737b      	strb	r3, [r7, #13]
 8002aa6:	7b7b      	ldrb	r3, [r7, #13]
 8002aa8:	2b07      	cmp	r3, #7
 8002aaa:	d9ce      	bls.n	8002a4a <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8002aac:	7bbb      	ldrb	r3, [r7, #14]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	73bb      	strb	r3, [r7, #14]
 8002ab2:	7bba      	ldrb	r2, [r7, #14]
 8002ab4:	793b      	ldrb	r3, [r7, #4]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d3ad      	bcc.n	8002a16 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8002aba:	bf00      	nop
 8002abc:	bf00      	nop
 8002abe:	3714      	adds	r7, #20
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd90      	pop	{r4, r7, pc}
 8002ac4:	0800995c 	.word	0x0800995c
 8002ac8:	08009dd0 	.word	0x08009dd0

08002acc <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af02      	add	r7, sp, #8
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	603a      	str	r2, [r7, #0]
 8002ad6:	71fb      	strb	r3, [r7, #7]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8002adc:	e01f      	b.n	8002b1e <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	2b7a      	cmp	r3, #122	@ 0x7a
 8002ae2:	d904      	bls.n	8002aee <OLED_ShowString+0x22>
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	71fb      	strb	r3, [r7, #7]
 8002ae8:	79bb      	ldrb	r3, [r7, #6]
 8002aea:	3310      	adds	r3, #16
 8002aec:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8002aee:	79bb      	ldrb	r3, [r7, #6]
 8002af0:	2b3a      	cmp	r3, #58	@ 0x3a
 8002af2:	d905      	bls.n	8002b00 <OLED_ShowString+0x34>
 8002af4:	2300      	movs	r3, #0
 8002af6:	71fb      	strb	r3, [r7, #7]
 8002af8:	79fb      	ldrb	r3, [r7, #7]
 8002afa:	71bb      	strb	r3, [r7, #6]
 8002afc:	f7ff fef4 	bl	80028e8 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	781a      	ldrb	r2, [r3, #0]
 8002b04:	79b9      	ldrb	r1, [r7, #6]
 8002b06:	79f8      	ldrb	r0, [r7, #7]
 8002b08:	2301      	movs	r3, #1
 8002b0a:	9300      	str	r3, [sp, #0]
 8002b0c:	230c      	movs	r3, #12
 8002b0e:	f7ff ff6b 	bl	80029e8 <OLED_ShowChar>
        x+=8;
 8002b12:	79fb      	ldrb	r3, [r7, #7]
 8002b14:	3308      	adds	r3, #8
 8002b16:	71fb      	strb	r3, [r7, #7]
        p++;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	3301      	adds	r3, #1
 8002b1c:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1db      	bne.n	8002ade <OLED_ShowString+0x12>
    }  
}	 
 8002b26:	bf00      	nop
 8002b28:	bf00      	nop
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <OLED_Init>:

void OLED_Init(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8002b34:	f001 f9e6 	bl	8003f04 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8002b38:	4b42      	ldr	r3, [pc, #264]	@ (8002c44 <OLED_Init+0x114>)
 8002b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b3c:	4a41      	ldr	r2, [pc, #260]	@ (8002c44 <OLED_Init+0x114>)
 8002b3e:	f023 0301 	bic.w	r3, r3, #1
 8002b42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b44:	4b3f      	ldr	r3, [pc, #252]	@ (8002c44 <OLED_Init+0x114>)
 8002b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b48:	4a3e      	ldr	r2, [pc, #248]	@ (8002c44 <OLED_Init+0x114>)
 8002b4a:	f023 0304 	bic.w	r3, r3, #4
 8002b4e:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8002b50:	f001 f9ec 	bl	8003f2c <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8002b54:	2200      	movs	r2, #0
 8002b56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b5a:	483b      	ldr	r0, [pc, #236]	@ (8002c48 <OLED_Init+0x118>)
 8002b5c:	f001 f842 	bl	8003be4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002b60:	2064      	movs	r0, #100	@ 0x64
 8002b62:	f000 fcdb 	bl	800351c <HAL_Delay>
	OLED_RST_Set();
 8002b66:	2201      	movs	r2, #1
 8002b68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b6c:	4836      	ldr	r0, [pc, #216]	@ (8002c48 <OLED_Init+0x118>)
 8002b6e:	f001 f839 	bl	8003be4 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8002b72:	2100      	movs	r1, #0
 8002b74:	20ae      	movs	r0, #174	@ 0xae
 8002b76:	f7ff fe31 	bl	80027dc <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	20d5      	movs	r0, #213	@ 0xd5
 8002b7e:	f7ff fe2d 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8002b82:	2100      	movs	r1, #0
 8002b84:	2050      	movs	r0, #80	@ 0x50
 8002b86:	f7ff fe29 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	20a8      	movs	r0, #168	@ 0xa8
 8002b8e:	f7ff fe25 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8002b92:	2100      	movs	r1, #0
 8002b94:	203f      	movs	r0, #63	@ 0x3f
 8002b96:	f7ff fe21 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	20d3      	movs	r0, #211	@ 0xd3
 8002b9e:	f7ff fe1d 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	f7ff fe19 	bl	80027dc <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8002baa:	2100      	movs	r1, #0
 8002bac:	2040      	movs	r0, #64	@ 0x40
 8002bae:	f7ff fe15 	bl	80027dc <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	208d      	movs	r0, #141	@ 0x8d
 8002bb6:	f7ff fe11 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8002bba:	2100      	movs	r1, #0
 8002bbc:	2014      	movs	r0, #20
 8002bbe:	f7ff fe0d 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	2020      	movs	r0, #32
 8002bc6:	f7ff fe09 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8002bca:	2100      	movs	r1, #0
 8002bcc:	2002      	movs	r0, #2
 8002bce:	f7ff fe05 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	20a1      	movs	r0, #161	@ 0xa1
 8002bd6:	f7ff fe01 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8002bda:	2100      	movs	r1, #0
 8002bdc:	20c0      	movs	r0, #192	@ 0xc0
 8002bde:	f7ff fdfd 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8002be2:	2100      	movs	r1, #0
 8002be4:	20da      	movs	r0, #218	@ 0xda
 8002be6:	f7ff fdf9 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8002bea:	2100      	movs	r1, #0
 8002bec:	2012      	movs	r0, #18
 8002bee:	f7ff fdf5 	bl	80027dc <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	2081      	movs	r0, #129	@ 0x81
 8002bf6:	f7ff fdf1 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	20ef      	movs	r0, #239	@ 0xef
 8002bfe:	f7ff fded 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8002c02:	2100      	movs	r1, #0
 8002c04:	20d9      	movs	r0, #217	@ 0xd9
 8002c06:	f7ff fde9 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8002c0a:	2100      	movs	r1, #0
 8002c0c:	20f1      	movs	r0, #241	@ 0xf1
 8002c0e:	f7ff fde5 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8002c12:	2100      	movs	r1, #0
 8002c14:	20db      	movs	r0, #219	@ 0xdb
 8002c16:	f7ff fde1 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8002c1a:	2100      	movs	r1, #0
 8002c1c:	2030      	movs	r0, #48	@ 0x30
 8002c1e:	f7ff fddd 	bl	80027dc <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8002c22:	2100      	movs	r1, #0
 8002c24:	20a4      	movs	r0, #164	@ 0xa4
 8002c26:	f7ff fdd9 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	20a6      	movs	r0, #166	@ 0xa6
 8002c2e:	f7ff fdd5 	bl	80027dc <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8002c32:	2100      	movs	r1, #0
 8002c34:	20af      	movs	r0, #175	@ 0xaf
 8002c36:	f7ff fdd1 	bl	80027dc <OLED_WR_Byte>
	OLED_Clear(); 
 8002c3a:	f7ff fe55 	bl	80028e8 <OLED_Clear>
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40023800 	.word	0x40023800
 8002c48:	40020c00 	.word	0x40020c00

08002c4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c52:	2300      	movs	r3, #0
 8002c54:	607b      	str	r3, [r7, #4]
 8002c56:	4b17      	ldr	r3, [pc, #92]	@ (8002cb4 <HAL_MspInit+0x68>)
 8002c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5a:	4a16      	ldr	r2, [pc, #88]	@ (8002cb4 <HAL_MspInit+0x68>)
 8002c5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c60:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c62:	4b14      	ldr	r3, [pc, #80]	@ (8002cb4 <HAL_MspInit+0x68>)
 8002c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c6a:	607b      	str	r3, [r7, #4]
 8002c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c6e:	2300      	movs	r3, #0
 8002c70:	603b      	str	r3, [r7, #0]
 8002c72:	4b10      	ldr	r3, [pc, #64]	@ (8002cb4 <HAL_MspInit+0x68>)
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	4a0f      	ldr	r2, [pc, #60]	@ (8002cb4 <HAL_MspInit+0x68>)
 8002c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb4 <HAL_MspInit+0x68>)
 8002c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c86:	603b      	str	r3, [r7, #0]
 8002c88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	2005      	movs	r0, #5
 8002c90:	f000 fd43 	bl	800371a <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002c94:	2005      	movs	r0, #5
 8002c96:	f000 fd5c 	bl	8003752 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	2005      	movs	r0, #5
 8002ca0:	f000 fd3b 	bl	800371a <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002ca4:	2005      	movs	r0, #5
 8002ca6:	f000 fd54 	bl	8003752 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40023800 	.word	0x40023800

08002cb8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b08a      	sub	sp, #40	@ 0x28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc0:	f107 0314 	add.w	r3, r7, #20
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	609a      	str	r2, [r3, #8]
 8002ccc:	60da      	str	r2, [r3, #12]
 8002cce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a19      	ldr	r2, [pc, #100]	@ (8002d3c <HAL_I2C_MspInit+0x84>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d12c      	bne.n	8002d34 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	613b      	str	r3, [r7, #16]
 8002cde:	4b18      	ldr	r3, [pc, #96]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	4a17      	ldr	r2, [pc, #92]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002ce4:	f043 0302 	orr.w	r3, r3, #2
 8002ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cea:	4b15      	ldr	r3, [pc, #84]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	613b      	str	r3, [r7, #16]
 8002cf4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002cf6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002cfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cfc:	2312      	movs	r3, #18
 8002cfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d00:	2300      	movs	r3, #0
 8002d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d04:	2303      	movs	r3, #3
 8002d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002d08:	2304      	movs	r3, #4
 8002d0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d0c:	f107 0314 	add.w	r3, r7, #20
 8002d10:	4619      	mov	r1, r3
 8002d12:	480c      	ldr	r0, [pc, #48]	@ (8002d44 <HAL_I2C_MspInit+0x8c>)
 8002d14:	f000 fdca 	bl	80038ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002d18:	2300      	movs	r3, #0
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	4b08      	ldr	r3, [pc, #32]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	4a07      	ldr	r2, [pc, #28]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002d22:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d26:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <HAL_I2C_MspInit+0x88>)
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d30:	60fb      	str	r3, [r7, #12]
 8002d32:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002d34:	bf00      	nop
 8002d36:	3728      	adds	r7, #40	@ 0x28
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40005800 	.word	0x40005800
 8002d40:	40023800 	.word	0x40023800
 8002d44:	40020400 	.word	0x40020400

08002d48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b087      	sub	sp, #28
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a29      	ldr	r2, [pc, #164]	@ (8002dfc <HAL_TIM_Base_MspInit+0xb4>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d10e      	bne.n	8002d78 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	617b      	str	r3, [r7, #20]
 8002d5e:	4b28      	ldr	r3, [pc, #160]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d62:	4a27      	ldr	r2, [pc, #156]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002d64:	f043 0301 	orr.w	r3, r3, #1
 8002d68:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d6a:	4b25      	ldr	r3, [pc, #148]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	617b      	str	r3, [r7, #20]
 8002d74:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8002d76:	e03a      	b.n	8002dee <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a21      	ldr	r2, [pc, #132]	@ (8002e04 <HAL_TIM_Base_MspInit+0xbc>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d10e      	bne.n	8002da0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d82:	2300      	movs	r3, #0
 8002d84:	613b      	str	r3, [r7, #16]
 8002d86:	4b1e      	ldr	r3, [pc, #120]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8a:	4a1d      	ldr	r2, [pc, #116]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002d8c:	f043 0304 	orr.w	r3, r3, #4
 8002d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d92:	4b1b      	ldr	r3, [pc, #108]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d96:	f003 0304 	and.w	r3, r3, #4
 8002d9a:	613b      	str	r3, [r7, #16]
 8002d9c:	693b      	ldr	r3, [r7, #16]
}
 8002d9e:	e026      	b.n	8002dee <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM8)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a18      	ldr	r2, [pc, #96]	@ (8002e08 <HAL_TIM_Base_MspInit+0xc0>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d10e      	bne.n	8002dc8 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	4b14      	ldr	r3, [pc, #80]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db2:	4a13      	ldr	r2, [pc, #76]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002db4:	f043 0302 	orr.w	r3, r3, #2
 8002db8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dba:	4b11      	ldr	r3, [pc, #68]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
}
 8002dc6:	e012      	b.n	8002dee <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM12)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a0f      	ldr	r2, [pc, #60]	@ (8002e0c <HAL_TIM_Base_MspInit+0xc4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d10d      	bne.n	8002dee <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60bb      	str	r3, [r7, #8]
 8002dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dda:	4a09      	ldr	r2, [pc, #36]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002ddc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002de2:	4b07      	ldr	r3, [pc, #28]	@ (8002e00 <HAL_TIM_Base_MspInit+0xb8>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dea:	60bb      	str	r3, [r7, #8]
 8002dec:	68bb      	ldr	r3, [r7, #8]
}
 8002dee:	bf00      	nop
 8002df0:	371c      	adds	r7, #28
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	40010000 	.word	0x40010000
 8002e00:	40023800 	.word	0x40023800
 8002e04:	40000800 	.word	0x40000800
 8002e08:	40010400 	.word	0x40010400
 8002e0c:	40001800 	.word	0x40001800

08002e10 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b08c      	sub	sp, #48	@ 0x30
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	f107 031c 	add.w	r3, r7, #28
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	60da      	str	r2, [r3, #12]
 8002e26:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e30:	d153      	bne.n	8002eda <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	61bb      	str	r3, [r7, #24]
 8002e36:	4b43      	ldr	r3, [pc, #268]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3a:	4a42      	ldr	r2, [pc, #264]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e42:	4b40      	ldr	r3, [pc, #256]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	61bb      	str	r3, [r7, #24]
 8002e4c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e4e:	2300      	movs	r3, #0
 8002e50:	617b      	str	r3, [r7, #20]
 8002e52:	4b3c      	ldr	r3, [pc, #240]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e56:	4a3b      	ldr	r2, [pc, #236]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002e58:	f043 0301 	orr.w	r3, r3, #1
 8002e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e5e:	4b39      	ldr	r3, [pc, #228]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	617b      	str	r3, [r7, #20]
 8002e68:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	613b      	str	r3, [r7, #16]
 8002e6e:	4b35      	ldr	r3, [pc, #212]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e72:	4a34      	ldr	r2, [pc, #208]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002e74:	f043 0302 	orr.w	r3, r3, #2
 8002e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e7a:	4b32      	ldr	r3, [pc, #200]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	613b      	str	r3, [r7, #16]
 8002e84:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002e86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e90:	2300      	movs	r3, #0
 8002e92:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e94:	2300      	movs	r3, #0
 8002e96:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e9c:	f107 031c 	add.w	r3, r7, #28
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	4829      	ldr	r0, [pc, #164]	@ (8002f48 <HAL_TIM_Encoder_MspInit+0x138>)
 8002ea4:	f000 fd02 	bl	80038ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ea8:	2308      	movs	r3, #8
 8002eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eac:	2302      	movs	r3, #2
 8002eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ebc:	f107 031c 	add.w	r3, r7, #28
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	4822      	ldr	r0, [pc, #136]	@ (8002f4c <HAL_TIM_Encoder_MspInit+0x13c>)
 8002ec4:	f000 fcf2 	bl	80038ac <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ec8:	2200      	movs	r2, #0
 8002eca:	2100      	movs	r1, #0
 8002ecc:	201c      	movs	r0, #28
 8002ece:	f000 fc24 	bl	800371a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ed2:	201c      	movs	r0, #28
 8002ed4:	f000 fc3d 	bl	8003752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002ed8:	e030      	b.n	8002f3c <HAL_TIM_Encoder_MspInit+0x12c>
  else if(htim_encoder->Instance==TIM5)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a1c      	ldr	r2, [pc, #112]	@ (8002f50 <HAL_TIM_Encoder_MspInit+0x140>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d12b      	bne.n	8002f3c <HAL_TIM_Encoder_MspInit+0x12c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60fb      	str	r3, [r7, #12]
 8002ee8:	4b16      	ldr	r3, [pc, #88]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eec:	4a15      	ldr	r2, [pc, #84]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002eee:	f043 0308 	orr.w	r3, r3, #8
 8002ef2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ef4:	4b13      	ldr	r3, [pc, #76]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef8:	f003 0308 	and.w	r3, r3, #8
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f00:	2300      	movs	r3, #0
 8002f02:	60bb      	str	r3, [r7, #8]
 8002f04:	4b0f      	ldr	r3, [pc, #60]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f08:	4a0e      	ldr	r2, [pc, #56]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002f0a:	f043 0301 	orr.w	r3, r3, #1
 8002f0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f10:	4b0c      	ldr	r3, [pc, #48]	@ (8002f44 <HAL_TIM_Encoder_MspInit+0x134>)
 8002f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f14:	f003 0301 	and.w	r3, r3, #1
 8002f18:	60bb      	str	r3, [r7, #8]
 8002f1a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f20:	2302      	movs	r3, #2
 8002f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f24:	2300      	movs	r3, #0
 8002f26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f30:	f107 031c 	add.w	r3, r7, #28
 8002f34:	4619      	mov	r1, r3
 8002f36:	4804      	ldr	r0, [pc, #16]	@ (8002f48 <HAL_TIM_Encoder_MspInit+0x138>)
 8002f38:	f000 fcb8 	bl	80038ac <HAL_GPIO_Init>
}
 8002f3c:	bf00      	nop
 8002f3e:	3730      	adds	r7, #48	@ 0x30
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40023800 	.word	0x40023800
 8002f48:	40020000 	.word	0x40020000
 8002f4c:	40020400 	.word	0x40020400
 8002f50:	40000c00 	.word	0x40000c00

08002f54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08a      	sub	sp, #40	@ 0x28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f5c:	f107 0314 	add.w	r3, r7, #20
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]
 8002f64:	605a      	str	r2, [r3, #4]
 8002f66:	609a      	str	r2, [r3, #8]
 8002f68:	60da      	str	r2, [r3, #12]
 8002f6a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a37      	ldr	r2, [pc, #220]	@ (8003050 <HAL_TIM_MspPostInit+0xfc>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d11f      	bne.n	8002fb6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	613b      	str	r3, [r7, #16]
 8002f7a:	4b36      	ldr	r3, [pc, #216]	@ (8003054 <HAL_TIM_MspPostInit+0x100>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7e:	4a35      	ldr	r2, [pc, #212]	@ (8003054 <HAL_TIM_MspPostInit+0x100>)
 8002f80:	f043 0310 	orr.w	r3, r3, #16
 8002f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f86:	4b33      	ldr	r3, [pc, #204]	@ (8003054 <HAL_TIM_MspPostInit+0x100>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	f003 0310 	and.w	r3, r3, #16
 8002f8e:	613b      	str	r3, [r7, #16]
 8002f90:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = IN2_CO_Pin|IN1_CO_Pin|IN2_DO_Pin|IN1_DO_Pin;
 8002f92:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8002f96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f98:	2302      	movs	r3, #2
 8002f9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fa8:	f107 0314 	add.w	r3, r7, #20
 8002fac:	4619      	mov	r1, r3
 8002fae:	482a      	ldr	r0, [pc, #168]	@ (8003058 <HAL_TIM_MspPostInit+0x104>)
 8002fb0:	f000 fc7c 	bl	80038ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002fb4:	e048      	b.n	8003048 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM4)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a28      	ldr	r2, [pc, #160]	@ (800305c <HAL_TIM_MspPostInit+0x108>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d11f      	bne.n	8003000 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	4b23      	ldr	r3, [pc, #140]	@ (8003054 <HAL_TIM_MspPostInit+0x100>)
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc8:	4a22      	ldr	r2, [pc, #136]	@ (8003054 <HAL_TIM_MspPostInit+0x100>)
 8002fca:	f043 0302 	orr.w	r3, r3, #2
 8002fce:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fd0:	4b20      	ldr	r3, [pc, #128]	@ (8003054 <HAL_TIM_MspPostInit+0x100>)
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	60fb      	str	r3, [r7, #12]
 8002fda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IN2_A_PWM_Pin|IN1_A_PWM_Pin;
 8002fdc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fea:	2300      	movs	r3, #0
 8002fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff2:	f107 0314 	add.w	r3, r7, #20
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4819      	ldr	r0, [pc, #100]	@ (8003060 <HAL_TIM_MspPostInit+0x10c>)
 8002ffa:	f000 fc57 	bl	80038ac <HAL_GPIO_Init>
}
 8002ffe:	e023      	b.n	8003048 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM12)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a17      	ldr	r2, [pc, #92]	@ (8003064 <HAL_TIM_MspPostInit+0x110>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d11e      	bne.n	8003048 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800300a:	2300      	movs	r3, #0
 800300c:	60bb      	str	r3, [r7, #8]
 800300e:	4b11      	ldr	r3, [pc, #68]	@ (8003054 <HAL_TIM_MspPostInit+0x100>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003012:	4a10      	ldr	r2, [pc, #64]	@ (8003054 <HAL_TIM_MspPostInit+0x100>)
 8003014:	f043 0302 	orr.w	r3, r3, #2
 8003018:	6313      	str	r3, [r2, #48]	@ 0x30
 800301a:	4b0e      	ldr	r3, [pc, #56]	@ (8003054 <HAL_TIM_MspPostInit+0x100>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	60bb      	str	r3, [r7, #8]
 8003024:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003026:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800302a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302c:	2302      	movs	r3, #2
 800302e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003030:	2300      	movs	r3, #0
 8003032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003034:	2300      	movs	r3, #0
 8003036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003038:	2309      	movs	r3, #9
 800303a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800303c:	f107 0314 	add.w	r3, r7, #20
 8003040:	4619      	mov	r1, r3
 8003042:	4807      	ldr	r0, [pc, #28]	@ (8003060 <HAL_TIM_MspPostInit+0x10c>)
 8003044:	f000 fc32 	bl	80038ac <HAL_GPIO_Init>
}
 8003048:	bf00      	nop
 800304a:	3728      	adds	r7, #40	@ 0x28
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40010000 	.word	0x40010000
 8003054:	40023800 	.word	0x40023800
 8003058:	40021000 	.word	0x40021000
 800305c:	40000800 	.word	0x40000800
 8003060:	40020400 	.word	0x40020400
 8003064:	40001800 	.word	0x40001800

08003068 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b08c      	sub	sp, #48	@ 0x30
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003070:	f107 031c 	add.w	r3, r7, #28
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	605a      	str	r2, [r3, #4]
 800307a:	609a      	str	r2, [r3, #8]
 800307c:	60da      	str	r2, [r3, #12]
 800307e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a3e      	ldr	r2, [pc, #248]	@ (8003180 <HAL_UART_MspInit+0x118>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d144      	bne.n	8003114 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800308a:	2300      	movs	r3, #0
 800308c:	61bb      	str	r3, [r7, #24]
 800308e:	4b3d      	ldr	r3, [pc, #244]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003092:	4a3c      	ldr	r2, [pc, #240]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 8003094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003098:	6413      	str	r3, [r2, #64]	@ 0x40
 800309a:	4b3a      	ldr	r3, [pc, #232]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a2:	61bb      	str	r3, [r7, #24]
 80030a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80030a6:	2300      	movs	r3, #0
 80030a8:	617b      	str	r3, [r7, #20]
 80030aa:	4b36      	ldr	r3, [pc, #216]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ae:	4a35      	ldr	r2, [pc, #212]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 80030b0:	f043 0308 	orr.w	r3, r3, #8
 80030b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80030b6:	4b33      	ldr	r3, [pc, #204]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 80030b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ba:	f003 0308 	and.w	r3, r3, #8
 80030be:	617b      	str	r3, [r7, #20]
 80030c0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80030c2:	2320      	movs	r3, #32
 80030c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c6:	2302      	movs	r3, #2
 80030c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ca:	2300      	movs	r3, #0
 80030cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ce:	2303      	movs	r3, #3
 80030d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030d2:	2307      	movs	r3, #7
 80030d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030d6:	f107 031c 	add.w	r3, r7, #28
 80030da:	4619      	mov	r1, r3
 80030dc:	482a      	ldr	r0, [pc, #168]	@ (8003188 <HAL_UART_MspInit+0x120>)
 80030de:	f000 fbe5 	bl	80038ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80030e2:	2340      	movs	r3, #64	@ 0x40
 80030e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e6:	2302      	movs	r3, #2
 80030e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030ea:	2301      	movs	r3, #1
 80030ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ee:	2303      	movs	r3, #3
 80030f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030f2:	2307      	movs	r3, #7
 80030f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030f6:	f107 031c 	add.w	r3, r7, #28
 80030fa:	4619      	mov	r1, r3
 80030fc:	4822      	ldr	r0, [pc, #136]	@ (8003188 <HAL_UART_MspInit+0x120>)
 80030fe:	f000 fbd5 	bl	80038ac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003102:	2200      	movs	r2, #0
 8003104:	2100      	movs	r1, #0
 8003106:	2026      	movs	r0, #38	@ 0x26
 8003108:	f000 fb07 	bl	800371a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800310c:	2026      	movs	r0, #38	@ 0x26
 800310e:	f000 fb20 	bl	8003752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003112:	e031      	b.n	8003178 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART3)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a1c      	ldr	r2, [pc, #112]	@ (800318c <HAL_UART_MspInit+0x124>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d12c      	bne.n	8003178 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 800311e:	2300      	movs	r3, #0
 8003120:	613b      	str	r3, [r7, #16]
 8003122:	4b18      	ldr	r3, [pc, #96]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 8003124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003126:	4a17      	ldr	r2, [pc, #92]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 8003128:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800312c:	6413      	str	r3, [r2, #64]	@ 0x40
 800312e:	4b15      	ldr	r3, [pc, #84]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 8003130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003132:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003136:	613b      	str	r3, [r7, #16]
 8003138:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800313a:	2300      	movs	r3, #0
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	4b11      	ldr	r3, [pc, #68]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003142:	4a10      	ldr	r2, [pc, #64]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 8003144:	f043 0308 	orr.w	r3, r3, #8
 8003148:	6313      	str	r3, [r2, #48]	@ 0x30
 800314a:	4b0e      	ldr	r3, [pc, #56]	@ (8003184 <HAL_UART_MspInit+0x11c>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003156:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800315a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800315c:	2302      	movs	r3, #2
 800315e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003160:	2300      	movs	r3, #0
 8003162:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003164:	2303      	movs	r3, #3
 8003166:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003168:	2307      	movs	r3, #7
 800316a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800316c:	f107 031c 	add.w	r3, r7, #28
 8003170:	4619      	mov	r1, r3
 8003172:	4805      	ldr	r0, [pc, #20]	@ (8003188 <HAL_UART_MspInit+0x120>)
 8003174:	f000 fb9a 	bl	80038ac <HAL_GPIO_Init>
}
 8003178:	bf00      	nop
 800317a:	3730      	adds	r7, #48	@ 0x30
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	40004400 	.word	0x40004400
 8003184:	40023800 	.word	0x40023800
 8003188:	40020c00 	.word	0x40020c00
 800318c:	40004800 	.word	0x40004800

08003190 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003194:	bf00      	nop
 8003196:	e7fd      	b.n	8003194 <NMI_Handler+0x4>

08003198 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800319c:	bf00      	nop
 800319e:	e7fd      	b.n	800319c <HardFault_Handler+0x4>

080031a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031a4:	bf00      	nop
 80031a6:	e7fd      	b.n	80031a4 <MemManage_Handler+0x4>

080031a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031ac:	bf00      	nop
 80031ae:	e7fd      	b.n	80031ac <BusFault_Handler+0x4>

080031b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031b4:	bf00      	nop
 80031b6:	e7fd      	b.n	80031b4 <UsageFault_Handler+0x4>

080031b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031bc:	bf00      	nop
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031c6:	b480      	push	{r7}
 80031c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031d8:	bf00      	nop
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr

080031e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	af00      	add	r7, sp, #0
//		tick = 0;
		//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10); // LED
//	   }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031e6:	f000 f979 	bl	80034dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031ea:	bf00      	nop
 80031ec:	bd80      	pop	{r7, pc}

080031ee <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80031ee:	b480      	push	{r7}
 80031f0:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80031f2:	bf00      	nop
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_PB_Pin);
 8003200:	2001      	movs	r0, #1
 8003202:	f000 fd23 	bl	8003c4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003206:	bf00      	nop
 8003208:	bd80      	pop	{r7, pc}
	...

0800320c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003210:	4802      	ldr	r0, [pc, #8]	@ (800321c <TIM2_IRQHandler+0x10>)
 8003212:	f001 fdfb 	bl	8004e0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003216:	bf00      	nop
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	200002bc 	.word	0x200002bc

08003220 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003224:	4802      	ldr	r0, [pc, #8]	@ (8003230 <USART2_IRQHandler+0x10>)
 8003226:	f002 fd7d 	bl	8005d24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800322a:	bf00      	nop
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	200004b4 	.word	0x200004b4

08003234 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003234:	b480      	push	{r7}
 8003236:	af00      	add	r7, sp, #0
	return 1;
 8003238:	2301      	movs	r3, #1
}
 800323a:	4618      	mov	r0, r3
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <_kill>:

int _kill(int pid, int sig)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800324e:	f004 fa6d 	bl	800772c <__errno>
 8003252:	4603      	mov	r3, r0
 8003254:	2216      	movs	r2, #22
 8003256:	601a      	str	r2, [r3, #0]
	return -1;
 8003258:	f04f 33ff 	mov.w	r3, #4294967295
}
 800325c:	4618      	mov	r0, r3
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <_exit>:

void _exit (int status)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800326c:	f04f 31ff 	mov.w	r1, #4294967295
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f7ff ffe7 	bl	8003244 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003276:	bf00      	nop
 8003278:	e7fd      	b.n	8003276 <_exit+0x12>

0800327a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800327a:	b580      	push	{r7, lr}
 800327c:	b086      	sub	sp, #24
 800327e:	af00      	add	r7, sp, #0
 8003280:	60f8      	str	r0, [r7, #12]
 8003282:	60b9      	str	r1, [r7, #8]
 8003284:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003286:	2300      	movs	r3, #0
 8003288:	617b      	str	r3, [r7, #20]
 800328a:	e00a      	b.n	80032a2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800328c:	f3af 8000 	nop.w
 8003290:	4601      	mov	r1, r0
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	1c5a      	adds	r2, r3, #1
 8003296:	60ba      	str	r2, [r7, #8]
 8003298:	b2ca      	uxtb	r2, r1
 800329a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	3301      	adds	r3, #1
 80032a0:	617b      	str	r3, [r7, #20]
 80032a2:	697a      	ldr	r2, [r7, #20]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	429a      	cmp	r2, r3
 80032a8:	dbf0      	blt.n	800328c <_read+0x12>
	}

return len;
 80032aa:	687b      	ldr	r3, [r7, #4]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3718      	adds	r7, #24
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032c0:	2300      	movs	r3, #0
 80032c2:	617b      	str	r3, [r7, #20]
 80032c4:	e009      	b.n	80032da <_write+0x26>
	{
		__io_putchar(*ptr++);
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	1c5a      	adds	r2, r3, #1
 80032ca:	60ba      	str	r2, [r7, #8]
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	3301      	adds	r3, #1
 80032d8:	617b      	str	r3, [r7, #20]
 80032da:	697a      	ldr	r2, [r7, #20]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	429a      	cmp	r2, r3
 80032e0:	dbf1      	blt.n	80032c6 <_write+0x12>
	}
	return len;
 80032e2:	687b      	ldr	r3, [r7, #4]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <_close>:

int _close(int file)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
	return -1;
 80032f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003314:	605a      	str	r2, [r3, #4]
	return 0;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <_isatty>:

int _isatty(int file)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
	return 1;
 800332c:	2301      	movs	r3, #1
}
 800332e:	4618      	mov	r0, r3
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800333a:	b480      	push	{r7}
 800333c:	b085      	sub	sp, #20
 800333e:	af00      	add	r7, sp, #0
 8003340:	60f8      	str	r0, [r7, #12]
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	607a      	str	r2, [r7, #4]
	return 0;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr

08003354 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b086      	sub	sp, #24
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800335c:	4a14      	ldr	r2, [pc, #80]	@ (80033b0 <_sbrk+0x5c>)
 800335e:	4b15      	ldr	r3, [pc, #84]	@ (80033b4 <_sbrk+0x60>)
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003368:	4b13      	ldr	r3, [pc, #76]	@ (80033b8 <_sbrk+0x64>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d102      	bne.n	8003376 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003370:	4b11      	ldr	r3, [pc, #68]	@ (80033b8 <_sbrk+0x64>)
 8003372:	4a12      	ldr	r2, [pc, #72]	@ (80033bc <_sbrk+0x68>)
 8003374:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003376:	4b10      	ldr	r3, [pc, #64]	@ (80033b8 <_sbrk+0x64>)
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4413      	add	r3, r2
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	429a      	cmp	r2, r3
 8003382:	d207      	bcs.n	8003394 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003384:	f004 f9d2 	bl	800772c <__errno>
 8003388:	4603      	mov	r3, r0
 800338a:	220c      	movs	r2, #12
 800338c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800338e:	f04f 33ff 	mov.w	r3, #4294967295
 8003392:	e009      	b.n	80033a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003394:	4b08      	ldr	r3, [pc, #32]	@ (80033b8 <_sbrk+0x64>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800339a:	4b07      	ldr	r3, [pc, #28]	@ (80033b8 <_sbrk+0x64>)
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4413      	add	r3, r2
 80033a2:	4a05      	ldr	r2, [pc, #20]	@ (80033b8 <_sbrk+0x64>)
 80033a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033a6:	68fb      	ldr	r3, [r7, #12]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	20020000 	.word	0x20020000
 80033b4:	00000400 	.word	0x00000400
 80033b8:	200009ac 	.word	0x200009ac
 80033bc:	20000b00 	.word	0x20000b00

080033c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033c4:	4b06      	ldr	r3, [pc, #24]	@ (80033e0 <SystemInit+0x20>)
 80033c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ca:	4a05      	ldr	r2, [pc, #20]	@ (80033e0 <SystemInit+0x20>)
 80033cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80033d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80033d4:	bf00      	nop
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	e000ed00 	.word	0xe000ed00

080033e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80033e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800341c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033e8:	480d      	ldr	r0, [pc, #52]	@ (8003420 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80033ea:	490e      	ldr	r1, [pc, #56]	@ (8003424 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80033ec:	4a0e      	ldr	r2, [pc, #56]	@ (8003428 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80033ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033f0:	e002      	b.n	80033f8 <LoopCopyDataInit>

080033f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033f6:	3304      	adds	r3, #4

080033f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033fc:	d3f9      	bcc.n	80033f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033fe:	4a0b      	ldr	r2, [pc, #44]	@ (800342c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003400:	4c0b      	ldr	r4, [pc, #44]	@ (8003430 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003404:	e001      	b.n	800340a <LoopFillZerobss>

08003406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003408:	3204      	adds	r2, #4

0800340a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800340a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800340c:	d3fb      	bcc.n	8003406 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800340e:	f7ff ffd7 	bl	80033c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003412:	f004 f991 	bl	8007738 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003416:	f7fe fae5 	bl	80019e4 <main>
  bx  lr    
 800341a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800341c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003424:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8003428:	0800a75c 	.word	0x0800a75c
  ldr r2, =_sbss
 800342c:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8003430:	20000b00 	.word	0x20000b00

08003434 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003434:	e7fe      	b.n	8003434 <ADC_IRQHandler>
	...

08003438 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800343c:	4b0e      	ldr	r3, [pc, #56]	@ (8003478 <HAL_Init+0x40>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a0d      	ldr	r2, [pc, #52]	@ (8003478 <HAL_Init+0x40>)
 8003442:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003446:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003448:	4b0b      	ldr	r3, [pc, #44]	@ (8003478 <HAL_Init+0x40>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a0a      	ldr	r2, [pc, #40]	@ (8003478 <HAL_Init+0x40>)
 800344e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003452:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003454:	4b08      	ldr	r3, [pc, #32]	@ (8003478 <HAL_Init+0x40>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a07      	ldr	r2, [pc, #28]	@ (8003478 <HAL_Init+0x40>)
 800345a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800345e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003460:	2003      	movs	r0, #3
 8003462:	f000 f94f 	bl	8003704 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003466:	200f      	movs	r0, #15
 8003468:	f000 f808 	bl	800347c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800346c:	f7ff fbee 	bl	8002c4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	40023c00 	.word	0x40023c00

0800347c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003484:	4b12      	ldr	r3, [pc, #72]	@ (80034d0 <HAL_InitTick+0x54>)
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	4b12      	ldr	r3, [pc, #72]	@ (80034d4 <HAL_InitTick+0x58>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	4619      	mov	r1, r3
 800348e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003492:	fbb3 f3f1 	udiv	r3, r3, r1
 8003496:	fbb2 f3f3 	udiv	r3, r2, r3
 800349a:	4618      	mov	r0, r3
 800349c:	f000 f967 	bl	800376e <HAL_SYSTICK_Config>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e00e      	b.n	80034c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b0f      	cmp	r3, #15
 80034ae:	d80a      	bhi.n	80034c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034b0:	2200      	movs	r2, #0
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	f04f 30ff 	mov.w	r0, #4294967295
 80034b8:	f000 f92f 	bl	800371a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034bc:	4a06      	ldr	r2, [pc, #24]	@ (80034d8 <HAL_InitTick+0x5c>)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
 80034c4:	e000      	b.n	80034c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	20000030 	.word	0x20000030
 80034d4:	20000038 	.word	0x20000038
 80034d8:	20000034 	.word	0x20000034

080034dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034e0:	4b06      	ldr	r3, [pc, #24]	@ (80034fc <HAL_IncTick+0x20>)
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	461a      	mov	r2, r3
 80034e6:	4b06      	ldr	r3, [pc, #24]	@ (8003500 <HAL_IncTick+0x24>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4413      	add	r3, r2
 80034ec:	4a04      	ldr	r2, [pc, #16]	@ (8003500 <HAL_IncTick+0x24>)
 80034ee:	6013      	str	r3, [r2, #0]
}
 80034f0:	bf00      	nop
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	20000038 	.word	0x20000038
 8003500:	200009b0 	.word	0x200009b0

08003504 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  return uwTick;
 8003508:	4b03      	ldr	r3, [pc, #12]	@ (8003518 <HAL_GetTick+0x14>)
 800350a:	681b      	ldr	r3, [r3, #0]
}
 800350c:	4618      	mov	r0, r3
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	200009b0 	.word	0x200009b0

0800351c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003524:	f7ff ffee 	bl	8003504 <HAL_GetTick>
 8003528:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003534:	d005      	beq.n	8003542 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003536:	4b0a      	ldr	r3, [pc, #40]	@ (8003560 <HAL_Delay+0x44>)
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	461a      	mov	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	4413      	add	r3, r2
 8003540:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003542:	bf00      	nop
 8003544:	f7ff ffde 	bl	8003504 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	429a      	cmp	r2, r3
 8003552:	d8f7      	bhi.n	8003544 <HAL_Delay+0x28>
  {
  }
}
 8003554:	bf00      	nop
 8003556:	bf00      	nop
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	20000038 	.word	0x20000038

08003564 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f003 0307 	and.w	r3, r3, #7
 8003572:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003574:	4b0c      	ldr	r3, [pc, #48]	@ (80035a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800357a:	68ba      	ldr	r2, [r7, #8]
 800357c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003580:	4013      	ands	r3, r2
 8003582:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800358c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003590:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003594:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003596:	4a04      	ldr	r2, [pc, #16]	@ (80035a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	60d3      	str	r3, [r2, #12]
}
 800359c:	bf00      	nop
 800359e:	3714      	adds	r7, #20
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr
 80035a8:	e000ed00 	.word	0xe000ed00

080035ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035b0:	4b04      	ldr	r3, [pc, #16]	@ (80035c4 <__NVIC_GetPriorityGrouping+0x18>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	0a1b      	lsrs	r3, r3, #8
 80035b6:	f003 0307 	and.w	r3, r3, #7
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr
 80035c4:	e000ed00 	.word	0xe000ed00

080035c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	db0b      	blt.n	80035f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035da:	79fb      	ldrb	r3, [r7, #7]
 80035dc:	f003 021f 	and.w	r2, r3, #31
 80035e0:	4907      	ldr	r1, [pc, #28]	@ (8003600 <__NVIC_EnableIRQ+0x38>)
 80035e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e6:	095b      	lsrs	r3, r3, #5
 80035e8:	2001      	movs	r0, #1
 80035ea:	fa00 f202 	lsl.w	r2, r0, r2
 80035ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	e000e100 	.word	0xe000e100

08003604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	4603      	mov	r3, r0
 800360c:	6039      	str	r1, [r7, #0]
 800360e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003614:	2b00      	cmp	r3, #0
 8003616:	db0a      	blt.n	800362e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	b2da      	uxtb	r2, r3
 800361c:	490c      	ldr	r1, [pc, #48]	@ (8003650 <__NVIC_SetPriority+0x4c>)
 800361e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003622:	0112      	lsls	r2, r2, #4
 8003624:	b2d2      	uxtb	r2, r2
 8003626:	440b      	add	r3, r1
 8003628:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800362c:	e00a      	b.n	8003644 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	b2da      	uxtb	r2, r3
 8003632:	4908      	ldr	r1, [pc, #32]	@ (8003654 <__NVIC_SetPriority+0x50>)
 8003634:	79fb      	ldrb	r3, [r7, #7]
 8003636:	f003 030f 	and.w	r3, r3, #15
 800363a:	3b04      	subs	r3, #4
 800363c:	0112      	lsls	r2, r2, #4
 800363e:	b2d2      	uxtb	r2, r2
 8003640:	440b      	add	r3, r1
 8003642:	761a      	strb	r2, [r3, #24]
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	e000e100 	.word	0xe000e100
 8003654:	e000ed00 	.word	0xe000ed00

08003658 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003658:	b480      	push	{r7}
 800365a:	b089      	sub	sp, #36	@ 0x24
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	f1c3 0307 	rsb	r3, r3, #7
 8003672:	2b04      	cmp	r3, #4
 8003674:	bf28      	it	cs
 8003676:	2304      	movcs	r3, #4
 8003678:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	3304      	adds	r3, #4
 800367e:	2b06      	cmp	r3, #6
 8003680:	d902      	bls.n	8003688 <NVIC_EncodePriority+0x30>
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	3b03      	subs	r3, #3
 8003686:	e000      	b.n	800368a <NVIC_EncodePriority+0x32>
 8003688:	2300      	movs	r3, #0
 800368a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800368c:	f04f 32ff 	mov.w	r2, #4294967295
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	fa02 f303 	lsl.w	r3, r2, r3
 8003696:	43da      	mvns	r2, r3
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	401a      	ands	r2, r3
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036a0:	f04f 31ff 	mov.w	r1, #4294967295
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	fa01 f303 	lsl.w	r3, r1, r3
 80036aa:	43d9      	mvns	r1, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036b0:	4313      	orrs	r3, r2
         );
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3724      	adds	r7, #36	@ 0x24
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
	...

080036c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3b01      	subs	r3, #1
 80036cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036d0:	d301      	bcc.n	80036d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036d2:	2301      	movs	r3, #1
 80036d4:	e00f      	b.n	80036f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003700 <SysTick_Config+0x40>)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3b01      	subs	r3, #1
 80036dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036de:	210f      	movs	r1, #15
 80036e0:	f04f 30ff 	mov.w	r0, #4294967295
 80036e4:	f7ff ff8e 	bl	8003604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036e8:	4b05      	ldr	r3, [pc, #20]	@ (8003700 <SysTick_Config+0x40>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036ee:	4b04      	ldr	r3, [pc, #16]	@ (8003700 <SysTick_Config+0x40>)
 80036f0:	2207      	movs	r2, #7
 80036f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	e000e010 	.word	0xe000e010

08003704 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7ff ff29 	bl	8003564 <__NVIC_SetPriorityGrouping>
}
 8003712:	bf00      	nop
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800371a:	b580      	push	{r7, lr}
 800371c:	b086      	sub	sp, #24
 800371e:	af00      	add	r7, sp, #0
 8003720:	4603      	mov	r3, r0
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	607a      	str	r2, [r7, #4]
 8003726:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003728:	2300      	movs	r3, #0
 800372a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800372c:	f7ff ff3e 	bl	80035ac <__NVIC_GetPriorityGrouping>
 8003730:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	68b9      	ldr	r1, [r7, #8]
 8003736:	6978      	ldr	r0, [r7, #20]
 8003738:	f7ff ff8e 	bl	8003658 <NVIC_EncodePriority>
 800373c:	4602      	mov	r2, r0
 800373e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003742:	4611      	mov	r1, r2
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff ff5d 	bl	8003604 <__NVIC_SetPriority>
}
 800374a:	bf00      	nop
 800374c:	3718      	adds	r7, #24
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	b082      	sub	sp, #8
 8003756:	af00      	add	r7, sp, #0
 8003758:	4603      	mov	r3, r0
 800375a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800375c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003760:	4618      	mov	r0, r3
 8003762:	f7ff ff31 	bl	80035c8 <__NVIC_EnableIRQ>
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b082      	sub	sp, #8
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7ff ffa2 	bl	80036c0 <SysTick_Config>
 800377c:	4603      	mov	r3, r0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b084      	sub	sp, #16
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003792:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003794:	f7ff feb6 	bl	8003504 <HAL_GetTick>
 8003798:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d008      	beq.n	80037b8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2280      	movs	r2, #128	@ 0x80
 80037aa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e052      	b.n	800385e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0216 	bic.w	r2, r2, #22
 80037c6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	695a      	ldr	r2, [r3, #20]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80037d6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d103      	bne.n	80037e8 <HAL_DMA_Abort+0x62>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d007      	beq.n	80037f8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f022 0208 	bic.w	r2, r2, #8
 80037f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0201 	bic.w	r2, r2, #1
 8003806:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003808:	e013      	b.n	8003832 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800380a:	f7ff fe7b 	bl	8003504 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b05      	cmp	r3, #5
 8003816:	d90c      	bls.n	8003832 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2220      	movs	r2, #32
 800381c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2203      	movs	r2, #3
 8003822:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e015      	b.n	800385e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b00      	cmp	r3, #0
 800383e:	d1e4      	bne.n	800380a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003844:	223f      	movs	r2, #63	@ 0x3f
 8003846:	409a      	lsls	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003866:	b480      	push	{r7}
 8003868:	b083      	sub	sp, #12
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b02      	cmp	r3, #2
 8003878:	d004      	beq.n	8003884 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2280      	movs	r2, #128	@ 0x80
 800387e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e00c      	b.n	800389e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2205      	movs	r2, #5
 8003888:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 0201 	bic.w	r2, r2, #1
 800389a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
	...

080038ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b089      	sub	sp, #36	@ 0x24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038b6:	2300      	movs	r3, #0
 80038b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038ba:	2300      	movs	r3, #0
 80038bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038be:	2300      	movs	r3, #0
 80038c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038c2:	2300      	movs	r3, #0
 80038c4:	61fb      	str	r3, [r7, #28]
 80038c6:	e16b      	b.n	8003ba0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038c8:	2201      	movs	r2, #1
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	4013      	ands	r3, r2
 80038da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	f040 815a 	bne.w	8003b9a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f003 0303 	and.w	r3, r3, #3
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d005      	beq.n	80038fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d130      	bne.n	8003960 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	005b      	lsls	r3, r3, #1
 8003908:	2203      	movs	r2, #3
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	43db      	mvns	r3, r3
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	4013      	ands	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	68da      	ldr	r2, [r3, #12]
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	fa02 f303 	lsl.w	r3, r2, r3
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	4313      	orrs	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003934:	2201      	movs	r2, #1
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	43db      	mvns	r3, r3
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4013      	ands	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	091b      	lsrs	r3, r3, #4
 800394a:	f003 0201 	and.w	r2, r3, #1
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	fa02 f303 	lsl.w	r3, r2, r3
 8003954:	69ba      	ldr	r2, [r7, #24]
 8003956:	4313      	orrs	r3, r2
 8003958:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f003 0303 	and.w	r3, r3, #3
 8003968:	2b03      	cmp	r3, #3
 800396a:	d017      	beq.n	800399c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	2203      	movs	r2, #3
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	43db      	mvns	r3, r3
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	4013      	ands	r3, r2
 8003982:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	689a      	ldr	r2, [r3, #8]
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	005b      	lsls	r3, r3, #1
 800398c:	fa02 f303 	lsl.w	r3, r2, r3
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	4313      	orrs	r3, r2
 8003994:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d123      	bne.n	80039f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	08da      	lsrs	r2, r3, #3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	3208      	adds	r2, #8
 80039b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	220f      	movs	r2, #15
 80039c0:	fa02 f303 	lsl.w	r3, r2, r3
 80039c4:	43db      	mvns	r3, r3
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	4013      	ands	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	691a      	ldr	r2, [r3, #16]
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	4313      	orrs	r3, r2
 80039e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	08da      	lsrs	r2, r3, #3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	3208      	adds	r2, #8
 80039ea:	69b9      	ldr	r1, [r7, #24]
 80039ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	2203      	movs	r2, #3
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	43db      	mvns	r3, r3
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	4013      	ands	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f003 0203 	and.w	r2, r3, #3
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 80b4 	beq.w	8003b9a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a32:	2300      	movs	r3, #0
 8003a34:	60fb      	str	r3, [r7, #12]
 8003a36:	4b60      	ldr	r3, [pc, #384]	@ (8003bb8 <HAL_GPIO_Init+0x30c>)
 8003a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3a:	4a5f      	ldr	r2, [pc, #380]	@ (8003bb8 <HAL_GPIO_Init+0x30c>)
 8003a3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a40:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a42:	4b5d      	ldr	r3, [pc, #372]	@ (8003bb8 <HAL_GPIO_Init+0x30c>)
 8003a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a4a:	60fb      	str	r3, [r7, #12]
 8003a4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a4e:	4a5b      	ldr	r2, [pc, #364]	@ (8003bbc <HAL_GPIO_Init+0x310>)
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	089b      	lsrs	r3, r3, #2
 8003a54:	3302      	adds	r3, #2
 8003a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	f003 0303 	and.w	r3, r3, #3
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	220f      	movs	r2, #15
 8003a66:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6a:	43db      	mvns	r3, r3
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	4013      	ands	r3, r2
 8003a70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a52      	ldr	r2, [pc, #328]	@ (8003bc0 <HAL_GPIO_Init+0x314>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d02b      	beq.n	8003ad2 <HAL_GPIO_Init+0x226>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a51      	ldr	r2, [pc, #324]	@ (8003bc4 <HAL_GPIO_Init+0x318>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d025      	beq.n	8003ace <HAL_GPIO_Init+0x222>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a50      	ldr	r2, [pc, #320]	@ (8003bc8 <HAL_GPIO_Init+0x31c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d01f      	beq.n	8003aca <HAL_GPIO_Init+0x21e>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a4f      	ldr	r2, [pc, #316]	@ (8003bcc <HAL_GPIO_Init+0x320>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d019      	beq.n	8003ac6 <HAL_GPIO_Init+0x21a>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a4e      	ldr	r2, [pc, #312]	@ (8003bd0 <HAL_GPIO_Init+0x324>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d013      	beq.n	8003ac2 <HAL_GPIO_Init+0x216>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a4d      	ldr	r2, [pc, #308]	@ (8003bd4 <HAL_GPIO_Init+0x328>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d00d      	beq.n	8003abe <HAL_GPIO_Init+0x212>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a4c      	ldr	r2, [pc, #304]	@ (8003bd8 <HAL_GPIO_Init+0x32c>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d007      	beq.n	8003aba <HAL_GPIO_Init+0x20e>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a4b      	ldr	r2, [pc, #300]	@ (8003bdc <HAL_GPIO_Init+0x330>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d101      	bne.n	8003ab6 <HAL_GPIO_Init+0x20a>
 8003ab2:	2307      	movs	r3, #7
 8003ab4:	e00e      	b.n	8003ad4 <HAL_GPIO_Init+0x228>
 8003ab6:	2308      	movs	r3, #8
 8003ab8:	e00c      	b.n	8003ad4 <HAL_GPIO_Init+0x228>
 8003aba:	2306      	movs	r3, #6
 8003abc:	e00a      	b.n	8003ad4 <HAL_GPIO_Init+0x228>
 8003abe:	2305      	movs	r3, #5
 8003ac0:	e008      	b.n	8003ad4 <HAL_GPIO_Init+0x228>
 8003ac2:	2304      	movs	r3, #4
 8003ac4:	e006      	b.n	8003ad4 <HAL_GPIO_Init+0x228>
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e004      	b.n	8003ad4 <HAL_GPIO_Init+0x228>
 8003aca:	2302      	movs	r3, #2
 8003acc:	e002      	b.n	8003ad4 <HAL_GPIO_Init+0x228>
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e000      	b.n	8003ad4 <HAL_GPIO_Init+0x228>
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	69fa      	ldr	r2, [r7, #28]
 8003ad6:	f002 0203 	and.w	r2, r2, #3
 8003ada:	0092      	lsls	r2, r2, #2
 8003adc:	4093      	lsls	r3, r2
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ae4:	4935      	ldr	r1, [pc, #212]	@ (8003bbc <HAL_GPIO_Init+0x310>)
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	089b      	lsrs	r3, r3, #2
 8003aea:	3302      	adds	r3, #2
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003af2:	4b3b      	ldr	r3, [pc, #236]	@ (8003be0 <HAL_GPIO_Init+0x334>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	43db      	mvns	r3, r3
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	4013      	ands	r3, r2
 8003b00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d003      	beq.n	8003b16 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b16:	4a32      	ldr	r2, [pc, #200]	@ (8003be0 <HAL_GPIO_Init+0x334>)
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b1c:	4b30      	ldr	r3, [pc, #192]	@ (8003be0 <HAL_GPIO_Init+0x334>)
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	43db      	mvns	r3, r3
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d003      	beq.n	8003b40 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b40:	4a27      	ldr	r2, [pc, #156]	@ (8003be0 <HAL_GPIO_Init+0x334>)
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b46:	4b26      	ldr	r3, [pc, #152]	@ (8003be0 <HAL_GPIO_Init+0x334>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	43db      	mvns	r3, r3
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	4013      	ands	r3, r2
 8003b54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d003      	beq.n	8003b6a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8003be0 <HAL_GPIO_Init+0x334>)
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b70:	4b1b      	ldr	r3, [pc, #108]	@ (8003be0 <HAL_GPIO_Init+0x334>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d003      	beq.n	8003b94 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b94:	4a12      	ldr	r2, [pc, #72]	@ (8003be0 <HAL_GPIO_Init+0x334>)
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	61fb      	str	r3, [r7, #28]
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	2b0f      	cmp	r3, #15
 8003ba4:	f67f ae90 	bls.w	80038c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ba8:	bf00      	nop
 8003baa:	bf00      	nop
 8003bac:	3724      	adds	r7, #36	@ 0x24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	40023800 	.word	0x40023800
 8003bbc:	40013800 	.word	0x40013800
 8003bc0:	40020000 	.word	0x40020000
 8003bc4:	40020400 	.word	0x40020400
 8003bc8:	40020800 	.word	0x40020800
 8003bcc:	40020c00 	.word	0x40020c00
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	40021400 	.word	0x40021400
 8003bd8:	40021800 	.word	0x40021800
 8003bdc:	40021c00 	.word	0x40021c00
 8003be0:	40013c00 	.word	0x40013c00

08003be4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	460b      	mov	r3, r1
 8003bee:	807b      	strh	r3, [r7, #2]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bf4:	787b      	ldrb	r3, [r7, #1]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d003      	beq.n	8003c02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bfa:	887a      	ldrh	r2, [r7, #2]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c00:	e003      	b.n	8003c0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c02:	887b      	ldrh	r3, [r7, #2]
 8003c04:	041a      	lsls	r2, r3, #16
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	619a      	str	r2, [r3, #24]
}
 8003c0a:	bf00      	nop
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr

08003c16 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b085      	sub	sp, #20
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
 8003c1e:	460b      	mov	r3, r1
 8003c20:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c28:	887a      	ldrh	r2, [r7, #2]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	041a      	lsls	r2, r3, #16
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	43d9      	mvns	r1, r3
 8003c34:	887b      	ldrh	r3, [r7, #2]
 8003c36:	400b      	ands	r3, r1
 8003c38:	431a      	orrs	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	619a      	str	r2, [r3, #24]
}
 8003c3e:	bf00      	nop
 8003c40:	3714      	adds	r7, #20
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
	...

08003c4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	4603      	mov	r3, r0
 8003c54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003c56:	4b08      	ldr	r3, [pc, #32]	@ (8003c78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c58:	695a      	ldr	r2, [r3, #20]
 8003c5a:	88fb      	ldrh	r3, [r7, #6]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d006      	beq.n	8003c70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c62:	4a05      	ldr	r2, [pc, #20]	@ (8003c78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c64:	88fb      	ldrh	r3, [r7, #6]
 8003c66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fd f960 	bl	8000f30 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c70:	bf00      	nop
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	40013c00 	.word	0x40013c00

08003c7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e12b      	b.n	8003ee6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d106      	bne.n	8003ca8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7ff f808 	bl	8002cb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2224      	movs	r2, #36	@ 0x24
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0201 	bic.w	r2, r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ce0:	f000 fda8 	bl	8004834 <HAL_RCC_GetPCLK1Freq>
 8003ce4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	4a81      	ldr	r2, [pc, #516]	@ (8003ef0 <HAL_I2C_Init+0x274>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d807      	bhi.n	8003d00 <HAL_I2C_Init+0x84>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	4a80      	ldr	r2, [pc, #512]	@ (8003ef4 <HAL_I2C_Init+0x278>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	bf94      	ite	ls
 8003cf8:	2301      	movls	r3, #1
 8003cfa:	2300      	movhi	r3, #0
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	e006      	b.n	8003d0e <HAL_I2C_Init+0x92>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	4a7d      	ldr	r2, [pc, #500]	@ (8003ef8 <HAL_I2C_Init+0x27c>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	bf94      	ite	ls
 8003d08:	2301      	movls	r3, #1
 8003d0a:	2300      	movhi	r3, #0
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e0e7      	b.n	8003ee6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	4a78      	ldr	r2, [pc, #480]	@ (8003efc <HAL_I2C_Init+0x280>)
 8003d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1e:	0c9b      	lsrs	r3, r3, #18
 8003d20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	430a      	orrs	r2, r1
 8003d34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	6a1b      	ldr	r3, [r3, #32]
 8003d3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	4a6a      	ldr	r2, [pc, #424]	@ (8003ef0 <HAL_I2C_Init+0x274>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d802      	bhi.n	8003d50 <HAL_I2C_Init+0xd4>
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	e009      	b.n	8003d64 <HAL_I2C_Init+0xe8>
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d56:	fb02 f303 	mul.w	r3, r2, r3
 8003d5a:	4a69      	ldr	r2, [pc, #420]	@ (8003f00 <HAL_I2C_Init+0x284>)
 8003d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d60:	099b      	lsrs	r3, r3, #6
 8003d62:	3301      	adds	r3, #1
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	6812      	ldr	r2, [r2, #0]
 8003d68:	430b      	orrs	r3, r1
 8003d6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	69db      	ldr	r3, [r3, #28]
 8003d72:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d76:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	495c      	ldr	r1, [pc, #368]	@ (8003ef0 <HAL_I2C_Init+0x274>)
 8003d80:	428b      	cmp	r3, r1
 8003d82:	d819      	bhi.n	8003db8 <HAL_I2C_Init+0x13c>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	1e59      	subs	r1, r3, #1
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	005b      	lsls	r3, r3, #1
 8003d8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d92:	1c59      	adds	r1, r3, #1
 8003d94:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003d98:	400b      	ands	r3, r1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00a      	beq.n	8003db4 <HAL_I2C_Init+0x138>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	1e59      	subs	r1, r3, #1
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	005b      	lsls	r3, r3, #1
 8003da8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dac:	3301      	adds	r3, #1
 8003dae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003db2:	e051      	b.n	8003e58 <HAL_I2C_Init+0x1dc>
 8003db4:	2304      	movs	r3, #4
 8003db6:	e04f      	b.n	8003e58 <HAL_I2C_Init+0x1dc>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d111      	bne.n	8003de4 <HAL_I2C_Init+0x168>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	1e58      	subs	r0, r3, #1
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6859      	ldr	r1, [r3, #4]
 8003dc8:	460b      	mov	r3, r1
 8003dca:	005b      	lsls	r3, r3, #1
 8003dcc:	440b      	add	r3, r1
 8003dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	bf0c      	ite	eq
 8003ddc:	2301      	moveq	r3, #1
 8003dde:	2300      	movne	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	e012      	b.n	8003e0a <HAL_I2C_Init+0x18e>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	1e58      	subs	r0, r3, #1
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6859      	ldr	r1, [r3, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	0099      	lsls	r1, r3, #2
 8003df4:	440b      	add	r3, r1
 8003df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	bf0c      	ite	eq
 8003e04:	2301      	moveq	r3, #1
 8003e06:	2300      	movne	r3, #0
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <HAL_I2C_Init+0x196>
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e022      	b.n	8003e58 <HAL_I2C_Init+0x1dc>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10e      	bne.n	8003e38 <HAL_I2C_Init+0x1bc>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	1e58      	subs	r0, r3, #1
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6859      	ldr	r1, [r3, #4]
 8003e22:	460b      	mov	r3, r1
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	440b      	add	r3, r1
 8003e28:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e36:	e00f      	b.n	8003e58 <HAL_I2C_Init+0x1dc>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	1e58      	subs	r0, r3, #1
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6859      	ldr	r1, [r3, #4]
 8003e40:	460b      	mov	r3, r1
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	440b      	add	r3, r1
 8003e46:	0099      	lsls	r1, r3, #2
 8003e48:	440b      	add	r3, r1
 8003e4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e4e:	3301      	adds	r3, #1
 8003e50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e58:	6879      	ldr	r1, [r7, #4]
 8003e5a:	6809      	ldr	r1, [r1, #0]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	69da      	ldr	r2, [r3, #28]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	431a      	orrs	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	6911      	ldr	r1, [r2, #16]
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	68d2      	ldr	r2, [r2, #12]
 8003e92:	4311      	orrs	r1, r2
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	6812      	ldr	r2, [r2, #0]
 8003e98:	430b      	orrs	r3, r1
 8003e9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	695a      	ldr	r2, [r3, #20]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	431a      	orrs	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	430a      	orrs	r2, r1
 8003eb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f042 0201 	orr.w	r2, r2, #1
 8003ec6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2220      	movs	r2, #32
 8003ed2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	000186a0 	.word	0x000186a0
 8003ef4:	001e847f 	.word	0x001e847f
 8003ef8:	003d08ff 	.word	0x003d08ff
 8003efc:	431bde83 	.word	0x431bde83
 8003f00:	10624dd3 	.word	0x10624dd3

08003f04 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003f0a:	4b06      	ldr	r3, [pc, #24]	@ (8003f24 <HAL_PWR_EnableBkUpAccess+0x20>)
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003f10:	4b05      	ldr	r3, [pc, #20]	@ (8003f28 <HAL_PWR_EnableBkUpAccess+0x24>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003f16:	687b      	ldr	r3, [r7, #4]
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr
 8003f24:	420e0020 	.word	0x420e0020
 8003f28:	40007000 	.word	0x40007000

08003f2c <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8003f32:	4b06      	ldr	r3, [pc, #24]	@ (8003f4c <HAL_PWR_DisableBkUpAccess+0x20>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003f38:	4b05      	ldr	r3, [pc, #20]	@ (8003f50 <HAL_PWR_DisableBkUpAccess+0x24>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003f3e:	687b      	ldr	r3, [r7, #4]
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr
 8003f4c:	420e0020 	.word	0x420e0020
 8003f50:	40007000 	.word	0x40007000

08003f54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e267      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d075      	beq.n	800405e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f72:	4b88      	ldr	r3, [pc, #544]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 030c 	and.w	r3, r3, #12
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d00c      	beq.n	8003f98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f7e:	4b85      	ldr	r3, [pc, #532]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f86:	2b08      	cmp	r3, #8
 8003f88:	d112      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f8a:	4b82      	ldr	r3, [pc, #520]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f96:	d10b      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f98:	4b7e      	ldr	r3, [pc, #504]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d05b      	beq.n	800405c <HAL_RCC_OscConfig+0x108>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d157      	bne.n	800405c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e242      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fb8:	d106      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x74>
 8003fba:	4b76      	ldr	r3, [pc, #472]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a75      	ldr	r2, [pc, #468]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	e01d      	b.n	8004004 <HAL_RCC_OscConfig+0xb0>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fd0:	d10c      	bne.n	8003fec <HAL_RCC_OscConfig+0x98>
 8003fd2:	4b70      	ldr	r3, [pc, #448]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a6f      	ldr	r2, [pc, #444]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	4b6d      	ldr	r3, [pc, #436]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a6c      	ldr	r2, [pc, #432]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe8:	6013      	str	r3, [r2, #0]
 8003fea:	e00b      	b.n	8004004 <HAL_RCC_OscConfig+0xb0>
 8003fec:	4b69      	ldr	r3, [pc, #420]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a68      	ldr	r2, [pc, #416]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003ff2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ff6:	6013      	str	r3, [r2, #0]
 8003ff8:	4b66      	ldr	r3, [pc, #408]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a65      	ldr	r2, [pc, #404]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003ffe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004002:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d013      	beq.n	8004034 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800400c:	f7ff fa7a 	bl	8003504 <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004014:	f7ff fa76 	bl	8003504 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b64      	cmp	r3, #100	@ 0x64
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e207      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004026:	4b5b      	ldr	r3, [pc, #364]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0f0      	beq.n	8004014 <HAL_RCC_OscConfig+0xc0>
 8004032:	e014      	b.n	800405e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004034:	f7ff fa66 	bl	8003504 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800403c:	f7ff fa62 	bl	8003504 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b64      	cmp	r3, #100	@ 0x64
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e1f3      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800404e:	4b51      	ldr	r3, [pc, #324]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f0      	bne.n	800403c <HAL_RCC_OscConfig+0xe8>
 800405a:	e000      	b.n	800405e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800405c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d063      	beq.n	8004132 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800406a:	4b4a      	ldr	r3, [pc, #296]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 030c 	and.w	r3, r3, #12
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00b      	beq.n	800408e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004076:	4b47      	ldr	r3, [pc, #284]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800407e:	2b08      	cmp	r3, #8
 8004080:	d11c      	bne.n	80040bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004082:	4b44      	ldr	r3, [pc, #272]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d116      	bne.n	80040bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800408e:	4b41      	ldr	r3, [pc, #260]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <HAL_RCC_OscConfig+0x152>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d001      	beq.n	80040a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e1c7      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	4937      	ldr	r1, [pc, #220]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ba:	e03a      	b.n	8004132 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d020      	beq.n	8004106 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040c4:	4b34      	ldr	r3, [pc, #208]	@ (8004198 <HAL_RCC_OscConfig+0x244>)
 80040c6:	2201      	movs	r2, #1
 80040c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ca:	f7ff fa1b 	bl	8003504 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040d2:	f7ff fa17 	bl	8003504 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e1a8      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e4:	4b2b      	ldr	r3, [pc, #172]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0f0      	beq.n	80040d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f0:	4b28      	ldr	r3, [pc, #160]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	4925      	ldr	r1, [pc, #148]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004100:	4313      	orrs	r3, r2
 8004102:	600b      	str	r3, [r1, #0]
 8004104:	e015      	b.n	8004132 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004106:	4b24      	ldr	r3, [pc, #144]	@ (8004198 <HAL_RCC_OscConfig+0x244>)
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410c:	f7ff f9fa 	bl	8003504 <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004114:	f7ff f9f6 	bl	8003504 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b02      	cmp	r3, #2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e187      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004126:	4b1b      	ldr	r3, [pc, #108]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1f0      	bne.n	8004114 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0308 	and.w	r3, r3, #8
 800413a:	2b00      	cmp	r3, #0
 800413c:	d036      	beq.n	80041ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d016      	beq.n	8004174 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004146:	4b15      	ldr	r3, [pc, #84]	@ (800419c <HAL_RCC_OscConfig+0x248>)
 8004148:	2201      	movs	r2, #1
 800414a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414c:	f7ff f9da 	bl	8003504 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004154:	f7ff f9d6 	bl	8003504 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e167      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004166:	4b0b      	ldr	r3, [pc, #44]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0f0      	beq.n	8004154 <HAL_RCC_OscConfig+0x200>
 8004172:	e01b      	b.n	80041ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004174:	4b09      	ldr	r3, [pc, #36]	@ (800419c <HAL_RCC_OscConfig+0x248>)
 8004176:	2200      	movs	r2, #0
 8004178:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800417a:	f7ff f9c3 	bl	8003504 <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004180:	e00e      	b.n	80041a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004182:	f7ff f9bf 	bl	8003504 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d907      	bls.n	80041a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e150      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
 8004194:	40023800 	.word	0x40023800
 8004198:	42470000 	.word	0x42470000
 800419c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041a0:	4b88      	ldr	r3, [pc, #544]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1ea      	bne.n	8004182 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 8097 	beq.w	80042e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ba:	2300      	movs	r3, #0
 80041bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041be:	4b81      	ldr	r3, [pc, #516]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10f      	bne.n	80041ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ca:	2300      	movs	r3, #0
 80041cc:	60bb      	str	r3, [r7, #8]
 80041ce:	4b7d      	ldr	r3, [pc, #500]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d2:	4a7c      	ldr	r2, [pc, #496]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80041da:	4b7a      	ldr	r3, [pc, #488]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e2:	60bb      	str	r3, [r7, #8]
 80041e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041e6:	2301      	movs	r3, #1
 80041e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ea:	4b77      	ldr	r3, [pc, #476]	@ (80043c8 <HAL_RCC_OscConfig+0x474>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d118      	bne.n	8004228 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041f6:	4b74      	ldr	r3, [pc, #464]	@ (80043c8 <HAL_RCC_OscConfig+0x474>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a73      	ldr	r2, [pc, #460]	@ (80043c8 <HAL_RCC_OscConfig+0x474>)
 80041fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004202:	f7ff f97f 	bl	8003504 <HAL_GetTick>
 8004206:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004208:	e008      	b.n	800421c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800420a:	f7ff f97b 	bl	8003504 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d901      	bls.n	800421c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e10c      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421c:	4b6a      	ldr	r3, [pc, #424]	@ (80043c8 <HAL_RCC_OscConfig+0x474>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004224:	2b00      	cmp	r3, #0
 8004226:	d0f0      	beq.n	800420a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	2b01      	cmp	r3, #1
 800422e:	d106      	bne.n	800423e <HAL_RCC_OscConfig+0x2ea>
 8004230:	4b64      	ldr	r3, [pc, #400]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004234:	4a63      	ldr	r2, [pc, #396]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004236:	f043 0301 	orr.w	r3, r3, #1
 800423a:	6713      	str	r3, [r2, #112]	@ 0x70
 800423c:	e01c      	b.n	8004278 <HAL_RCC_OscConfig+0x324>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	2b05      	cmp	r3, #5
 8004244:	d10c      	bne.n	8004260 <HAL_RCC_OscConfig+0x30c>
 8004246:	4b5f      	ldr	r3, [pc, #380]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424a:	4a5e      	ldr	r2, [pc, #376]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 800424c:	f043 0304 	orr.w	r3, r3, #4
 8004250:	6713      	str	r3, [r2, #112]	@ 0x70
 8004252:	4b5c      	ldr	r3, [pc, #368]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004256:	4a5b      	ldr	r2, [pc, #364]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	6713      	str	r3, [r2, #112]	@ 0x70
 800425e:	e00b      	b.n	8004278 <HAL_RCC_OscConfig+0x324>
 8004260:	4b58      	ldr	r3, [pc, #352]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004264:	4a57      	ldr	r2, [pc, #348]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004266:	f023 0301 	bic.w	r3, r3, #1
 800426a:	6713      	str	r3, [r2, #112]	@ 0x70
 800426c:	4b55      	ldr	r3, [pc, #340]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 800426e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004270:	4a54      	ldr	r2, [pc, #336]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004272:	f023 0304 	bic.w	r3, r3, #4
 8004276:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d015      	beq.n	80042ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004280:	f7ff f940 	bl	8003504 <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004286:	e00a      	b.n	800429e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004288:	f7ff f93c 	bl	8003504 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004296:	4293      	cmp	r3, r2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e0cb      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800429e:	4b49      	ldr	r3, [pc, #292]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0ee      	beq.n	8004288 <HAL_RCC_OscConfig+0x334>
 80042aa:	e014      	b.n	80042d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ac:	f7ff f92a 	bl	8003504 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042b2:	e00a      	b.n	80042ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042b4:	f7ff f926 	bl	8003504 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e0b5      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ca:	4b3e      	ldr	r3, [pc, #248]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1ee      	bne.n	80042b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042d6:	7dfb      	ldrb	r3, [r7, #23]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d105      	bne.n	80042e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042dc:	4b39      	ldr	r3, [pc, #228]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e0:	4a38      	ldr	r2, [pc, #224]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 80a1 	beq.w	8004434 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042f2:	4b34      	ldr	r3, [pc, #208]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f003 030c 	and.w	r3, r3, #12
 80042fa:	2b08      	cmp	r3, #8
 80042fc:	d05c      	beq.n	80043b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	2b02      	cmp	r3, #2
 8004304:	d141      	bne.n	800438a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004306:	4b31      	ldr	r3, [pc, #196]	@ (80043cc <HAL_RCC_OscConfig+0x478>)
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430c:	f7ff f8fa 	bl	8003504 <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004314:	f7ff f8f6 	bl	8003504 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e087      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004326:	4b27      	ldr	r3, [pc, #156]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1f0      	bne.n	8004314 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69da      	ldr	r2, [r3, #28]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004340:	019b      	lsls	r3, r3, #6
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004348:	085b      	lsrs	r3, r3, #1
 800434a:	3b01      	subs	r3, #1
 800434c:	041b      	lsls	r3, r3, #16
 800434e:	431a      	orrs	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	061b      	lsls	r3, r3, #24
 8004356:	491b      	ldr	r1, [pc, #108]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004358:	4313      	orrs	r3, r2
 800435a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800435c:	4b1b      	ldr	r3, [pc, #108]	@ (80043cc <HAL_RCC_OscConfig+0x478>)
 800435e:	2201      	movs	r2, #1
 8004360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004362:	f7ff f8cf 	bl	8003504 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800436a:	f7ff f8cb 	bl	8003504 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e05c      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800437c:	4b11      	ldr	r3, [pc, #68]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0f0      	beq.n	800436a <HAL_RCC_OscConfig+0x416>
 8004388:	e054      	b.n	8004434 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800438a:	4b10      	ldr	r3, [pc, #64]	@ (80043cc <HAL_RCC_OscConfig+0x478>)
 800438c:	2200      	movs	r2, #0
 800438e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004390:	f7ff f8b8 	bl	8003504 <HAL_GetTick>
 8004394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004396:	e008      	b.n	80043aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004398:	f7ff f8b4 	bl	8003504 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e045      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043aa:	4b06      	ldr	r3, [pc, #24]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1f0      	bne.n	8004398 <HAL_RCC_OscConfig+0x444>
 80043b6:	e03d      	b.n	8004434 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d107      	bne.n	80043d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e038      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
 80043c4:	40023800 	.word	0x40023800
 80043c8:	40007000 	.word	0x40007000
 80043cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004440 <HAL_RCC_OscConfig+0x4ec>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d028      	beq.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d121      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d11a      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004400:	4013      	ands	r3, r2
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004406:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004408:	4293      	cmp	r3, r2
 800440a:	d111      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004416:	085b      	lsrs	r3, r3, #1
 8004418:	3b01      	subs	r3, #1
 800441a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800441c:	429a      	cmp	r2, r3
 800441e:	d107      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800442c:	429a      	cmp	r2, r3
 800442e:	d001      	beq.n	8004434 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e000      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40023800 	.word	0x40023800

08004444 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e0cc      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004458:	4b68      	ldr	r3, [pc, #416]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	429a      	cmp	r2, r3
 8004464:	d90c      	bls.n	8004480 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004466:	4b65      	ldr	r3, [pc, #404]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	b2d2      	uxtb	r2, r2
 800446c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800446e:	4b63      	ldr	r3, [pc, #396]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0307 	and.w	r3, r3, #7
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	429a      	cmp	r2, r3
 800447a:	d001      	beq.n	8004480 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e0b8      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d020      	beq.n	80044ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0304 	and.w	r3, r3, #4
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004498:	4b59      	ldr	r3, [pc, #356]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	4a58      	ldr	r2, [pc, #352]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 800449e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80044a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0308 	and.w	r3, r3, #8
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d005      	beq.n	80044bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044b0:	4b53      	ldr	r3, [pc, #332]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	4a52      	ldr	r2, [pc, #328]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044bc:	4b50      	ldr	r3, [pc, #320]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	494d      	ldr	r1, [pc, #308]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d044      	beq.n	8004564 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d107      	bne.n	80044f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044e2:	4b47      	ldr	r3, [pc, #284]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d119      	bne.n	8004522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e07f      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d003      	beq.n	8004502 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044fe:	2b03      	cmp	r3, #3
 8004500:	d107      	bne.n	8004512 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004502:	4b3f      	ldr	r3, [pc, #252]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d109      	bne.n	8004522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e06f      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004512:	4b3b      	ldr	r3, [pc, #236]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e067      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004522:	4b37      	ldr	r3, [pc, #220]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f023 0203 	bic.w	r2, r3, #3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	4934      	ldr	r1, [pc, #208]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004530:	4313      	orrs	r3, r2
 8004532:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004534:	f7fe ffe6 	bl	8003504 <HAL_GetTick>
 8004538:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800453a:	e00a      	b.n	8004552 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800453c:	f7fe ffe2 	bl	8003504 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	f241 3288 	movw	r2, #5000	@ 0x1388
 800454a:	4293      	cmp	r3, r2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e04f      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004552:	4b2b      	ldr	r3, [pc, #172]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f003 020c 	and.w	r2, r3, #12
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	429a      	cmp	r2, r3
 8004562:	d1eb      	bne.n	800453c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004564:	4b25      	ldr	r3, [pc, #148]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0307 	and.w	r3, r3, #7
 800456c:	683a      	ldr	r2, [r7, #0]
 800456e:	429a      	cmp	r2, r3
 8004570:	d20c      	bcs.n	800458c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004572:	4b22      	ldr	r3, [pc, #136]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004574:	683a      	ldr	r2, [r7, #0]
 8004576:	b2d2      	uxtb	r2, r2
 8004578:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800457a:	4b20      	ldr	r3, [pc, #128]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0307 	and.w	r3, r3, #7
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	429a      	cmp	r2, r3
 8004586:	d001      	beq.n	800458c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e032      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0304 	and.w	r3, r3, #4
 8004594:	2b00      	cmp	r3, #0
 8004596:	d008      	beq.n	80045aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004598:	4b19      	ldr	r3, [pc, #100]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	4916      	ldr	r1, [pc, #88]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0308 	and.w	r3, r3, #8
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d009      	beq.n	80045ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045b6:	4b12      	ldr	r3, [pc, #72]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	490e      	ldr	r1, [pc, #56]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045ca:	f000 f821 	bl	8004610 <HAL_RCC_GetSysClockFreq>
 80045ce:	4602      	mov	r2, r0
 80045d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	091b      	lsrs	r3, r3, #4
 80045d6:	f003 030f 	and.w	r3, r3, #15
 80045da:	490a      	ldr	r1, [pc, #40]	@ (8004604 <HAL_RCC_ClockConfig+0x1c0>)
 80045dc:	5ccb      	ldrb	r3, [r1, r3]
 80045de:	fa22 f303 	lsr.w	r3, r2, r3
 80045e2:	4a09      	ldr	r2, [pc, #36]	@ (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 80045e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80045e6:	4b09      	ldr	r3, [pc, #36]	@ (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7fe ff46 	bl	800347c <HAL_InitTick>

  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	40023c00 	.word	0x40023c00
 8004600:	40023800 	.word	0x40023800
 8004604:	0800a3c0 	.word	0x0800a3c0
 8004608:	20000030 	.word	0x20000030
 800460c:	20000034 	.word	0x20000034

08004610 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004610:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004614:	b094      	sub	sp, #80	@ 0x50
 8004616:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004618:	2300      	movs	r3, #0
 800461a:	647b      	str	r3, [r7, #68]	@ 0x44
 800461c:	2300      	movs	r3, #0
 800461e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004620:	2300      	movs	r3, #0
 8004622:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004628:	4b79      	ldr	r3, [pc, #484]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f003 030c 	and.w	r3, r3, #12
 8004630:	2b08      	cmp	r3, #8
 8004632:	d00d      	beq.n	8004650 <HAL_RCC_GetSysClockFreq+0x40>
 8004634:	2b08      	cmp	r3, #8
 8004636:	f200 80e1 	bhi.w	80047fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800463a:	2b00      	cmp	r3, #0
 800463c:	d002      	beq.n	8004644 <HAL_RCC_GetSysClockFreq+0x34>
 800463e:	2b04      	cmp	r3, #4
 8004640:	d003      	beq.n	800464a <HAL_RCC_GetSysClockFreq+0x3a>
 8004642:	e0db      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004644:	4b73      	ldr	r3, [pc, #460]	@ (8004814 <HAL_RCC_GetSysClockFreq+0x204>)
 8004646:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004648:	e0db      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800464a:	4b73      	ldr	r3, [pc, #460]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x208>)
 800464c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800464e:	e0d8      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004650:	4b6f      	ldr	r3, [pc, #444]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004658:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800465a:	4b6d      	ldr	r3, [pc, #436]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d063      	beq.n	800472e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004666:	4b6a      	ldr	r3, [pc, #424]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	099b      	lsrs	r3, r3, #6
 800466c:	2200      	movs	r2, #0
 800466e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004670:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004674:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004678:	633b      	str	r3, [r7, #48]	@ 0x30
 800467a:	2300      	movs	r3, #0
 800467c:	637b      	str	r3, [r7, #52]	@ 0x34
 800467e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004682:	4622      	mov	r2, r4
 8004684:	462b      	mov	r3, r5
 8004686:	f04f 0000 	mov.w	r0, #0
 800468a:	f04f 0100 	mov.w	r1, #0
 800468e:	0159      	lsls	r1, r3, #5
 8004690:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004694:	0150      	lsls	r0, r2, #5
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	4621      	mov	r1, r4
 800469c:	1a51      	subs	r1, r2, r1
 800469e:	6139      	str	r1, [r7, #16]
 80046a0:	4629      	mov	r1, r5
 80046a2:	eb63 0301 	sbc.w	r3, r3, r1
 80046a6:	617b      	str	r3, [r7, #20]
 80046a8:	f04f 0200 	mov.w	r2, #0
 80046ac:	f04f 0300 	mov.w	r3, #0
 80046b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046b4:	4659      	mov	r1, fp
 80046b6:	018b      	lsls	r3, r1, #6
 80046b8:	4651      	mov	r1, sl
 80046ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046be:	4651      	mov	r1, sl
 80046c0:	018a      	lsls	r2, r1, #6
 80046c2:	4651      	mov	r1, sl
 80046c4:	ebb2 0801 	subs.w	r8, r2, r1
 80046c8:	4659      	mov	r1, fp
 80046ca:	eb63 0901 	sbc.w	r9, r3, r1
 80046ce:	f04f 0200 	mov.w	r2, #0
 80046d2:	f04f 0300 	mov.w	r3, #0
 80046d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046e2:	4690      	mov	r8, r2
 80046e4:	4699      	mov	r9, r3
 80046e6:	4623      	mov	r3, r4
 80046e8:	eb18 0303 	adds.w	r3, r8, r3
 80046ec:	60bb      	str	r3, [r7, #8]
 80046ee:	462b      	mov	r3, r5
 80046f0:	eb49 0303 	adc.w	r3, r9, r3
 80046f4:	60fb      	str	r3, [r7, #12]
 80046f6:	f04f 0200 	mov.w	r2, #0
 80046fa:	f04f 0300 	mov.w	r3, #0
 80046fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004702:	4629      	mov	r1, r5
 8004704:	024b      	lsls	r3, r1, #9
 8004706:	4621      	mov	r1, r4
 8004708:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800470c:	4621      	mov	r1, r4
 800470e:	024a      	lsls	r2, r1, #9
 8004710:	4610      	mov	r0, r2
 8004712:	4619      	mov	r1, r3
 8004714:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004716:	2200      	movs	r2, #0
 8004718:	62bb      	str	r3, [r7, #40]	@ 0x28
 800471a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800471c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004720:	f7fc fa42 	bl	8000ba8 <__aeabi_uldivmod>
 8004724:	4602      	mov	r2, r0
 8004726:	460b      	mov	r3, r1
 8004728:	4613      	mov	r3, r2
 800472a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800472c:	e058      	b.n	80047e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800472e:	4b38      	ldr	r3, [pc, #224]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	099b      	lsrs	r3, r3, #6
 8004734:	2200      	movs	r2, #0
 8004736:	4618      	mov	r0, r3
 8004738:	4611      	mov	r1, r2
 800473a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800473e:	623b      	str	r3, [r7, #32]
 8004740:	2300      	movs	r3, #0
 8004742:	627b      	str	r3, [r7, #36]	@ 0x24
 8004744:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004748:	4642      	mov	r2, r8
 800474a:	464b      	mov	r3, r9
 800474c:	f04f 0000 	mov.w	r0, #0
 8004750:	f04f 0100 	mov.w	r1, #0
 8004754:	0159      	lsls	r1, r3, #5
 8004756:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800475a:	0150      	lsls	r0, r2, #5
 800475c:	4602      	mov	r2, r0
 800475e:	460b      	mov	r3, r1
 8004760:	4641      	mov	r1, r8
 8004762:	ebb2 0a01 	subs.w	sl, r2, r1
 8004766:	4649      	mov	r1, r9
 8004768:	eb63 0b01 	sbc.w	fp, r3, r1
 800476c:	f04f 0200 	mov.w	r2, #0
 8004770:	f04f 0300 	mov.w	r3, #0
 8004774:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004778:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800477c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004780:	ebb2 040a 	subs.w	r4, r2, sl
 8004784:	eb63 050b 	sbc.w	r5, r3, fp
 8004788:	f04f 0200 	mov.w	r2, #0
 800478c:	f04f 0300 	mov.w	r3, #0
 8004790:	00eb      	lsls	r3, r5, #3
 8004792:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004796:	00e2      	lsls	r2, r4, #3
 8004798:	4614      	mov	r4, r2
 800479a:	461d      	mov	r5, r3
 800479c:	4643      	mov	r3, r8
 800479e:	18e3      	adds	r3, r4, r3
 80047a0:	603b      	str	r3, [r7, #0]
 80047a2:	464b      	mov	r3, r9
 80047a4:	eb45 0303 	adc.w	r3, r5, r3
 80047a8:	607b      	str	r3, [r7, #4]
 80047aa:	f04f 0200 	mov.w	r2, #0
 80047ae:	f04f 0300 	mov.w	r3, #0
 80047b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047b6:	4629      	mov	r1, r5
 80047b8:	028b      	lsls	r3, r1, #10
 80047ba:	4621      	mov	r1, r4
 80047bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047c0:	4621      	mov	r1, r4
 80047c2:	028a      	lsls	r2, r1, #10
 80047c4:	4610      	mov	r0, r2
 80047c6:	4619      	mov	r1, r3
 80047c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ca:	2200      	movs	r2, #0
 80047cc:	61bb      	str	r3, [r7, #24]
 80047ce:	61fa      	str	r2, [r7, #28]
 80047d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047d4:	f7fc f9e8 	bl	8000ba8 <__aeabi_uldivmod>
 80047d8:	4602      	mov	r2, r0
 80047da:	460b      	mov	r3, r1
 80047dc:	4613      	mov	r3, r2
 80047de:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	0c1b      	lsrs	r3, r3, #16
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	3301      	adds	r3, #1
 80047ec:	005b      	lsls	r3, r3, #1
 80047ee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80047f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047fa:	e002      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047fc:	4b05      	ldr	r3, [pc, #20]	@ (8004814 <HAL_RCC_GetSysClockFreq+0x204>)
 80047fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004800:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004802:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004804:	4618      	mov	r0, r3
 8004806:	3750      	adds	r7, #80	@ 0x50
 8004808:	46bd      	mov	sp, r7
 800480a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800480e:	bf00      	nop
 8004810:	40023800 	.word	0x40023800
 8004814:	00f42400 	.word	0x00f42400
 8004818:	007a1200 	.word	0x007a1200

0800481c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004820:	4b03      	ldr	r3, [pc, #12]	@ (8004830 <HAL_RCC_GetHCLKFreq+0x14>)
 8004822:	681b      	ldr	r3, [r3, #0]
}
 8004824:	4618      	mov	r0, r3
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	20000030 	.word	0x20000030

08004834 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004838:	f7ff fff0 	bl	800481c <HAL_RCC_GetHCLKFreq>
 800483c:	4602      	mov	r2, r0
 800483e:	4b05      	ldr	r3, [pc, #20]	@ (8004854 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	0a9b      	lsrs	r3, r3, #10
 8004844:	f003 0307 	and.w	r3, r3, #7
 8004848:	4903      	ldr	r1, [pc, #12]	@ (8004858 <HAL_RCC_GetPCLK1Freq+0x24>)
 800484a:	5ccb      	ldrb	r3, [r1, r3]
 800484c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004850:	4618      	mov	r0, r3
 8004852:	bd80      	pop	{r7, pc}
 8004854:	40023800 	.word	0x40023800
 8004858:	0800a3d0 	.word	0x0800a3d0

0800485c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004860:	f7ff ffdc 	bl	800481c <HAL_RCC_GetHCLKFreq>
 8004864:	4602      	mov	r2, r0
 8004866:	4b05      	ldr	r3, [pc, #20]	@ (800487c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	0b5b      	lsrs	r3, r3, #13
 800486c:	f003 0307 	and.w	r3, r3, #7
 8004870:	4903      	ldr	r1, [pc, #12]	@ (8004880 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004872:	5ccb      	ldrb	r3, [r1, r3]
 8004874:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004878:	4618      	mov	r0, r3
 800487a:	bd80      	pop	{r7, pc}
 800487c:	40023800 	.word	0x40023800
 8004880:	0800a3d0 	.word	0x0800a3d0

08004884 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e041      	b.n	800491a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d106      	bne.n	80048b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7fe fa4c 	bl	8002d48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	3304      	adds	r3, #4
 80048c0:	4619      	mov	r1, r3
 80048c2:	4610      	mov	r0, r2
 80048c4:	f000 fd5c 	bl	8005380 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3708      	adds	r7, #8
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}

08004922 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004922:	b580      	push	{r7, lr}
 8004924:	b082      	sub	sp, #8
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d101      	bne.n	8004934 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e041      	b.n	80049b8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800493a:	b2db      	uxtb	r3, r3
 800493c:	2b00      	cmp	r3, #0
 800493e:	d106      	bne.n	800494e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 f839 	bl	80049c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2202      	movs	r2, #2
 8004952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	3304      	adds	r3, #4
 800495e:	4619      	mov	r1, r3
 8004960:	4610      	mov	r0, r2
 8004962:	f000 fd0d 	bl	8005380 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2201      	movs	r2, #1
 800496a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3708      	adds	r7, #8
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d109      	bne.n	80049f8 <HAL_TIM_PWM_Start+0x24>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	bf14      	ite	ne
 80049f0:	2301      	movne	r3, #1
 80049f2:	2300      	moveq	r3, #0
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	e022      	b.n	8004a3e <HAL_TIM_PWM_Start+0x6a>
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	2b04      	cmp	r3, #4
 80049fc:	d109      	bne.n	8004a12 <HAL_TIM_PWM_Start+0x3e>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	bf14      	ite	ne
 8004a0a:	2301      	movne	r3, #1
 8004a0c:	2300      	moveq	r3, #0
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	e015      	b.n	8004a3e <HAL_TIM_PWM_Start+0x6a>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	d109      	bne.n	8004a2c <HAL_TIM_PWM_Start+0x58>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	bf14      	ite	ne
 8004a24:	2301      	movne	r3, #1
 8004a26:	2300      	moveq	r3, #0
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	e008      	b.n	8004a3e <HAL_TIM_PWM_Start+0x6a>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	bf14      	ite	ne
 8004a38:	2301      	movne	r3, #1
 8004a3a:	2300      	moveq	r3, #0
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d001      	beq.n	8004a46 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e07c      	b.n	8004b40 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d104      	bne.n	8004a56 <HAL_TIM_PWM_Start+0x82>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2202      	movs	r2, #2
 8004a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a54:	e013      	b.n	8004a7e <HAL_TIM_PWM_Start+0xaa>
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	2b04      	cmp	r3, #4
 8004a5a:	d104      	bne.n	8004a66 <HAL_TIM_PWM_Start+0x92>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2202      	movs	r2, #2
 8004a60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a64:	e00b      	b.n	8004a7e <HAL_TIM_PWM_Start+0xaa>
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b08      	cmp	r3, #8
 8004a6a:	d104      	bne.n	8004a76 <HAL_TIM_PWM_Start+0xa2>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a74:	e003      	b.n	8004a7e <HAL_TIM_PWM_Start+0xaa>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2202      	movs	r2, #2
 8004a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2201      	movs	r2, #1
 8004a84:	6839      	ldr	r1, [r7, #0]
 8004a86:	4618      	mov	r0, r3
 8004a88:	f000 ff64 	bl	8005954 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a2d      	ldr	r2, [pc, #180]	@ (8004b48 <HAL_TIM_PWM_Start+0x174>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d004      	beq.n	8004aa0 <HAL_TIM_PWM_Start+0xcc>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a2c      	ldr	r2, [pc, #176]	@ (8004b4c <HAL_TIM_PWM_Start+0x178>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d101      	bne.n	8004aa4 <HAL_TIM_PWM_Start+0xd0>
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e000      	b.n	8004aa6 <HAL_TIM_PWM_Start+0xd2>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d007      	beq.n	8004aba <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ab8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a22      	ldr	r2, [pc, #136]	@ (8004b48 <HAL_TIM_PWM_Start+0x174>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d022      	beq.n	8004b0a <HAL_TIM_PWM_Start+0x136>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004acc:	d01d      	beq.n	8004b0a <HAL_TIM_PWM_Start+0x136>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a1f      	ldr	r2, [pc, #124]	@ (8004b50 <HAL_TIM_PWM_Start+0x17c>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d018      	beq.n	8004b0a <HAL_TIM_PWM_Start+0x136>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a1d      	ldr	r2, [pc, #116]	@ (8004b54 <HAL_TIM_PWM_Start+0x180>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d013      	beq.n	8004b0a <HAL_TIM_PWM_Start+0x136>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a1c      	ldr	r2, [pc, #112]	@ (8004b58 <HAL_TIM_PWM_Start+0x184>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d00e      	beq.n	8004b0a <HAL_TIM_PWM_Start+0x136>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a16      	ldr	r2, [pc, #88]	@ (8004b4c <HAL_TIM_PWM_Start+0x178>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d009      	beq.n	8004b0a <HAL_TIM_PWM_Start+0x136>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a18      	ldr	r2, [pc, #96]	@ (8004b5c <HAL_TIM_PWM_Start+0x188>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d004      	beq.n	8004b0a <HAL_TIM_PWM_Start+0x136>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a16      	ldr	r2, [pc, #88]	@ (8004b60 <HAL_TIM_PWM_Start+0x18c>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d111      	bne.n	8004b2e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	f003 0307 	and.w	r3, r3, #7
 8004b14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2b06      	cmp	r3, #6
 8004b1a:	d010      	beq.n	8004b3e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f042 0201 	orr.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b2c:	e007      	b.n	8004b3e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f042 0201 	orr.w	r2, r2, #1
 8004b3c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3710      	adds	r7, #16
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	40010000 	.word	0x40010000
 8004b4c:	40010400 	.word	0x40010400
 8004b50:	40000400 	.word	0x40000400
 8004b54:	40000800 	.word	0x40000800
 8004b58:	40000c00 	.word	0x40000c00
 8004b5c:	40014000 	.word	0x40014000
 8004b60:	40001800 	.word	0x40001800

08004b64 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e097      	b.n	8004ca8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d106      	bne.n	8004b92 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f7fe f93f 	bl	8002e10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2202      	movs	r2, #2
 8004b96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6812      	ldr	r2, [r2, #0]
 8004ba4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ba8:	f023 0307 	bic.w	r3, r3, #7
 8004bac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	3304      	adds	r3, #4
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	4610      	mov	r0, r2
 8004bba:	f000 fbe1 	bl	8005380 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004be6:	f023 0303 	bic.w	r3, r3, #3
 8004bea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	021b      	lsls	r3, r3, #8
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004c04:	f023 030c 	bic.w	r3, r3, #12
 8004c08:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c10:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	68da      	ldr	r2, [r3, #12]
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	021b      	lsls	r3, r3, #8
 8004c20:	4313      	orrs	r3, r2
 8004c22:	693a      	ldr	r2, [r7, #16]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	011a      	lsls	r2, r3, #4
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	031b      	lsls	r3, r3, #12
 8004c34:	4313      	orrs	r3, r2
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004c42:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004c4a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685a      	ldr	r2, [r3, #4]
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	695b      	ldr	r3, [r3, #20]
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	4313      	orrs	r3, r2
 8004c58:	68fa      	ldr	r2, [r7, #12]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3718      	adds	r7, #24
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cc0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004cc8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cd0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004cd8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d110      	bne.n	8004d02 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ce0:	7bfb      	ldrb	r3, [r7, #15]
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d102      	bne.n	8004cec <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ce6:	7b7b      	ldrb	r3, [r7, #13]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d001      	beq.n	8004cf0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e089      	b.n	8004e04 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d00:	e031      	b.n	8004d66 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2b04      	cmp	r3, #4
 8004d06:	d110      	bne.n	8004d2a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d08:	7bbb      	ldrb	r3, [r7, #14]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d102      	bne.n	8004d14 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d0e:	7b3b      	ldrb	r3, [r7, #12]
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d001      	beq.n	8004d18 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e075      	b.n	8004e04 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2202      	movs	r2, #2
 8004d1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d28:	e01d      	b.n	8004d66 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d2a:	7bfb      	ldrb	r3, [r7, #15]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d108      	bne.n	8004d42 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d30:	7bbb      	ldrb	r3, [r7, #14]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d105      	bne.n	8004d42 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d36:	7b7b      	ldrb	r3, [r7, #13]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d102      	bne.n	8004d42 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d3c:	7b3b      	ldrb	r3, [r7, #12]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d001      	beq.n	8004d46 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e05e      	b.n	8004e04 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2202      	movs	r2, #2
 8004d4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2202      	movs	r2, #2
 8004d52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2202      	movs	r2, #2
 8004d5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2202      	movs	r2, #2
 8004d62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d003      	beq.n	8004d74 <HAL_TIM_Encoder_Start_IT+0xc4>
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	2b04      	cmp	r3, #4
 8004d70:	d010      	beq.n	8004d94 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004d72:	e01f      	b.n	8004db4 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	2100      	movs	r1, #0
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f000 fde9 	bl	8005954 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68da      	ldr	r2, [r3, #12]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f042 0202 	orr.w	r2, r2, #2
 8004d90:	60da      	str	r2, [r3, #12]
      break;
 8004d92:	e02e      	b.n	8004df2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	2104      	movs	r1, #4
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f000 fdd9 	bl	8005954 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	68da      	ldr	r2, [r3, #12]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f042 0204 	orr.w	r2, r2, #4
 8004db0:	60da      	str	r2, [r3, #12]
      break;
 8004db2:	e01e      	b.n	8004df2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2201      	movs	r2, #1
 8004dba:	2100      	movs	r1, #0
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f000 fdc9 	bl	8005954 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	2104      	movs	r1, #4
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 fdc2 	bl	8005954 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68da      	ldr	r2, [r3, #12]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f042 0202 	orr.w	r2, r2, #2
 8004dde:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68da      	ldr	r2, [r3, #12]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f042 0204 	orr.w	r2, r2, #4
 8004dee:	60da      	str	r2, [r3, #12]
      break;
 8004df0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f042 0201 	orr.w	r2, r2, #1
 8004e00:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	f003 0302 	and.w	r3, r3, #2
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	d122      	bne.n	8004e68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68db      	ldr	r3, [r3, #12]
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d11b      	bne.n	8004e68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f06f 0202 	mvn.w	r2, #2
 8004e38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	f003 0303 	and.w	r3, r3, #3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f7fc f840 	bl	8000ed4 <HAL_TIM_IC_CaptureCallback>
 8004e54:	e005      	b.n	8004e62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fa73 	bl	8005342 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fa7a 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	f003 0304 	and.w	r3, r3, #4
 8004e72:	2b04      	cmp	r3, #4
 8004e74:	d122      	bne.n	8004ebc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	f003 0304 	and.w	r3, r3, #4
 8004e80:	2b04      	cmp	r3, #4
 8004e82:	d11b      	bne.n	8004ebc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f06f 0204 	mvn.w	r2, #4
 8004e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2202      	movs	r2, #2
 8004e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d003      	beq.n	8004eaa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f7fc f816 	bl	8000ed4 <HAL_TIM_IC_CaptureCallback>
 8004ea8:	e005      	b.n	8004eb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 fa49 	bl	8005342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f000 fa50 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	f003 0308 	and.w	r3, r3, #8
 8004ec6:	2b08      	cmp	r3, #8
 8004ec8:	d122      	bne.n	8004f10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	f003 0308 	and.w	r3, r3, #8
 8004ed4:	2b08      	cmp	r3, #8
 8004ed6:	d11b      	bne.n	8004f10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f06f 0208 	mvn.w	r2, #8
 8004ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2204      	movs	r2, #4
 8004ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	69db      	ldr	r3, [r3, #28]
 8004eee:	f003 0303 	and.w	r3, r3, #3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f7fb ffec 	bl	8000ed4 <HAL_TIM_IC_CaptureCallback>
 8004efc:	e005      	b.n	8004f0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 fa1f 	bl	8005342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f000 fa26 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	f003 0310 	and.w	r3, r3, #16
 8004f1a:	2b10      	cmp	r3, #16
 8004f1c:	d122      	bne.n	8004f64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f003 0310 	and.w	r3, r3, #16
 8004f28:	2b10      	cmp	r3, #16
 8004f2a:	d11b      	bne.n	8004f64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f06f 0210 	mvn.w	r2, #16
 8004f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2208      	movs	r2, #8
 8004f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	69db      	ldr	r3, [r3, #28]
 8004f42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d003      	beq.n	8004f52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f7fb ffc2 	bl	8000ed4 <HAL_TIM_IC_CaptureCallback>
 8004f50:	e005      	b.n	8004f5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f9f5 	bl	8005342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 f9fc 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d10e      	bne.n	8004f90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	f003 0301 	and.w	r3, r3, #1
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d107      	bne.n	8004f90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f06f 0201 	mvn.w	r2, #1
 8004f88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 f9cf 	bl	800532e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f9a:	2b80      	cmp	r3, #128	@ 0x80
 8004f9c:	d10e      	bne.n	8004fbc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fa8:	2b80      	cmp	r3, #128	@ 0x80
 8004faa:	d107      	bne.n	8004fbc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 fdca 	bl	8005b50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fc6:	2b40      	cmp	r3, #64	@ 0x40
 8004fc8:	d10e      	bne.n	8004fe8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fd4:	2b40      	cmp	r3, #64	@ 0x40
 8004fd6:	d107      	bne.n	8004fe8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 f9c1 	bl	800536a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	f003 0320 	and.w	r3, r3, #32
 8004ff2:	2b20      	cmp	r3, #32
 8004ff4:	d10e      	bne.n	8005014 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	f003 0320 	and.w	r3, r3, #32
 8005000:	2b20      	cmp	r3, #32
 8005002:	d107      	bne.n	8005014 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f06f 0220 	mvn.w	r2, #32
 800500c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 fd94 	bl	8005b3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005014:	bf00      	nop
 8005016:	3708      	adds	r7, #8
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005032:	2b01      	cmp	r3, #1
 8005034:	d101      	bne.n	800503a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005036:	2302      	movs	r3, #2
 8005038:	e0ae      	b.n	8005198 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b0c      	cmp	r3, #12
 8005046:	f200 809f 	bhi.w	8005188 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800504a:	a201      	add	r2, pc, #4	@ (adr r2, 8005050 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800504c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005050:	08005085 	.word	0x08005085
 8005054:	08005189 	.word	0x08005189
 8005058:	08005189 	.word	0x08005189
 800505c:	08005189 	.word	0x08005189
 8005060:	080050c5 	.word	0x080050c5
 8005064:	08005189 	.word	0x08005189
 8005068:	08005189 	.word	0x08005189
 800506c:	08005189 	.word	0x08005189
 8005070:	08005107 	.word	0x08005107
 8005074:	08005189 	.word	0x08005189
 8005078:	08005189 	.word	0x08005189
 800507c:	08005189 	.word	0x08005189
 8005080:	08005147 	.word	0x08005147
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fa18 	bl	80054c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	699a      	ldr	r2, [r3, #24]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f042 0208 	orr.w	r2, r2, #8
 800509e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	699a      	ldr	r2, [r3, #24]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f022 0204 	bic.w	r2, r2, #4
 80050ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6999      	ldr	r1, [r3, #24]
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	691a      	ldr	r2, [r3, #16]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	619a      	str	r2, [r3, #24]
      break;
 80050c2:	e064      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68b9      	ldr	r1, [r7, #8]
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 fa68 	bl	80055a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	699a      	ldr	r2, [r3, #24]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	699a      	ldr	r2, [r3, #24]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6999      	ldr	r1, [r3, #24]
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	021a      	lsls	r2, r3, #8
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	430a      	orrs	r2, r1
 8005102:	619a      	str	r2, [r3, #24]
      break;
 8005104:	e043      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68b9      	ldr	r1, [r7, #8]
 800510c:	4618      	mov	r0, r3
 800510e:	f000 fabd 	bl	800568c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69da      	ldr	r2, [r3, #28]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f042 0208 	orr.w	r2, r2, #8
 8005120:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	69da      	ldr	r2, [r3, #28]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0204 	bic.w	r2, r2, #4
 8005130:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	69d9      	ldr	r1, [r3, #28]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	430a      	orrs	r2, r1
 8005142:	61da      	str	r2, [r3, #28]
      break;
 8005144:	e023      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68b9      	ldr	r1, [r7, #8]
 800514c:	4618      	mov	r0, r3
 800514e:	f000 fb11 	bl	8005774 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	69da      	ldr	r2, [r3, #28]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005160:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	69da      	ldr	r2, [r3, #28]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005170:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	69d9      	ldr	r1, [r3, #28]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	021a      	lsls	r2, r3, #8
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	430a      	orrs	r2, r1
 8005184:	61da      	str	r2, [r3, #28]
      break;
 8005186:	e002      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	75fb      	strb	r3, [r7, #23]
      break;
 800518c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005196:	7dfb      	ldrb	r3, [r7, #23]
}
 8005198:	4618      	mov	r0, r3
 800519a:	3718      	adds	r7, #24
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051aa:	2300      	movs	r3, #0
 80051ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d101      	bne.n	80051bc <HAL_TIM_ConfigClockSource+0x1c>
 80051b8:	2302      	movs	r3, #2
 80051ba:	e0b4      	b.n	8005326 <HAL_TIM_ConfigClockSource+0x186>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2202      	movs	r2, #2
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80051da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f4:	d03e      	beq.n	8005274 <HAL_TIM_ConfigClockSource+0xd4>
 80051f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051fa:	f200 8087 	bhi.w	800530c <HAL_TIM_ConfigClockSource+0x16c>
 80051fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005202:	f000 8086 	beq.w	8005312 <HAL_TIM_ConfigClockSource+0x172>
 8005206:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800520a:	d87f      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800520c:	2b70      	cmp	r3, #112	@ 0x70
 800520e:	d01a      	beq.n	8005246 <HAL_TIM_ConfigClockSource+0xa6>
 8005210:	2b70      	cmp	r3, #112	@ 0x70
 8005212:	d87b      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 8005214:	2b60      	cmp	r3, #96	@ 0x60
 8005216:	d050      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x11a>
 8005218:	2b60      	cmp	r3, #96	@ 0x60
 800521a:	d877      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800521c:	2b50      	cmp	r3, #80	@ 0x50
 800521e:	d03c      	beq.n	800529a <HAL_TIM_ConfigClockSource+0xfa>
 8005220:	2b50      	cmp	r3, #80	@ 0x50
 8005222:	d873      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 8005224:	2b40      	cmp	r3, #64	@ 0x40
 8005226:	d058      	beq.n	80052da <HAL_TIM_ConfigClockSource+0x13a>
 8005228:	2b40      	cmp	r3, #64	@ 0x40
 800522a:	d86f      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800522c:	2b30      	cmp	r3, #48	@ 0x30
 800522e:	d064      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005230:	2b30      	cmp	r3, #48	@ 0x30
 8005232:	d86b      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 8005234:	2b20      	cmp	r3, #32
 8005236:	d060      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005238:	2b20      	cmp	r3, #32
 800523a:	d867      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800523c:	2b00      	cmp	r3, #0
 800523e:	d05c      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005240:	2b10      	cmp	r3, #16
 8005242:	d05a      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005244:	e062      	b.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6818      	ldr	r0, [r3, #0]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	6899      	ldr	r1, [r3, #8]
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	f000 fb5d 	bl	8005914 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005268:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	609a      	str	r2, [r3, #8]
      break;
 8005272:	e04f      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6818      	ldr	r0, [r3, #0]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	6899      	ldr	r1, [r3, #8]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	f000 fb46 	bl	8005914 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005296:	609a      	str	r2, [r3, #8]
      break;
 8005298:	e03c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6818      	ldr	r0, [r3, #0]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	6859      	ldr	r1, [r3, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	461a      	mov	r2, r3
 80052a8:	f000 faba 	bl	8005820 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2150      	movs	r1, #80	@ 0x50
 80052b2:	4618      	mov	r0, r3
 80052b4:	f000 fb13 	bl	80058de <TIM_ITRx_SetConfig>
      break;
 80052b8:	e02c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6818      	ldr	r0, [r3, #0]
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	6859      	ldr	r1, [r3, #4]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	461a      	mov	r2, r3
 80052c8:	f000 fad9 	bl	800587e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2160      	movs	r1, #96	@ 0x60
 80052d2:	4618      	mov	r0, r3
 80052d4:	f000 fb03 	bl	80058de <TIM_ITRx_SetConfig>
      break;
 80052d8:	e01c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6818      	ldr	r0, [r3, #0]
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	6859      	ldr	r1, [r3, #4]
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	461a      	mov	r2, r3
 80052e8:	f000 fa9a 	bl	8005820 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2140      	movs	r1, #64	@ 0x40
 80052f2:	4618      	mov	r0, r3
 80052f4:	f000 faf3 	bl	80058de <TIM_ITRx_SetConfig>
      break;
 80052f8:	e00c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4619      	mov	r1, r3
 8005304:	4610      	mov	r0, r2
 8005306:	f000 faea 	bl	80058de <TIM_ITRx_SetConfig>
      break;
 800530a:	e003      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	73fb      	strb	r3, [r7, #15]
      break;
 8005310:	e000      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005312:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005324:	7bfb      	ldrb	r3, [r7, #15]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800534a:	bf00      	nop
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr

08005356 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005356:	b480      	push	{r7}
 8005358:	b083      	sub	sp, #12
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800535e:	bf00      	nop
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800536a:	b480      	push	{r7}
 800536c:	b083      	sub	sp, #12
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005372:	bf00      	nop
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
	...

08005380 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005380:	b480      	push	{r7}
 8005382:	b085      	sub	sp, #20
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a40      	ldr	r2, [pc, #256]	@ (8005494 <TIM_Base_SetConfig+0x114>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d013      	beq.n	80053c0 <TIM_Base_SetConfig+0x40>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800539e:	d00f      	beq.n	80053c0 <TIM_Base_SetConfig+0x40>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a3d      	ldr	r2, [pc, #244]	@ (8005498 <TIM_Base_SetConfig+0x118>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d00b      	beq.n	80053c0 <TIM_Base_SetConfig+0x40>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a3c      	ldr	r2, [pc, #240]	@ (800549c <TIM_Base_SetConfig+0x11c>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d007      	beq.n	80053c0 <TIM_Base_SetConfig+0x40>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a3b      	ldr	r2, [pc, #236]	@ (80054a0 <TIM_Base_SetConfig+0x120>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d003      	beq.n	80053c0 <TIM_Base_SetConfig+0x40>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a3a      	ldr	r2, [pc, #232]	@ (80054a4 <TIM_Base_SetConfig+0x124>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d108      	bne.n	80053d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a2f      	ldr	r2, [pc, #188]	@ (8005494 <TIM_Base_SetConfig+0x114>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d02b      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053e0:	d027      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a2c      	ldr	r2, [pc, #176]	@ (8005498 <TIM_Base_SetConfig+0x118>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d023      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a2b      	ldr	r2, [pc, #172]	@ (800549c <TIM_Base_SetConfig+0x11c>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d01f      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a2a      	ldr	r2, [pc, #168]	@ (80054a0 <TIM_Base_SetConfig+0x120>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d01b      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a29      	ldr	r2, [pc, #164]	@ (80054a4 <TIM_Base_SetConfig+0x124>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d017      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a28      	ldr	r2, [pc, #160]	@ (80054a8 <TIM_Base_SetConfig+0x128>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d013      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a27      	ldr	r2, [pc, #156]	@ (80054ac <TIM_Base_SetConfig+0x12c>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d00f      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a26      	ldr	r2, [pc, #152]	@ (80054b0 <TIM_Base_SetConfig+0x130>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d00b      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a25      	ldr	r2, [pc, #148]	@ (80054b4 <TIM_Base_SetConfig+0x134>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d007      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a24      	ldr	r2, [pc, #144]	@ (80054b8 <TIM_Base_SetConfig+0x138>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d003      	beq.n	8005432 <TIM_Base_SetConfig+0xb2>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a23      	ldr	r2, [pc, #140]	@ (80054bc <TIM_Base_SetConfig+0x13c>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d108      	bne.n	8005444 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	4313      	orrs	r3, r2
 8005442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	695b      	ldr	r3, [r3, #20]
 800544e:	4313      	orrs	r3, r2
 8005450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	68fa      	ldr	r2, [r7, #12]
 8005456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	689a      	ldr	r2, [r3, #8]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a0a      	ldr	r2, [pc, #40]	@ (8005494 <TIM_Base_SetConfig+0x114>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d003      	beq.n	8005478 <TIM_Base_SetConfig+0xf8>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a0c      	ldr	r2, [pc, #48]	@ (80054a4 <TIM_Base_SetConfig+0x124>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d103      	bne.n	8005480 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	691a      	ldr	r2, [r3, #16]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	615a      	str	r2, [r3, #20]
}
 8005486:	bf00      	nop
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	40010000 	.word	0x40010000
 8005498:	40000400 	.word	0x40000400
 800549c:	40000800 	.word	0x40000800
 80054a0:	40000c00 	.word	0x40000c00
 80054a4:	40010400 	.word	0x40010400
 80054a8:	40014000 	.word	0x40014000
 80054ac:	40014400 	.word	0x40014400
 80054b0:	40014800 	.word	0x40014800
 80054b4:	40001800 	.word	0x40001800
 80054b8:	40001c00 	.word	0x40001c00
 80054bc:	40002000 	.word	0x40002000

080054c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b087      	sub	sp, #28
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	f023 0201 	bic.w	r2, r3, #1
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 0303 	bic.w	r3, r3, #3
 80054f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f023 0302 	bic.w	r3, r3, #2
 8005508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4313      	orrs	r3, r2
 8005512:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a20      	ldr	r2, [pc, #128]	@ (8005598 <TIM_OC1_SetConfig+0xd8>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d003      	beq.n	8005524 <TIM_OC1_SetConfig+0x64>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a1f      	ldr	r2, [pc, #124]	@ (800559c <TIM_OC1_SetConfig+0xdc>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d10c      	bne.n	800553e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	f023 0308 	bic.w	r3, r3, #8
 800552a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	4313      	orrs	r3, r2
 8005534:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	f023 0304 	bic.w	r3, r3, #4
 800553c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a15      	ldr	r2, [pc, #84]	@ (8005598 <TIM_OC1_SetConfig+0xd8>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d003      	beq.n	800554e <TIM_OC1_SetConfig+0x8e>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a14      	ldr	r2, [pc, #80]	@ (800559c <TIM_OC1_SetConfig+0xdc>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d111      	bne.n	8005572 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005554:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800555c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	4313      	orrs	r3, r2
 8005566:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	699b      	ldr	r3, [r3, #24]
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	4313      	orrs	r3, r2
 8005570:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	693a      	ldr	r2, [r7, #16]
 8005576:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	685a      	ldr	r2, [r3, #4]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	697a      	ldr	r2, [r7, #20]
 800558a:	621a      	str	r2, [r3, #32]
}
 800558c:	bf00      	nop
 800558e:	371c      	adds	r7, #28
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr
 8005598:	40010000 	.word	0x40010000
 800559c:	40010400 	.word	0x40010400

080055a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b087      	sub	sp, #28
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	f023 0210 	bic.w	r2, r3, #16
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a1b      	ldr	r3, [r3, #32]
 80055ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	021b      	lsls	r3, r3, #8
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	f023 0320 	bic.w	r3, r3, #32
 80055ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	011b      	lsls	r3, r3, #4
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a22      	ldr	r2, [pc, #136]	@ (8005684 <TIM_OC2_SetConfig+0xe4>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d003      	beq.n	8005608 <TIM_OC2_SetConfig+0x68>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a21      	ldr	r2, [pc, #132]	@ (8005688 <TIM_OC2_SetConfig+0xe8>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d10d      	bne.n	8005624 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800560e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	011b      	lsls	r3, r3, #4
 8005616:	697a      	ldr	r2, [r7, #20]
 8005618:	4313      	orrs	r3, r2
 800561a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005622:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a17      	ldr	r2, [pc, #92]	@ (8005684 <TIM_OC2_SetConfig+0xe4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d003      	beq.n	8005634 <TIM_OC2_SetConfig+0x94>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a16      	ldr	r2, [pc, #88]	@ (8005688 <TIM_OC2_SetConfig+0xe8>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d113      	bne.n	800565c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800563a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005642:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	695b      	ldr	r3, [r3, #20]
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	4313      	orrs	r3, r2
 800564e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	4313      	orrs	r3, r2
 800565a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	693a      	ldr	r2, [r7, #16]
 8005660:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685a      	ldr	r2, [r3, #4]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	621a      	str	r2, [r3, #32]
}
 8005676:	bf00      	nop
 8005678:	371c      	adds	r7, #28
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	40010000 	.word	0x40010000
 8005688:	40010400 	.word	0x40010400

0800568c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800568c:	b480      	push	{r7}
 800568e:	b087      	sub	sp, #28
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a1b      	ldr	r3, [r3, #32]
 800569a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	69db      	ldr	r3, [r3, #28]
 80056b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f023 0303 	bic.w	r3, r3, #3
 80056c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	021b      	lsls	r3, r3, #8
 80056dc:	697a      	ldr	r2, [r7, #20]
 80056de:	4313      	orrs	r3, r2
 80056e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a21      	ldr	r2, [pc, #132]	@ (800576c <TIM_OC3_SetConfig+0xe0>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d003      	beq.n	80056f2 <TIM_OC3_SetConfig+0x66>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a20      	ldr	r2, [pc, #128]	@ (8005770 <TIM_OC3_SetConfig+0xe4>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d10d      	bne.n	800570e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	68db      	ldr	r3, [r3, #12]
 80056fe:	021b      	lsls	r3, r3, #8
 8005700:	697a      	ldr	r2, [r7, #20]
 8005702:	4313      	orrs	r3, r2
 8005704:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800570c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a16      	ldr	r2, [pc, #88]	@ (800576c <TIM_OC3_SetConfig+0xe0>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d003      	beq.n	800571e <TIM_OC3_SetConfig+0x92>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a15      	ldr	r2, [pc, #84]	@ (8005770 <TIM_OC3_SetConfig+0xe4>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d113      	bne.n	8005746 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005724:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800572c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	011b      	lsls	r3, r3, #4
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	4313      	orrs	r3, r2
 8005738:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	011b      	lsls	r3, r3, #4
 8005740:	693a      	ldr	r2, [r7, #16]
 8005742:	4313      	orrs	r3, r2
 8005744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	68fa      	ldr	r2, [r7, #12]
 8005750:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	697a      	ldr	r2, [r7, #20]
 800575e:	621a      	str	r2, [r3, #32]
}
 8005760:	bf00      	nop
 8005762:	371c      	adds	r7, #28
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr
 800576c:	40010000 	.word	0x40010000
 8005770:	40010400 	.word	0x40010400

08005774 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005774:	b480      	push	{r7}
 8005776:	b087      	sub	sp, #28
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a1b      	ldr	r3, [r3, #32]
 8005782:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	69db      	ldr	r3, [r3, #28]
 800579a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	021b      	lsls	r3, r3, #8
 80057b2:	68fa      	ldr	r2, [r7, #12]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	031b      	lsls	r3, r3, #12
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a12      	ldr	r2, [pc, #72]	@ (8005818 <TIM_OC4_SetConfig+0xa4>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d003      	beq.n	80057dc <TIM_OC4_SetConfig+0x68>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a11      	ldr	r2, [pc, #68]	@ (800581c <TIM_OC4_SetConfig+0xa8>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d109      	bne.n	80057f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	695b      	ldr	r3, [r3, #20]
 80057e8:	019b      	lsls	r3, r3, #6
 80057ea:	697a      	ldr	r2, [r7, #20]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	697a      	ldr	r2, [r7, #20]
 80057f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685a      	ldr	r2, [r3, #4]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	621a      	str	r2, [r3, #32]
}
 800580a:	bf00      	nop
 800580c:	371c      	adds	r7, #28
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	40010000 	.word	0x40010000
 800581c:	40010400 	.word	0x40010400

08005820 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005820:	b480      	push	{r7}
 8005822:	b087      	sub	sp, #28
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6a1b      	ldr	r3, [r3, #32]
 8005830:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	f023 0201 	bic.w	r2, r3, #1
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800584a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	011b      	lsls	r3, r3, #4
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	4313      	orrs	r3, r2
 8005854:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f023 030a 	bic.w	r3, r3, #10
 800585c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800585e:	697a      	ldr	r2, [r7, #20]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	4313      	orrs	r3, r2
 8005864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	697a      	ldr	r2, [r7, #20]
 8005870:	621a      	str	r2, [r3, #32]
}
 8005872:	bf00      	nop
 8005874:	371c      	adds	r7, #28
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr

0800587e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800587e:	b480      	push	{r7}
 8005880:	b087      	sub	sp, #28
 8005882:	af00      	add	r7, sp, #0
 8005884:	60f8      	str	r0, [r7, #12]
 8005886:	60b9      	str	r1, [r7, #8]
 8005888:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	f023 0210 	bic.w	r2, r3, #16
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6a1b      	ldr	r3, [r3, #32]
 80058a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	031b      	lsls	r3, r3, #12
 80058ae:	697a      	ldr	r2, [r7, #20]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80058ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	011b      	lsls	r3, r3, #4
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	697a      	ldr	r2, [r7, #20]
 80058ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	621a      	str	r2, [r3, #32]
}
 80058d2:	bf00      	nop
 80058d4:	371c      	adds	r7, #28
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr

080058de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058de:	b480      	push	{r7}
 80058e0:	b085      	sub	sp, #20
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
 80058e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058f6:	683a      	ldr	r2, [r7, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	f043 0307 	orr.w	r3, r3, #7
 8005900:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	609a      	str	r2, [r3, #8]
}
 8005908:	bf00      	nop
 800590a:	3714      	adds	r7, #20
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
 8005920:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800592e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	021a      	lsls	r2, r3, #8
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	431a      	orrs	r2, r3
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	4313      	orrs	r3, r2
 800593c:	697a      	ldr	r2, [r7, #20]
 800593e:	4313      	orrs	r3, r2
 8005940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	697a      	ldr	r2, [r7, #20]
 8005946:	609a      	str	r2, [r3, #8]
}
 8005948:	bf00      	nop
 800594a:	371c      	adds	r7, #28
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005954:	b480      	push	{r7}
 8005956:	b087      	sub	sp, #28
 8005958:	af00      	add	r7, sp, #0
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f003 031f 	and.w	r3, r3, #31
 8005966:	2201      	movs	r2, #1
 8005968:	fa02 f303 	lsl.w	r3, r2, r3
 800596c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6a1a      	ldr	r2, [r3, #32]
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	43db      	mvns	r3, r3
 8005976:	401a      	ands	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6a1a      	ldr	r2, [r3, #32]
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	f003 031f 	and.w	r3, r3, #31
 8005986:	6879      	ldr	r1, [r7, #4]
 8005988:	fa01 f303 	lsl.w	r3, r1, r3
 800598c:	431a      	orrs	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	621a      	str	r2, [r3, #32]
}
 8005992:	bf00      	nop
 8005994:	371c      	adds	r7, #28
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
	...

080059a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d101      	bne.n	80059b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059b4:	2302      	movs	r3, #2
 80059b6:	e05a      	b.n	8005a6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2202      	movs	r2, #2
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a21      	ldr	r2, [pc, #132]	@ (8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d022      	beq.n	8005a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a04:	d01d      	beq.n	8005a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a1d      	ldr	r2, [pc, #116]	@ (8005a80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d018      	beq.n	8005a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a1b      	ldr	r2, [pc, #108]	@ (8005a84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d013      	beq.n	8005a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a1a      	ldr	r2, [pc, #104]	@ (8005a88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d00e      	beq.n	8005a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a18      	ldr	r2, [pc, #96]	@ (8005a8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d009      	beq.n	8005a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a17      	ldr	r2, [pc, #92]	@ (8005a90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d004      	beq.n	8005a42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a15      	ldr	r2, [pc, #84]	@ (8005a94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d10c      	bne.n	8005a5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	68ba      	ldr	r2, [r7, #8]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68ba      	ldr	r2, [r7, #8]
 8005a5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3714      	adds	r7, #20
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr
 8005a7a:	bf00      	nop
 8005a7c:	40010000 	.word	0x40010000
 8005a80:	40000400 	.word	0x40000400
 8005a84:	40000800 	.word	0x40000800
 8005a88:	40000c00 	.word	0x40000c00
 8005a8c:	40010400 	.word	0x40010400
 8005a90:	40014000 	.word	0x40014000
 8005a94:	40001800 	.word	0x40001800

08005a98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d101      	bne.n	8005ab4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	e03d      	b.n	8005b30 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	695b      	ldr	r3, [r3, #20]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	69db      	ldr	r3, [r3, #28]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3714      	adds	r7, #20
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e03f      	b.n	8005bf6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d106      	bne.n	8005b90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f7fd fa6c 	bl	8003068 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2224      	movs	r2, #36	@ 0x24
 8005b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ba6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f000 fd7b 	bl	80066a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	691a      	ldr	r2, [r3, #16]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005bbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	695a      	ldr	r2, [r3, #20]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005bcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	68da      	ldr	r2, [r3, #12]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005bdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2220      	movs	r2, #32
 8005be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2220      	movs	r2, #32
 8005bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3708      	adds	r7, #8
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}

08005bfe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bfe:	b580      	push	{r7, lr}
 8005c00:	b08a      	sub	sp, #40	@ 0x28
 8005c02:	af02      	add	r7, sp, #8
 8005c04:	60f8      	str	r0, [r7, #12]
 8005c06:	60b9      	str	r1, [r7, #8]
 8005c08:	603b      	str	r3, [r7, #0]
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b20      	cmp	r3, #32
 8005c1c:	d17c      	bne.n	8005d18 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d002      	beq.n	8005c2a <HAL_UART_Transmit+0x2c>
 8005c24:	88fb      	ldrh	r3, [r7, #6]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d101      	bne.n	8005c2e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e075      	b.n	8005d1a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d101      	bne.n	8005c3c <HAL_UART_Transmit+0x3e>
 8005c38:	2302      	movs	r3, #2
 8005c3a:	e06e      	b.n	8005d1a <HAL_UART_Transmit+0x11c>
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2200      	movs	r2, #0
 8005c48:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2221      	movs	r2, #33	@ 0x21
 8005c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c52:	f7fd fc57 	bl	8003504 <HAL_GetTick>
 8005c56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	88fa      	ldrh	r2, [r7, #6]
 8005c5c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	88fa      	ldrh	r2, [r7, #6]
 8005c62:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c6c:	d108      	bne.n	8005c80 <HAL_UART_Transmit+0x82>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d104      	bne.n	8005c80 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005c76:	2300      	movs	r3, #0
 8005c78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	61bb      	str	r3, [r7, #24]
 8005c7e:	e003      	b.n	8005c88 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c84:	2300      	movs	r3, #0
 8005c86:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8005c90:	e02a      	b.n	8005ce8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	9300      	str	r3, [sp, #0]
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	2180      	movs	r1, #128	@ 0x80
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	f000 faf9 	bl	8006294 <UART_WaitOnFlagUntilTimeout>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	e036      	b.n	8005d1a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10b      	bne.n	8005cca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	881b      	ldrh	r3, [r3, #0]
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	3302      	adds	r3, #2
 8005cc6:	61bb      	str	r3, [r7, #24]
 8005cc8:	e007      	b.n	8005cda <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	781a      	ldrb	r2, [r3, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	b29a      	uxth	r2, r3
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d1cf      	bne.n	8005c92 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	9300      	str	r3, [sp, #0]
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2140      	movs	r1, #64	@ 0x40
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f000 fac9 	bl	8006294 <UART_WaitOnFlagUntilTimeout>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d001      	beq.n	8005d0c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e006      	b.n	8005d1a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2220      	movs	r2, #32
 8005d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005d14:	2300      	movs	r3, #0
 8005d16:	e000      	b.n	8005d1a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005d18:	2302      	movs	r3, #2
  }
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3720      	adds	r7, #32
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
	...

08005d24 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b0ba      	sub	sp, #232	@ 0xe8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	695b      	ldr	r3, [r3, #20]
 8005d46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005d50:	2300      	movs	r3, #0
 8005d52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d5a:	f003 030f 	and.w	r3, r3, #15
 8005d5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005d62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10f      	bne.n	8005d8a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d6e:	f003 0320 	and.w	r3, r3, #32
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d009      	beq.n	8005d8a <HAL_UART_IRQHandler+0x66>
 8005d76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d7a:	f003 0320 	and.w	r3, r3, #32
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d003      	beq.n	8005d8a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 fbd3 	bl	800652e <UART_Receive_IT>
      return;
 8005d88:	e256      	b.n	8006238 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	f000 80de 	beq.w	8005f50 <HAL_UART_IRQHandler+0x22c>
 8005d94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d98:	f003 0301 	and.w	r3, r3, #1
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d106      	bne.n	8005dae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005da0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005da4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f000 80d1 	beq.w	8005f50 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00b      	beq.n	8005dd2 <HAL_UART_IRQHandler+0xae>
 8005dba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d005      	beq.n	8005dd2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dca:	f043 0201 	orr.w	r2, r3, #1
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dd6:	f003 0304 	and.w	r3, r3, #4
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00b      	beq.n	8005df6 <HAL_UART_IRQHandler+0xd2>
 8005dde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005de2:	f003 0301 	and.w	r3, r3, #1
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d005      	beq.n	8005df6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dee:	f043 0202 	orr.w	r2, r3, #2
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dfa:	f003 0302 	and.w	r3, r3, #2
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00b      	beq.n	8005e1a <HAL_UART_IRQHandler+0xf6>
 8005e02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d005      	beq.n	8005e1a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e12:	f043 0204 	orr.w	r2, r3, #4
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e1e:	f003 0308 	and.w	r3, r3, #8
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d011      	beq.n	8005e4a <HAL_UART_IRQHandler+0x126>
 8005e26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e2a:	f003 0320 	and.w	r3, r3, #32
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d105      	bne.n	8005e3e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d005      	beq.n	8005e4a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e42:	f043 0208 	orr.w	r2, r3, #8
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	f000 81ed 	beq.w	800622e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e58:	f003 0320 	and.w	r3, r3, #32
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d008      	beq.n	8005e72 <HAL_UART_IRQHandler+0x14e>
 8005e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e64:	f003 0320 	and.w	r3, r3, #32
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d002      	beq.n	8005e72 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 fb5e 	bl	800652e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	695b      	ldr	r3, [r3, #20]
 8005e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e7c:	2b40      	cmp	r3, #64	@ 0x40
 8005e7e:	bf0c      	ite	eq
 8005e80:	2301      	moveq	r3, #1
 8005e82:	2300      	movne	r3, #0
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8e:	f003 0308 	and.w	r3, r3, #8
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d103      	bne.n	8005e9e <HAL_UART_IRQHandler+0x17a>
 8005e96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d04f      	beq.n	8005f3e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 fa66 	bl	8006370 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eae:	2b40      	cmp	r3, #64	@ 0x40
 8005eb0:	d141      	bne.n	8005f36 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	3314      	adds	r3, #20
 8005eb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ebc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ec0:	e853 3f00 	ldrex	r3, [r3]
 8005ec4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005ec8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ecc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ed0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	3314      	adds	r3, #20
 8005eda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005ede:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005ee2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005eea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005eee:	e841 2300 	strex	r3, r2, [r1]
 8005ef2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005ef6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1d9      	bne.n	8005eb2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d013      	beq.n	8005f2e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f0a:	4a7d      	ldr	r2, [pc, #500]	@ (8006100 <HAL_UART_IRQHandler+0x3dc>)
 8005f0c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7fd fca7 	bl	8003866 <HAL_DMA_Abort_IT>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d016      	beq.n	8005f4c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005f28:	4610      	mov	r0, r2
 8005f2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f2c:	e00e      	b.n	8005f4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 f99a 	bl	8006268 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f34:	e00a      	b.n	8005f4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f996 	bl	8006268 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f3c:	e006      	b.n	8005f4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f992 	bl	8006268 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8005f4a:	e170      	b.n	800622e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f4c:	bf00      	nop
    return;
 8005f4e:	e16e      	b.n	800622e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	f040 814a 	bne.w	80061ee <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f5e:	f003 0310 	and.w	r3, r3, #16
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f000 8143 	beq.w	80061ee <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f6c:	f003 0310 	and.w	r3, r3, #16
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	f000 813c 	beq.w	80061ee <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f76:	2300      	movs	r3, #0
 8005f78:	60bb      	str	r3, [r7, #8]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	60bb      	str	r3, [r7, #8]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	60bb      	str	r3, [r7, #8]
 8005f8a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	695b      	ldr	r3, [r3, #20]
 8005f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f96:	2b40      	cmp	r3, #64	@ 0x40
 8005f98:	f040 80b4 	bne.w	8006104 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005fa8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f000 8140 	beq.w	8006232 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	f080 8139 	bcs.w	8006232 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005fc6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fcc:	69db      	ldr	r3, [r3, #28]
 8005fce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fd2:	f000 8088 	beq.w	80060e6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	330c      	adds	r3, #12
 8005fdc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005fe4:	e853 3f00 	ldrex	r3, [r3]
 8005fe8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005fec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ff4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	330c      	adds	r3, #12
 8005ffe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006002:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006006:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800600e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006012:	e841 2300 	strex	r3, r2, [r1]
 8006016:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800601a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1d9      	bne.n	8005fd6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	3314      	adds	r3, #20
 8006028:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800602c:	e853 3f00 	ldrex	r3, [r3]
 8006030:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006032:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006034:	f023 0301 	bic.w	r3, r3, #1
 8006038:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	3314      	adds	r3, #20
 8006042:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006046:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800604a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800604c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800604e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006052:	e841 2300 	strex	r3, r2, [r1]
 8006056:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006058:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1e1      	bne.n	8006022 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	3314      	adds	r3, #20
 8006064:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006066:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006068:	e853 3f00 	ldrex	r3, [r3]
 800606c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800606e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006070:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006074:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	3314      	adds	r3, #20
 800607e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006082:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006084:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006086:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006088:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800608a:	e841 2300 	strex	r3, r2, [r1]
 800608e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006090:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1e3      	bne.n	800605e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2220      	movs	r2, #32
 800609a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	330c      	adds	r3, #12
 80060aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060ae:	e853 3f00 	ldrex	r3, [r3]
 80060b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80060b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060b6:	f023 0310 	bic.w	r3, r3, #16
 80060ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	330c      	adds	r3, #12
 80060c4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80060c8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80060ca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80060ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80060d0:	e841 2300 	strex	r3, r2, [r1]
 80060d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80060d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1e3      	bne.n	80060a4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e0:	4618      	mov	r0, r3
 80060e2:	f7fd fb50 	bl	8003786 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	4619      	mov	r1, r3
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f8c0 	bl	800627c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80060fc:	e099      	b.n	8006232 <HAL_UART_IRQHandler+0x50e>
 80060fe:	bf00      	nop
 8006100:	08006437 	.word	0x08006437
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800610c:	b29b      	uxth	r3, r3
 800610e:	1ad3      	subs	r3, r2, r3
 8006110:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006118:	b29b      	uxth	r3, r3
 800611a:	2b00      	cmp	r3, #0
 800611c:	f000 808b 	beq.w	8006236 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006120:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 8086 	beq.w	8006236 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	330c      	adds	r3, #12
 8006130:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800613a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800613c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006140:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	330c      	adds	r3, #12
 800614a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800614e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006150:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006152:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006154:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800615c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e3      	bne.n	800612a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	3314      	adds	r3, #20
 8006168:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800616a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616c:	e853 3f00 	ldrex	r3, [r3]
 8006170:	623b      	str	r3, [r7, #32]
   return(result);
 8006172:	6a3b      	ldr	r3, [r7, #32]
 8006174:	f023 0301 	bic.w	r3, r3, #1
 8006178:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	3314      	adds	r3, #20
 8006182:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006186:	633a      	str	r2, [r7, #48]	@ 0x30
 8006188:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800618c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800618e:	e841 2300 	strex	r3, r2, [r1]
 8006192:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1e3      	bne.n	8006162 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2220      	movs	r2, #32
 800619e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	330c      	adds	r3, #12
 80061ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	e853 3f00 	ldrex	r3, [r3]
 80061b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f023 0310 	bic.w	r3, r3, #16
 80061be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	330c      	adds	r3, #12
 80061c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80061cc:	61fa      	str	r2, [r7, #28]
 80061ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d0:	69b9      	ldr	r1, [r7, #24]
 80061d2:	69fa      	ldr	r2, [r7, #28]
 80061d4:	e841 2300 	strex	r3, r2, [r1]
 80061d8:	617b      	str	r3, [r7, #20]
   return(result);
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1e3      	bne.n	80061a8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80061e4:	4619      	mov	r1, r3
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f000 f848 	bl	800627c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061ec:	e023      	b.n	8006236 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d009      	beq.n	800620e <HAL_UART_IRQHandler+0x4ea>
 80061fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006202:	2b00      	cmp	r3, #0
 8006204:	d003      	beq.n	800620e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f929 	bl	800645e <UART_Transmit_IT>
    return;
 800620c:	e014      	b.n	8006238 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800620e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006212:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00e      	beq.n	8006238 <HAL_UART_IRQHandler+0x514>
 800621a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800621e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006222:	2b00      	cmp	r3, #0
 8006224:	d008      	beq.n	8006238 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f000 f969 	bl	80064fe <UART_EndTransmit_IT>
    return;
 800622c:	e004      	b.n	8006238 <HAL_UART_IRQHandler+0x514>
    return;
 800622e:	bf00      	nop
 8006230:	e002      	b.n	8006238 <HAL_UART_IRQHandler+0x514>
      return;
 8006232:	bf00      	nop
 8006234:	e000      	b.n	8006238 <HAL_UART_IRQHandler+0x514>
      return;
 8006236:	bf00      	nop
  }
}
 8006238:	37e8      	adds	r7, #232	@ 0xe8
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop

08006240 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	460b      	mov	r3, r1
 8006286:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b090      	sub	sp, #64	@ 0x40
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	603b      	str	r3, [r7, #0]
 80062a0:	4613      	mov	r3, r2
 80062a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062a4:	e050      	b.n	8006348 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ac:	d04c      	beq.n	8006348 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80062ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d007      	beq.n	80062c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80062b4:	f7fd f926 	bl	8003504 <HAL_GetTick>
 80062b8:	4602      	mov	r2, r0
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d241      	bcs.n	8006348 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	330c      	adds	r3, #12
 80062ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ce:	e853 3f00 	ldrex	r3, [r3]
 80062d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d6:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80062da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	330c      	adds	r3, #12
 80062e2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80062e4:	637a      	str	r2, [r7, #52]	@ 0x34
 80062e6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80062ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80062ec:	e841 2300 	strex	r3, r2, [r1]
 80062f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80062f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d1e5      	bne.n	80062c4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	3314      	adds	r3, #20
 80062fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	e853 3f00 	ldrex	r3, [r3]
 8006306:	613b      	str	r3, [r7, #16]
   return(result);
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	f023 0301 	bic.w	r3, r3, #1
 800630e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	3314      	adds	r3, #20
 8006316:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006318:	623a      	str	r2, [r7, #32]
 800631a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631c:	69f9      	ldr	r1, [r7, #28]
 800631e:	6a3a      	ldr	r2, [r7, #32]
 8006320:	e841 2300 	strex	r3, r2, [r1]
 8006324:	61bb      	str	r3, [r7, #24]
   return(result);
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d1e5      	bne.n	80062f8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2220      	movs	r2, #32
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2220      	movs	r2, #32
 8006338:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8006344:	2303      	movs	r3, #3
 8006346:	e00f      	b.n	8006368 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	4013      	ands	r3, r2
 8006352:	68ba      	ldr	r2, [r7, #8]
 8006354:	429a      	cmp	r2, r3
 8006356:	bf0c      	ite	eq
 8006358:	2301      	moveq	r3, #1
 800635a:	2300      	movne	r3, #0
 800635c:	b2db      	uxtb	r3, r3
 800635e:	461a      	mov	r2, r3
 8006360:	79fb      	ldrb	r3, [r7, #7]
 8006362:	429a      	cmp	r2, r3
 8006364:	d09f      	beq.n	80062a6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3740      	adds	r7, #64	@ 0x40
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006370:	b480      	push	{r7}
 8006372:	b095      	sub	sp, #84	@ 0x54
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	330c      	adds	r3, #12
 800637e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006382:	e853 3f00 	ldrex	r3, [r3]
 8006386:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800638e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	330c      	adds	r3, #12
 8006396:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006398:	643a      	str	r2, [r7, #64]	@ 0x40
 800639a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800639e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063a0:	e841 2300 	strex	r3, r2, [r1]
 80063a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d1e5      	bne.n	8006378 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3314      	adds	r3, #20
 80063b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	e853 3f00 	ldrex	r3, [r3]
 80063ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	f023 0301 	bic.w	r3, r3, #1
 80063c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	3314      	adds	r3, #20
 80063ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063d4:	e841 2300 	strex	r3, r2, [r1]
 80063d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d1e5      	bne.n	80063ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d119      	bne.n	800641c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	330c      	adds	r3, #12
 80063ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	e853 3f00 	ldrex	r3, [r3]
 80063f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	f023 0310 	bic.w	r3, r3, #16
 80063fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	330c      	adds	r3, #12
 8006406:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006408:	61ba      	str	r2, [r7, #24]
 800640a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640c:	6979      	ldr	r1, [r7, #20]
 800640e:	69ba      	ldr	r2, [r7, #24]
 8006410:	e841 2300 	strex	r3, r2, [r1]
 8006414:	613b      	str	r3, [r7, #16]
   return(result);
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1e5      	bne.n	80063e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2220      	movs	r2, #32
 8006420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800642a:	bf00      	nop
 800642c:	3754      	adds	r7, #84	@ 0x54
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr

08006436 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006436:	b580      	push	{r7, lr}
 8006438:	b084      	sub	sp, #16
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006442:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006450:	68f8      	ldr	r0, [r7, #12]
 8006452:	f7ff ff09 	bl	8006268 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006456:	bf00      	nop
 8006458:	3710      	adds	r7, #16
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}

0800645e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800645e:	b480      	push	{r7}
 8006460:	b085      	sub	sp, #20
 8006462:	af00      	add	r7, sp, #0
 8006464:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800646c:	b2db      	uxtb	r3, r3
 800646e:	2b21      	cmp	r3, #33	@ 0x21
 8006470:	d13e      	bne.n	80064f0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800647a:	d114      	bne.n	80064a6 <UART_Transmit_IT+0x48>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d110      	bne.n	80064a6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a1b      	ldr	r3, [r3, #32]
 8006488:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	881b      	ldrh	r3, [r3, #0]
 800648e:	461a      	mov	r2, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006498:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6a1b      	ldr	r3, [r3, #32]
 800649e:	1c9a      	adds	r2, r3, #2
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	621a      	str	r2, [r3, #32]
 80064a4:	e008      	b.n	80064b8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a1b      	ldr	r3, [r3, #32]
 80064aa:	1c59      	adds	r1, r3, #1
 80064ac:	687a      	ldr	r2, [r7, #4]
 80064ae:	6211      	str	r1, [r2, #32]
 80064b0:	781a      	ldrb	r2, [r3, #0]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064bc:	b29b      	uxth	r3, r3
 80064be:	3b01      	subs	r3, #1
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	4619      	mov	r1, r3
 80064c6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d10f      	bne.n	80064ec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	68da      	ldr	r2, [r3, #12]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80064da:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68da      	ldr	r2, [r3, #12]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80064ea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80064ec:	2300      	movs	r3, #0
 80064ee:	e000      	b.n	80064f2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80064f0:	2302      	movs	r3, #2
  }
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3714      	adds	r7, #20
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr

080064fe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	b082      	sub	sp, #8
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68da      	ldr	r2, [r3, #12]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006514:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2220      	movs	r2, #32
 800651a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f7ff fe8e 	bl	8006240 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3708      	adds	r7, #8
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800652e:	b580      	push	{r7, lr}
 8006530:	b08c      	sub	sp, #48	@ 0x30
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800653c:	b2db      	uxtb	r3, r3
 800653e:	2b22      	cmp	r3, #34	@ 0x22
 8006540:	f040 80ab 	bne.w	800669a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800654c:	d117      	bne.n	800657e <UART_Receive_IT+0x50>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d113      	bne.n	800657e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006556:	2300      	movs	r3, #0
 8006558:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800655e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	b29b      	uxth	r3, r3
 8006568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800656c:	b29a      	uxth	r2, r3
 800656e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006570:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006576:	1c9a      	adds	r2, r3, #2
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	629a      	str	r2, [r3, #40]	@ 0x28
 800657c:	e026      	b.n	80065cc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006582:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006584:	2300      	movs	r3, #0
 8006586:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006590:	d007      	beq.n	80065a2 <UART_Receive_IT+0x74>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d10a      	bne.n	80065b0 <UART_Receive_IT+0x82>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d106      	bne.n	80065b0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	b2da      	uxtb	r2, r3
 80065aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ac:	701a      	strb	r2, [r3, #0]
 80065ae:	e008      	b.n	80065c2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065bc:	b2da      	uxtb	r2, r3
 80065be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	3b01      	subs	r3, #1
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	4619      	mov	r1, r3
 80065da:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d15a      	bne.n	8006696 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68da      	ldr	r2, [r3, #12]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f022 0220 	bic.w	r2, r2, #32
 80065ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	68da      	ldr	r2, [r3, #12]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80065fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	695a      	ldr	r2, [r3, #20]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 0201 	bic.w	r2, r2, #1
 800660e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2220      	movs	r2, #32
 8006614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800661c:	2b01      	cmp	r3, #1
 800661e:	d135      	bne.n	800668c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	330c      	adds	r3, #12
 800662c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	e853 3f00 	ldrex	r3, [r3]
 8006634:	613b      	str	r3, [r7, #16]
   return(result);
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	f023 0310 	bic.w	r3, r3, #16
 800663c:	627b      	str	r3, [r7, #36]	@ 0x24
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	330c      	adds	r3, #12
 8006644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006646:	623a      	str	r2, [r7, #32]
 8006648:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664a:	69f9      	ldr	r1, [r7, #28]
 800664c:	6a3a      	ldr	r2, [r7, #32]
 800664e:	e841 2300 	strex	r3, r2, [r1]
 8006652:	61bb      	str	r3, [r7, #24]
   return(result);
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d1e5      	bne.n	8006626 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 0310 	and.w	r3, r3, #16
 8006664:	2b10      	cmp	r3, #16
 8006666:	d10a      	bne.n	800667e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006668:	2300      	movs	r3, #0
 800666a:	60fb      	str	r3, [r7, #12]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	60fb      	str	r3, [r7, #12]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	60fb      	str	r3, [r7, #12]
 800667c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006682:	4619      	mov	r1, r3
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f7ff fdf9 	bl	800627c <HAL_UARTEx_RxEventCallback>
 800668a:	e002      	b.n	8006692 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f7ff fde1 	bl	8006254 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006692:	2300      	movs	r3, #0
 8006694:	e002      	b.n	800669c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006696:	2300      	movs	r3, #0
 8006698:	e000      	b.n	800669c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800669a:	2302      	movs	r3, #2
  }
}
 800669c:	4618      	mov	r0, r3
 800669e:	3730      	adds	r7, #48	@ 0x30
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066a8:	b0c0      	sub	sp, #256	@ 0x100
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80066bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c0:	68d9      	ldr	r1, [r3, #12]
 80066c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	ea40 0301 	orr.w	r3, r0, r1
 80066cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80066ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d2:	689a      	ldr	r2, [r3, #8]
 80066d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d8:	691b      	ldr	r3, [r3, #16]
 80066da:	431a      	orrs	r2, r3
 80066dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e0:	695b      	ldr	r3, [r3, #20]
 80066e2:	431a      	orrs	r2, r3
 80066e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80066f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80066fc:	f021 010c 	bic.w	r1, r1, #12
 8006700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006704:	681a      	ldr	r2, [r3, #0]
 8006706:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800670a:	430b      	orrs	r3, r1
 800670c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800670e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800671a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800671e:	6999      	ldr	r1, [r3, #24]
 8006720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	ea40 0301 	orr.w	r3, r0, r1
 800672a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800672c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	4b8f      	ldr	r3, [pc, #572]	@ (8006970 <UART_SetConfig+0x2cc>)
 8006734:	429a      	cmp	r2, r3
 8006736:	d005      	beq.n	8006744 <UART_SetConfig+0xa0>
 8006738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	4b8d      	ldr	r3, [pc, #564]	@ (8006974 <UART_SetConfig+0x2d0>)
 8006740:	429a      	cmp	r2, r3
 8006742:	d104      	bne.n	800674e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006744:	f7fe f88a 	bl	800485c <HAL_RCC_GetPCLK2Freq>
 8006748:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800674c:	e003      	b.n	8006756 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800674e:	f7fe f871 	bl	8004834 <HAL_RCC_GetPCLK1Freq>
 8006752:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800675a:	69db      	ldr	r3, [r3, #28]
 800675c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006760:	f040 810c 	bne.w	800697c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006768:	2200      	movs	r2, #0
 800676a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800676e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006772:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006776:	4622      	mov	r2, r4
 8006778:	462b      	mov	r3, r5
 800677a:	1891      	adds	r1, r2, r2
 800677c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800677e:	415b      	adcs	r3, r3
 8006780:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006782:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006786:	4621      	mov	r1, r4
 8006788:	eb12 0801 	adds.w	r8, r2, r1
 800678c:	4629      	mov	r1, r5
 800678e:	eb43 0901 	adc.w	r9, r3, r1
 8006792:	f04f 0200 	mov.w	r2, #0
 8006796:	f04f 0300 	mov.w	r3, #0
 800679a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800679e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80067a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80067a6:	4690      	mov	r8, r2
 80067a8:	4699      	mov	r9, r3
 80067aa:	4623      	mov	r3, r4
 80067ac:	eb18 0303 	adds.w	r3, r8, r3
 80067b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80067b4:	462b      	mov	r3, r5
 80067b6:	eb49 0303 	adc.w	r3, r9, r3
 80067ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80067be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80067ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80067ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80067d2:	460b      	mov	r3, r1
 80067d4:	18db      	adds	r3, r3, r3
 80067d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80067d8:	4613      	mov	r3, r2
 80067da:	eb42 0303 	adc.w	r3, r2, r3
 80067de:	657b      	str	r3, [r7, #84]	@ 0x54
 80067e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80067e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80067e8:	f7fa f9de 	bl	8000ba8 <__aeabi_uldivmod>
 80067ec:	4602      	mov	r2, r0
 80067ee:	460b      	mov	r3, r1
 80067f0:	4b61      	ldr	r3, [pc, #388]	@ (8006978 <UART_SetConfig+0x2d4>)
 80067f2:	fba3 2302 	umull	r2, r3, r3, r2
 80067f6:	095b      	lsrs	r3, r3, #5
 80067f8:	011c      	lsls	r4, r3, #4
 80067fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067fe:	2200      	movs	r2, #0
 8006800:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006804:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006808:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800680c:	4642      	mov	r2, r8
 800680e:	464b      	mov	r3, r9
 8006810:	1891      	adds	r1, r2, r2
 8006812:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006814:	415b      	adcs	r3, r3
 8006816:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006818:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800681c:	4641      	mov	r1, r8
 800681e:	eb12 0a01 	adds.w	sl, r2, r1
 8006822:	4649      	mov	r1, r9
 8006824:	eb43 0b01 	adc.w	fp, r3, r1
 8006828:	f04f 0200 	mov.w	r2, #0
 800682c:	f04f 0300 	mov.w	r3, #0
 8006830:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006834:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006838:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800683c:	4692      	mov	sl, r2
 800683e:	469b      	mov	fp, r3
 8006840:	4643      	mov	r3, r8
 8006842:	eb1a 0303 	adds.w	r3, sl, r3
 8006846:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800684a:	464b      	mov	r3, r9
 800684c:	eb4b 0303 	adc.w	r3, fp, r3
 8006850:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006860:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006864:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006868:	460b      	mov	r3, r1
 800686a:	18db      	adds	r3, r3, r3
 800686c:	643b      	str	r3, [r7, #64]	@ 0x40
 800686e:	4613      	mov	r3, r2
 8006870:	eb42 0303 	adc.w	r3, r2, r3
 8006874:	647b      	str	r3, [r7, #68]	@ 0x44
 8006876:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800687a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800687e:	f7fa f993 	bl	8000ba8 <__aeabi_uldivmod>
 8006882:	4602      	mov	r2, r0
 8006884:	460b      	mov	r3, r1
 8006886:	4611      	mov	r1, r2
 8006888:	4b3b      	ldr	r3, [pc, #236]	@ (8006978 <UART_SetConfig+0x2d4>)
 800688a:	fba3 2301 	umull	r2, r3, r3, r1
 800688e:	095b      	lsrs	r3, r3, #5
 8006890:	2264      	movs	r2, #100	@ 0x64
 8006892:	fb02 f303 	mul.w	r3, r2, r3
 8006896:	1acb      	subs	r3, r1, r3
 8006898:	00db      	lsls	r3, r3, #3
 800689a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800689e:	4b36      	ldr	r3, [pc, #216]	@ (8006978 <UART_SetConfig+0x2d4>)
 80068a0:	fba3 2302 	umull	r2, r3, r3, r2
 80068a4:	095b      	lsrs	r3, r3, #5
 80068a6:	005b      	lsls	r3, r3, #1
 80068a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80068ac:	441c      	add	r4, r3
 80068ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068b2:	2200      	movs	r2, #0
 80068b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80068bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80068c0:	4642      	mov	r2, r8
 80068c2:	464b      	mov	r3, r9
 80068c4:	1891      	adds	r1, r2, r2
 80068c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80068c8:	415b      	adcs	r3, r3
 80068ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80068d0:	4641      	mov	r1, r8
 80068d2:	1851      	adds	r1, r2, r1
 80068d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80068d6:	4649      	mov	r1, r9
 80068d8:	414b      	adcs	r3, r1
 80068da:	637b      	str	r3, [r7, #52]	@ 0x34
 80068dc:	f04f 0200 	mov.w	r2, #0
 80068e0:	f04f 0300 	mov.w	r3, #0
 80068e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80068e8:	4659      	mov	r1, fp
 80068ea:	00cb      	lsls	r3, r1, #3
 80068ec:	4651      	mov	r1, sl
 80068ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068f2:	4651      	mov	r1, sl
 80068f4:	00ca      	lsls	r2, r1, #3
 80068f6:	4610      	mov	r0, r2
 80068f8:	4619      	mov	r1, r3
 80068fa:	4603      	mov	r3, r0
 80068fc:	4642      	mov	r2, r8
 80068fe:	189b      	adds	r3, r3, r2
 8006900:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006904:	464b      	mov	r3, r9
 8006906:	460a      	mov	r2, r1
 8006908:	eb42 0303 	adc.w	r3, r2, r3
 800690c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800691c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006920:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006924:	460b      	mov	r3, r1
 8006926:	18db      	adds	r3, r3, r3
 8006928:	62bb      	str	r3, [r7, #40]	@ 0x28
 800692a:	4613      	mov	r3, r2
 800692c:	eb42 0303 	adc.w	r3, r2, r3
 8006930:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006932:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006936:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800693a:	f7fa f935 	bl	8000ba8 <__aeabi_uldivmod>
 800693e:	4602      	mov	r2, r0
 8006940:	460b      	mov	r3, r1
 8006942:	4b0d      	ldr	r3, [pc, #52]	@ (8006978 <UART_SetConfig+0x2d4>)
 8006944:	fba3 1302 	umull	r1, r3, r3, r2
 8006948:	095b      	lsrs	r3, r3, #5
 800694a:	2164      	movs	r1, #100	@ 0x64
 800694c:	fb01 f303 	mul.w	r3, r1, r3
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	00db      	lsls	r3, r3, #3
 8006954:	3332      	adds	r3, #50	@ 0x32
 8006956:	4a08      	ldr	r2, [pc, #32]	@ (8006978 <UART_SetConfig+0x2d4>)
 8006958:	fba2 2303 	umull	r2, r3, r2, r3
 800695c:	095b      	lsrs	r3, r3, #5
 800695e:	f003 0207 	and.w	r2, r3, #7
 8006962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4422      	add	r2, r4
 800696a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800696c:	e106      	b.n	8006b7c <UART_SetConfig+0x4d8>
 800696e:	bf00      	nop
 8006970:	40011000 	.word	0x40011000
 8006974:	40011400 	.word	0x40011400
 8006978:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800697c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006980:	2200      	movs	r2, #0
 8006982:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006986:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800698a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800698e:	4642      	mov	r2, r8
 8006990:	464b      	mov	r3, r9
 8006992:	1891      	adds	r1, r2, r2
 8006994:	6239      	str	r1, [r7, #32]
 8006996:	415b      	adcs	r3, r3
 8006998:	627b      	str	r3, [r7, #36]	@ 0x24
 800699a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800699e:	4641      	mov	r1, r8
 80069a0:	1854      	adds	r4, r2, r1
 80069a2:	4649      	mov	r1, r9
 80069a4:	eb43 0501 	adc.w	r5, r3, r1
 80069a8:	f04f 0200 	mov.w	r2, #0
 80069ac:	f04f 0300 	mov.w	r3, #0
 80069b0:	00eb      	lsls	r3, r5, #3
 80069b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069b6:	00e2      	lsls	r2, r4, #3
 80069b8:	4614      	mov	r4, r2
 80069ba:	461d      	mov	r5, r3
 80069bc:	4643      	mov	r3, r8
 80069be:	18e3      	adds	r3, r4, r3
 80069c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80069c4:	464b      	mov	r3, r9
 80069c6:	eb45 0303 	adc.w	r3, r5, r3
 80069ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80069da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80069de:	f04f 0200 	mov.w	r2, #0
 80069e2:	f04f 0300 	mov.w	r3, #0
 80069e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80069ea:	4629      	mov	r1, r5
 80069ec:	008b      	lsls	r3, r1, #2
 80069ee:	4621      	mov	r1, r4
 80069f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069f4:	4621      	mov	r1, r4
 80069f6:	008a      	lsls	r2, r1, #2
 80069f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80069fc:	f7fa f8d4 	bl	8000ba8 <__aeabi_uldivmod>
 8006a00:	4602      	mov	r2, r0
 8006a02:	460b      	mov	r3, r1
 8006a04:	4b60      	ldr	r3, [pc, #384]	@ (8006b88 <UART_SetConfig+0x4e4>)
 8006a06:	fba3 2302 	umull	r2, r3, r3, r2
 8006a0a:	095b      	lsrs	r3, r3, #5
 8006a0c:	011c      	lsls	r4, r3, #4
 8006a0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a12:	2200      	movs	r2, #0
 8006a14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006a1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006a20:	4642      	mov	r2, r8
 8006a22:	464b      	mov	r3, r9
 8006a24:	1891      	adds	r1, r2, r2
 8006a26:	61b9      	str	r1, [r7, #24]
 8006a28:	415b      	adcs	r3, r3
 8006a2a:	61fb      	str	r3, [r7, #28]
 8006a2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a30:	4641      	mov	r1, r8
 8006a32:	1851      	adds	r1, r2, r1
 8006a34:	6139      	str	r1, [r7, #16]
 8006a36:	4649      	mov	r1, r9
 8006a38:	414b      	adcs	r3, r1
 8006a3a:	617b      	str	r3, [r7, #20]
 8006a3c:	f04f 0200 	mov.w	r2, #0
 8006a40:	f04f 0300 	mov.w	r3, #0
 8006a44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a48:	4659      	mov	r1, fp
 8006a4a:	00cb      	lsls	r3, r1, #3
 8006a4c:	4651      	mov	r1, sl
 8006a4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a52:	4651      	mov	r1, sl
 8006a54:	00ca      	lsls	r2, r1, #3
 8006a56:	4610      	mov	r0, r2
 8006a58:	4619      	mov	r1, r3
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	4642      	mov	r2, r8
 8006a5e:	189b      	adds	r3, r3, r2
 8006a60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a64:	464b      	mov	r3, r9
 8006a66:	460a      	mov	r2, r1
 8006a68:	eb42 0303 	adc.w	r3, r2, r3
 8006a6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006a7c:	f04f 0200 	mov.w	r2, #0
 8006a80:	f04f 0300 	mov.w	r3, #0
 8006a84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006a88:	4649      	mov	r1, r9
 8006a8a:	008b      	lsls	r3, r1, #2
 8006a8c:	4641      	mov	r1, r8
 8006a8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a92:	4641      	mov	r1, r8
 8006a94:	008a      	lsls	r2, r1, #2
 8006a96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006a9a:	f7fa f885 	bl	8000ba8 <__aeabi_uldivmod>
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	460b      	mov	r3, r1
 8006aa2:	4611      	mov	r1, r2
 8006aa4:	4b38      	ldr	r3, [pc, #224]	@ (8006b88 <UART_SetConfig+0x4e4>)
 8006aa6:	fba3 2301 	umull	r2, r3, r3, r1
 8006aaa:	095b      	lsrs	r3, r3, #5
 8006aac:	2264      	movs	r2, #100	@ 0x64
 8006aae:	fb02 f303 	mul.w	r3, r2, r3
 8006ab2:	1acb      	subs	r3, r1, r3
 8006ab4:	011b      	lsls	r3, r3, #4
 8006ab6:	3332      	adds	r3, #50	@ 0x32
 8006ab8:	4a33      	ldr	r2, [pc, #204]	@ (8006b88 <UART_SetConfig+0x4e4>)
 8006aba:	fba2 2303 	umull	r2, r3, r2, r3
 8006abe:	095b      	lsrs	r3, r3, #5
 8006ac0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ac4:	441c      	add	r4, r3
 8006ac6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006aca:	2200      	movs	r2, #0
 8006acc:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ace:	677a      	str	r2, [r7, #116]	@ 0x74
 8006ad0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006ad4:	4642      	mov	r2, r8
 8006ad6:	464b      	mov	r3, r9
 8006ad8:	1891      	adds	r1, r2, r2
 8006ada:	60b9      	str	r1, [r7, #8]
 8006adc:	415b      	adcs	r3, r3
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ae4:	4641      	mov	r1, r8
 8006ae6:	1851      	adds	r1, r2, r1
 8006ae8:	6039      	str	r1, [r7, #0]
 8006aea:	4649      	mov	r1, r9
 8006aec:	414b      	adcs	r3, r1
 8006aee:	607b      	str	r3, [r7, #4]
 8006af0:	f04f 0200 	mov.w	r2, #0
 8006af4:	f04f 0300 	mov.w	r3, #0
 8006af8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006afc:	4659      	mov	r1, fp
 8006afe:	00cb      	lsls	r3, r1, #3
 8006b00:	4651      	mov	r1, sl
 8006b02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b06:	4651      	mov	r1, sl
 8006b08:	00ca      	lsls	r2, r1, #3
 8006b0a:	4610      	mov	r0, r2
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	4603      	mov	r3, r0
 8006b10:	4642      	mov	r2, r8
 8006b12:	189b      	adds	r3, r3, r2
 8006b14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b16:	464b      	mov	r3, r9
 8006b18:	460a      	mov	r2, r1
 8006b1a:	eb42 0303 	adc.w	r3, r2, r3
 8006b1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b2a:	667a      	str	r2, [r7, #100]	@ 0x64
 8006b2c:	f04f 0200 	mov.w	r2, #0
 8006b30:	f04f 0300 	mov.w	r3, #0
 8006b34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006b38:	4649      	mov	r1, r9
 8006b3a:	008b      	lsls	r3, r1, #2
 8006b3c:	4641      	mov	r1, r8
 8006b3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b42:	4641      	mov	r1, r8
 8006b44:	008a      	lsls	r2, r1, #2
 8006b46:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006b4a:	f7fa f82d 	bl	8000ba8 <__aeabi_uldivmod>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	460b      	mov	r3, r1
 8006b52:	4b0d      	ldr	r3, [pc, #52]	@ (8006b88 <UART_SetConfig+0x4e4>)
 8006b54:	fba3 1302 	umull	r1, r3, r3, r2
 8006b58:	095b      	lsrs	r3, r3, #5
 8006b5a:	2164      	movs	r1, #100	@ 0x64
 8006b5c:	fb01 f303 	mul.w	r3, r1, r3
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	011b      	lsls	r3, r3, #4
 8006b64:	3332      	adds	r3, #50	@ 0x32
 8006b66:	4a08      	ldr	r2, [pc, #32]	@ (8006b88 <UART_SetConfig+0x4e4>)
 8006b68:	fba2 2303 	umull	r2, r3, r2, r3
 8006b6c:	095b      	lsrs	r3, r3, #5
 8006b6e:	f003 020f 	and.w	r2, r3, #15
 8006b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4422      	add	r2, r4
 8006b7a:	609a      	str	r2, [r3, #8]
}
 8006b7c:	bf00      	nop
 8006b7e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006b82:	46bd      	mov	sp, r7
 8006b84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b88:	51eb851f 	.word	0x51eb851f

08006b8c <__cvt>:
 8006b8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b90:	ec57 6b10 	vmov	r6, r7, d0
 8006b94:	2f00      	cmp	r7, #0
 8006b96:	460c      	mov	r4, r1
 8006b98:	4619      	mov	r1, r3
 8006b9a:	463b      	mov	r3, r7
 8006b9c:	bfbb      	ittet	lt
 8006b9e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006ba2:	461f      	movlt	r7, r3
 8006ba4:	2300      	movge	r3, #0
 8006ba6:	232d      	movlt	r3, #45	@ 0x2d
 8006ba8:	700b      	strb	r3, [r1, #0]
 8006baa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bac:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006bb0:	4691      	mov	r9, r2
 8006bb2:	f023 0820 	bic.w	r8, r3, #32
 8006bb6:	bfbc      	itt	lt
 8006bb8:	4632      	movlt	r2, r6
 8006bba:	4616      	movlt	r6, r2
 8006bbc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006bc0:	d005      	beq.n	8006bce <__cvt+0x42>
 8006bc2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006bc6:	d100      	bne.n	8006bca <__cvt+0x3e>
 8006bc8:	3401      	adds	r4, #1
 8006bca:	2102      	movs	r1, #2
 8006bcc:	e000      	b.n	8006bd0 <__cvt+0x44>
 8006bce:	2103      	movs	r1, #3
 8006bd0:	ab03      	add	r3, sp, #12
 8006bd2:	9301      	str	r3, [sp, #4]
 8006bd4:	ab02      	add	r3, sp, #8
 8006bd6:	9300      	str	r3, [sp, #0]
 8006bd8:	ec47 6b10 	vmov	d0, r6, r7
 8006bdc:	4653      	mov	r3, sl
 8006bde:	4622      	mov	r2, r4
 8006be0:	f000 fe6a 	bl	80078b8 <_dtoa_r>
 8006be4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006be8:	4605      	mov	r5, r0
 8006bea:	d119      	bne.n	8006c20 <__cvt+0x94>
 8006bec:	f019 0f01 	tst.w	r9, #1
 8006bf0:	d00e      	beq.n	8006c10 <__cvt+0x84>
 8006bf2:	eb00 0904 	add.w	r9, r0, r4
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	4639      	mov	r1, r7
 8006bfe:	f7f9 ff63 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c02:	b108      	cbz	r0, 8006c08 <__cvt+0x7c>
 8006c04:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c08:	2230      	movs	r2, #48	@ 0x30
 8006c0a:	9b03      	ldr	r3, [sp, #12]
 8006c0c:	454b      	cmp	r3, r9
 8006c0e:	d31e      	bcc.n	8006c4e <__cvt+0xc2>
 8006c10:	9b03      	ldr	r3, [sp, #12]
 8006c12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c14:	1b5b      	subs	r3, r3, r5
 8006c16:	4628      	mov	r0, r5
 8006c18:	6013      	str	r3, [r2, #0]
 8006c1a:	b004      	add	sp, #16
 8006c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c20:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c24:	eb00 0904 	add.w	r9, r0, r4
 8006c28:	d1e5      	bne.n	8006bf6 <__cvt+0x6a>
 8006c2a:	7803      	ldrb	r3, [r0, #0]
 8006c2c:	2b30      	cmp	r3, #48	@ 0x30
 8006c2e:	d10a      	bne.n	8006c46 <__cvt+0xba>
 8006c30:	2200      	movs	r2, #0
 8006c32:	2300      	movs	r3, #0
 8006c34:	4630      	mov	r0, r6
 8006c36:	4639      	mov	r1, r7
 8006c38:	f7f9 ff46 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c3c:	b918      	cbnz	r0, 8006c46 <__cvt+0xba>
 8006c3e:	f1c4 0401 	rsb	r4, r4, #1
 8006c42:	f8ca 4000 	str.w	r4, [sl]
 8006c46:	f8da 3000 	ldr.w	r3, [sl]
 8006c4a:	4499      	add	r9, r3
 8006c4c:	e7d3      	b.n	8006bf6 <__cvt+0x6a>
 8006c4e:	1c59      	adds	r1, r3, #1
 8006c50:	9103      	str	r1, [sp, #12]
 8006c52:	701a      	strb	r2, [r3, #0]
 8006c54:	e7d9      	b.n	8006c0a <__cvt+0x7e>

08006c56 <__exponent>:
 8006c56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c58:	2900      	cmp	r1, #0
 8006c5a:	bfba      	itte	lt
 8006c5c:	4249      	neglt	r1, r1
 8006c5e:	232d      	movlt	r3, #45	@ 0x2d
 8006c60:	232b      	movge	r3, #43	@ 0x2b
 8006c62:	2909      	cmp	r1, #9
 8006c64:	7002      	strb	r2, [r0, #0]
 8006c66:	7043      	strb	r3, [r0, #1]
 8006c68:	dd29      	ble.n	8006cbe <__exponent+0x68>
 8006c6a:	f10d 0307 	add.w	r3, sp, #7
 8006c6e:	461d      	mov	r5, r3
 8006c70:	270a      	movs	r7, #10
 8006c72:	461a      	mov	r2, r3
 8006c74:	fbb1 f6f7 	udiv	r6, r1, r7
 8006c78:	fb07 1416 	mls	r4, r7, r6, r1
 8006c7c:	3430      	adds	r4, #48	@ 0x30
 8006c7e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006c82:	460c      	mov	r4, r1
 8006c84:	2c63      	cmp	r4, #99	@ 0x63
 8006c86:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c8a:	4631      	mov	r1, r6
 8006c8c:	dcf1      	bgt.n	8006c72 <__exponent+0x1c>
 8006c8e:	3130      	adds	r1, #48	@ 0x30
 8006c90:	1e94      	subs	r4, r2, #2
 8006c92:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c96:	1c41      	adds	r1, r0, #1
 8006c98:	4623      	mov	r3, r4
 8006c9a:	42ab      	cmp	r3, r5
 8006c9c:	d30a      	bcc.n	8006cb4 <__exponent+0x5e>
 8006c9e:	f10d 0309 	add.w	r3, sp, #9
 8006ca2:	1a9b      	subs	r3, r3, r2
 8006ca4:	42ac      	cmp	r4, r5
 8006ca6:	bf88      	it	hi
 8006ca8:	2300      	movhi	r3, #0
 8006caa:	3302      	adds	r3, #2
 8006cac:	4403      	add	r3, r0
 8006cae:	1a18      	subs	r0, r3, r0
 8006cb0:	b003      	add	sp, #12
 8006cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cb4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006cb8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006cbc:	e7ed      	b.n	8006c9a <__exponent+0x44>
 8006cbe:	2330      	movs	r3, #48	@ 0x30
 8006cc0:	3130      	adds	r1, #48	@ 0x30
 8006cc2:	7083      	strb	r3, [r0, #2]
 8006cc4:	70c1      	strb	r1, [r0, #3]
 8006cc6:	1d03      	adds	r3, r0, #4
 8006cc8:	e7f1      	b.n	8006cae <__exponent+0x58>
	...

08006ccc <_printf_float>:
 8006ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd0:	b08d      	sub	sp, #52	@ 0x34
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006cd8:	4616      	mov	r6, r2
 8006cda:	461f      	mov	r7, r3
 8006cdc:	4605      	mov	r5, r0
 8006cde:	f000 fcdb 	bl	8007698 <_localeconv_r>
 8006ce2:	6803      	ldr	r3, [r0, #0]
 8006ce4:	9304      	str	r3, [sp, #16]
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f7f9 fac2 	bl	8000270 <strlen>
 8006cec:	2300      	movs	r3, #0
 8006cee:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cf0:	f8d8 3000 	ldr.w	r3, [r8]
 8006cf4:	9005      	str	r0, [sp, #20]
 8006cf6:	3307      	adds	r3, #7
 8006cf8:	f023 0307 	bic.w	r3, r3, #7
 8006cfc:	f103 0208 	add.w	r2, r3, #8
 8006d00:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006d04:	f8d4 b000 	ldr.w	fp, [r4]
 8006d08:	f8c8 2000 	str.w	r2, [r8]
 8006d0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d10:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006d14:	9307      	str	r3, [sp, #28]
 8006d16:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d1a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006d1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d22:	4b9c      	ldr	r3, [pc, #624]	@ (8006f94 <_printf_float+0x2c8>)
 8006d24:	f04f 32ff 	mov.w	r2, #4294967295
 8006d28:	f7f9 ff00 	bl	8000b2c <__aeabi_dcmpun>
 8006d2c:	bb70      	cbnz	r0, 8006d8c <_printf_float+0xc0>
 8006d2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d32:	4b98      	ldr	r3, [pc, #608]	@ (8006f94 <_printf_float+0x2c8>)
 8006d34:	f04f 32ff 	mov.w	r2, #4294967295
 8006d38:	f7f9 feda 	bl	8000af0 <__aeabi_dcmple>
 8006d3c:	bb30      	cbnz	r0, 8006d8c <_printf_float+0xc0>
 8006d3e:	2200      	movs	r2, #0
 8006d40:	2300      	movs	r3, #0
 8006d42:	4640      	mov	r0, r8
 8006d44:	4649      	mov	r1, r9
 8006d46:	f7f9 fec9 	bl	8000adc <__aeabi_dcmplt>
 8006d4a:	b110      	cbz	r0, 8006d52 <_printf_float+0x86>
 8006d4c:	232d      	movs	r3, #45	@ 0x2d
 8006d4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d52:	4a91      	ldr	r2, [pc, #580]	@ (8006f98 <_printf_float+0x2cc>)
 8006d54:	4b91      	ldr	r3, [pc, #580]	@ (8006f9c <_printf_float+0x2d0>)
 8006d56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006d5a:	bf8c      	ite	hi
 8006d5c:	4690      	movhi	r8, r2
 8006d5e:	4698      	movls	r8, r3
 8006d60:	2303      	movs	r3, #3
 8006d62:	6123      	str	r3, [r4, #16]
 8006d64:	f02b 0304 	bic.w	r3, fp, #4
 8006d68:	6023      	str	r3, [r4, #0]
 8006d6a:	f04f 0900 	mov.w	r9, #0
 8006d6e:	9700      	str	r7, [sp, #0]
 8006d70:	4633      	mov	r3, r6
 8006d72:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006d74:	4621      	mov	r1, r4
 8006d76:	4628      	mov	r0, r5
 8006d78:	f000 f9d2 	bl	8007120 <_printf_common>
 8006d7c:	3001      	adds	r0, #1
 8006d7e:	f040 808d 	bne.w	8006e9c <_printf_float+0x1d0>
 8006d82:	f04f 30ff 	mov.w	r0, #4294967295
 8006d86:	b00d      	add	sp, #52	@ 0x34
 8006d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d8c:	4642      	mov	r2, r8
 8006d8e:	464b      	mov	r3, r9
 8006d90:	4640      	mov	r0, r8
 8006d92:	4649      	mov	r1, r9
 8006d94:	f7f9 feca 	bl	8000b2c <__aeabi_dcmpun>
 8006d98:	b140      	cbz	r0, 8006dac <_printf_float+0xe0>
 8006d9a:	464b      	mov	r3, r9
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	bfbc      	itt	lt
 8006da0:	232d      	movlt	r3, #45	@ 0x2d
 8006da2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006da6:	4a7e      	ldr	r2, [pc, #504]	@ (8006fa0 <_printf_float+0x2d4>)
 8006da8:	4b7e      	ldr	r3, [pc, #504]	@ (8006fa4 <_printf_float+0x2d8>)
 8006daa:	e7d4      	b.n	8006d56 <_printf_float+0x8a>
 8006dac:	6863      	ldr	r3, [r4, #4]
 8006dae:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006db2:	9206      	str	r2, [sp, #24]
 8006db4:	1c5a      	adds	r2, r3, #1
 8006db6:	d13b      	bne.n	8006e30 <_printf_float+0x164>
 8006db8:	2306      	movs	r3, #6
 8006dba:	6063      	str	r3, [r4, #4]
 8006dbc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	6022      	str	r2, [r4, #0]
 8006dc4:	9303      	str	r3, [sp, #12]
 8006dc6:	ab0a      	add	r3, sp, #40	@ 0x28
 8006dc8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006dcc:	ab09      	add	r3, sp, #36	@ 0x24
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	6861      	ldr	r1, [r4, #4]
 8006dd2:	ec49 8b10 	vmov	d0, r8, r9
 8006dd6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006dda:	4628      	mov	r0, r5
 8006ddc:	f7ff fed6 	bl	8006b8c <__cvt>
 8006de0:	9b06      	ldr	r3, [sp, #24]
 8006de2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006de4:	2b47      	cmp	r3, #71	@ 0x47
 8006de6:	4680      	mov	r8, r0
 8006de8:	d129      	bne.n	8006e3e <_printf_float+0x172>
 8006dea:	1cc8      	adds	r0, r1, #3
 8006dec:	db02      	blt.n	8006df4 <_printf_float+0x128>
 8006dee:	6863      	ldr	r3, [r4, #4]
 8006df0:	4299      	cmp	r1, r3
 8006df2:	dd41      	ble.n	8006e78 <_printf_float+0x1ac>
 8006df4:	f1aa 0a02 	sub.w	sl, sl, #2
 8006df8:	fa5f fa8a 	uxtb.w	sl, sl
 8006dfc:	3901      	subs	r1, #1
 8006dfe:	4652      	mov	r2, sl
 8006e00:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006e04:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e06:	f7ff ff26 	bl	8006c56 <__exponent>
 8006e0a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e0c:	1813      	adds	r3, r2, r0
 8006e0e:	2a01      	cmp	r2, #1
 8006e10:	4681      	mov	r9, r0
 8006e12:	6123      	str	r3, [r4, #16]
 8006e14:	dc02      	bgt.n	8006e1c <_printf_float+0x150>
 8006e16:	6822      	ldr	r2, [r4, #0]
 8006e18:	07d2      	lsls	r2, r2, #31
 8006e1a:	d501      	bpl.n	8006e20 <_printf_float+0x154>
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	6123      	str	r3, [r4, #16]
 8006e20:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d0a2      	beq.n	8006d6e <_printf_float+0xa2>
 8006e28:	232d      	movs	r3, #45	@ 0x2d
 8006e2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e2e:	e79e      	b.n	8006d6e <_printf_float+0xa2>
 8006e30:	9a06      	ldr	r2, [sp, #24]
 8006e32:	2a47      	cmp	r2, #71	@ 0x47
 8006e34:	d1c2      	bne.n	8006dbc <_printf_float+0xf0>
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d1c0      	bne.n	8006dbc <_printf_float+0xf0>
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e7bd      	b.n	8006dba <_printf_float+0xee>
 8006e3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e42:	d9db      	bls.n	8006dfc <_printf_float+0x130>
 8006e44:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006e48:	d118      	bne.n	8006e7c <_printf_float+0x1b0>
 8006e4a:	2900      	cmp	r1, #0
 8006e4c:	6863      	ldr	r3, [r4, #4]
 8006e4e:	dd0b      	ble.n	8006e68 <_printf_float+0x19c>
 8006e50:	6121      	str	r1, [r4, #16]
 8006e52:	b913      	cbnz	r3, 8006e5a <_printf_float+0x18e>
 8006e54:	6822      	ldr	r2, [r4, #0]
 8006e56:	07d0      	lsls	r0, r2, #31
 8006e58:	d502      	bpl.n	8006e60 <_printf_float+0x194>
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	440b      	add	r3, r1
 8006e5e:	6123      	str	r3, [r4, #16]
 8006e60:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006e62:	f04f 0900 	mov.w	r9, #0
 8006e66:	e7db      	b.n	8006e20 <_printf_float+0x154>
 8006e68:	b913      	cbnz	r3, 8006e70 <_printf_float+0x1a4>
 8006e6a:	6822      	ldr	r2, [r4, #0]
 8006e6c:	07d2      	lsls	r2, r2, #31
 8006e6e:	d501      	bpl.n	8006e74 <_printf_float+0x1a8>
 8006e70:	3302      	adds	r3, #2
 8006e72:	e7f4      	b.n	8006e5e <_printf_float+0x192>
 8006e74:	2301      	movs	r3, #1
 8006e76:	e7f2      	b.n	8006e5e <_printf_float+0x192>
 8006e78:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006e7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e7e:	4299      	cmp	r1, r3
 8006e80:	db05      	blt.n	8006e8e <_printf_float+0x1c2>
 8006e82:	6823      	ldr	r3, [r4, #0]
 8006e84:	6121      	str	r1, [r4, #16]
 8006e86:	07d8      	lsls	r0, r3, #31
 8006e88:	d5ea      	bpl.n	8006e60 <_printf_float+0x194>
 8006e8a:	1c4b      	adds	r3, r1, #1
 8006e8c:	e7e7      	b.n	8006e5e <_printf_float+0x192>
 8006e8e:	2900      	cmp	r1, #0
 8006e90:	bfd4      	ite	le
 8006e92:	f1c1 0202 	rsble	r2, r1, #2
 8006e96:	2201      	movgt	r2, #1
 8006e98:	4413      	add	r3, r2
 8006e9a:	e7e0      	b.n	8006e5e <_printf_float+0x192>
 8006e9c:	6823      	ldr	r3, [r4, #0]
 8006e9e:	055a      	lsls	r2, r3, #21
 8006ea0:	d407      	bmi.n	8006eb2 <_printf_float+0x1e6>
 8006ea2:	6923      	ldr	r3, [r4, #16]
 8006ea4:	4642      	mov	r2, r8
 8006ea6:	4631      	mov	r1, r6
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	47b8      	blx	r7
 8006eac:	3001      	adds	r0, #1
 8006eae:	d12b      	bne.n	8006f08 <_printf_float+0x23c>
 8006eb0:	e767      	b.n	8006d82 <_printf_float+0xb6>
 8006eb2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006eb6:	f240 80dd 	bls.w	8007074 <_printf_float+0x3a8>
 8006eba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	f7f9 fe01 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ec6:	2800      	cmp	r0, #0
 8006ec8:	d033      	beq.n	8006f32 <_printf_float+0x266>
 8006eca:	4a37      	ldr	r2, [pc, #220]	@ (8006fa8 <_printf_float+0x2dc>)
 8006ecc:	2301      	movs	r3, #1
 8006ece:	4631      	mov	r1, r6
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	47b8      	blx	r7
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	f43f af54 	beq.w	8006d82 <_printf_float+0xb6>
 8006eda:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006ede:	4543      	cmp	r3, r8
 8006ee0:	db02      	blt.n	8006ee8 <_printf_float+0x21c>
 8006ee2:	6823      	ldr	r3, [r4, #0]
 8006ee4:	07d8      	lsls	r0, r3, #31
 8006ee6:	d50f      	bpl.n	8006f08 <_printf_float+0x23c>
 8006ee8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006eec:	4631      	mov	r1, r6
 8006eee:	4628      	mov	r0, r5
 8006ef0:	47b8      	blx	r7
 8006ef2:	3001      	adds	r0, #1
 8006ef4:	f43f af45 	beq.w	8006d82 <_printf_float+0xb6>
 8006ef8:	f04f 0900 	mov.w	r9, #0
 8006efc:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f00:	f104 0a1a 	add.w	sl, r4, #26
 8006f04:	45c8      	cmp	r8, r9
 8006f06:	dc09      	bgt.n	8006f1c <_printf_float+0x250>
 8006f08:	6823      	ldr	r3, [r4, #0]
 8006f0a:	079b      	lsls	r3, r3, #30
 8006f0c:	f100 8103 	bmi.w	8007116 <_printf_float+0x44a>
 8006f10:	68e0      	ldr	r0, [r4, #12]
 8006f12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f14:	4298      	cmp	r0, r3
 8006f16:	bfb8      	it	lt
 8006f18:	4618      	movlt	r0, r3
 8006f1a:	e734      	b.n	8006d86 <_printf_float+0xba>
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	4652      	mov	r2, sl
 8006f20:	4631      	mov	r1, r6
 8006f22:	4628      	mov	r0, r5
 8006f24:	47b8      	blx	r7
 8006f26:	3001      	adds	r0, #1
 8006f28:	f43f af2b 	beq.w	8006d82 <_printf_float+0xb6>
 8006f2c:	f109 0901 	add.w	r9, r9, #1
 8006f30:	e7e8      	b.n	8006f04 <_printf_float+0x238>
 8006f32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	dc39      	bgt.n	8006fac <_printf_float+0x2e0>
 8006f38:	4a1b      	ldr	r2, [pc, #108]	@ (8006fa8 <_printf_float+0x2dc>)
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	4631      	mov	r1, r6
 8006f3e:	4628      	mov	r0, r5
 8006f40:	47b8      	blx	r7
 8006f42:	3001      	adds	r0, #1
 8006f44:	f43f af1d 	beq.w	8006d82 <_printf_float+0xb6>
 8006f48:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006f4c:	ea59 0303 	orrs.w	r3, r9, r3
 8006f50:	d102      	bne.n	8006f58 <_printf_float+0x28c>
 8006f52:	6823      	ldr	r3, [r4, #0]
 8006f54:	07d9      	lsls	r1, r3, #31
 8006f56:	d5d7      	bpl.n	8006f08 <_printf_float+0x23c>
 8006f58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f5c:	4631      	mov	r1, r6
 8006f5e:	4628      	mov	r0, r5
 8006f60:	47b8      	blx	r7
 8006f62:	3001      	adds	r0, #1
 8006f64:	f43f af0d 	beq.w	8006d82 <_printf_float+0xb6>
 8006f68:	f04f 0a00 	mov.w	sl, #0
 8006f6c:	f104 0b1a 	add.w	fp, r4, #26
 8006f70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f72:	425b      	negs	r3, r3
 8006f74:	4553      	cmp	r3, sl
 8006f76:	dc01      	bgt.n	8006f7c <_printf_float+0x2b0>
 8006f78:	464b      	mov	r3, r9
 8006f7a:	e793      	b.n	8006ea4 <_printf_float+0x1d8>
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	465a      	mov	r2, fp
 8006f80:	4631      	mov	r1, r6
 8006f82:	4628      	mov	r0, r5
 8006f84:	47b8      	blx	r7
 8006f86:	3001      	adds	r0, #1
 8006f88:	f43f aefb 	beq.w	8006d82 <_printf_float+0xb6>
 8006f8c:	f10a 0a01 	add.w	sl, sl, #1
 8006f90:	e7ee      	b.n	8006f70 <_printf_float+0x2a4>
 8006f92:	bf00      	nop
 8006f94:	7fefffff 	.word	0x7fefffff
 8006f98:	0800a3dc 	.word	0x0800a3dc
 8006f9c:	0800a3d8 	.word	0x0800a3d8
 8006fa0:	0800a3e4 	.word	0x0800a3e4
 8006fa4:	0800a3e0 	.word	0x0800a3e0
 8006fa8:	0800a3e8 	.word	0x0800a3e8
 8006fac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006fb2:	4553      	cmp	r3, sl
 8006fb4:	bfa8      	it	ge
 8006fb6:	4653      	movge	r3, sl
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	4699      	mov	r9, r3
 8006fbc:	dc36      	bgt.n	800702c <_printf_float+0x360>
 8006fbe:	f04f 0b00 	mov.w	fp, #0
 8006fc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fc6:	f104 021a 	add.w	r2, r4, #26
 8006fca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fcc:	9306      	str	r3, [sp, #24]
 8006fce:	eba3 0309 	sub.w	r3, r3, r9
 8006fd2:	455b      	cmp	r3, fp
 8006fd4:	dc31      	bgt.n	800703a <_printf_float+0x36e>
 8006fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fd8:	459a      	cmp	sl, r3
 8006fda:	dc3a      	bgt.n	8007052 <_printf_float+0x386>
 8006fdc:	6823      	ldr	r3, [r4, #0]
 8006fde:	07da      	lsls	r2, r3, #31
 8006fe0:	d437      	bmi.n	8007052 <_printf_float+0x386>
 8006fe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fe4:	ebaa 0903 	sub.w	r9, sl, r3
 8006fe8:	9b06      	ldr	r3, [sp, #24]
 8006fea:	ebaa 0303 	sub.w	r3, sl, r3
 8006fee:	4599      	cmp	r9, r3
 8006ff0:	bfa8      	it	ge
 8006ff2:	4699      	movge	r9, r3
 8006ff4:	f1b9 0f00 	cmp.w	r9, #0
 8006ff8:	dc33      	bgt.n	8007062 <_printf_float+0x396>
 8006ffa:	f04f 0800 	mov.w	r8, #0
 8006ffe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007002:	f104 0b1a 	add.w	fp, r4, #26
 8007006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007008:	ebaa 0303 	sub.w	r3, sl, r3
 800700c:	eba3 0309 	sub.w	r3, r3, r9
 8007010:	4543      	cmp	r3, r8
 8007012:	f77f af79 	ble.w	8006f08 <_printf_float+0x23c>
 8007016:	2301      	movs	r3, #1
 8007018:	465a      	mov	r2, fp
 800701a:	4631      	mov	r1, r6
 800701c:	4628      	mov	r0, r5
 800701e:	47b8      	blx	r7
 8007020:	3001      	adds	r0, #1
 8007022:	f43f aeae 	beq.w	8006d82 <_printf_float+0xb6>
 8007026:	f108 0801 	add.w	r8, r8, #1
 800702a:	e7ec      	b.n	8007006 <_printf_float+0x33a>
 800702c:	4642      	mov	r2, r8
 800702e:	4631      	mov	r1, r6
 8007030:	4628      	mov	r0, r5
 8007032:	47b8      	blx	r7
 8007034:	3001      	adds	r0, #1
 8007036:	d1c2      	bne.n	8006fbe <_printf_float+0x2f2>
 8007038:	e6a3      	b.n	8006d82 <_printf_float+0xb6>
 800703a:	2301      	movs	r3, #1
 800703c:	4631      	mov	r1, r6
 800703e:	4628      	mov	r0, r5
 8007040:	9206      	str	r2, [sp, #24]
 8007042:	47b8      	blx	r7
 8007044:	3001      	adds	r0, #1
 8007046:	f43f ae9c 	beq.w	8006d82 <_printf_float+0xb6>
 800704a:	9a06      	ldr	r2, [sp, #24]
 800704c:	f10b 0b01 	add.w	fp, fp, #1
 8007050:	e7bb      	b.n	8006fca <_printf_float+0x2fe>
 8007052:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007056:	4631      	mov	r1, r6
 8007058:	4628      	mov	r0, r5
 800705a:	47b8      	blx	r7
 800705c:	3001      	adds	r0, #1
 800705e:	d1c0      	bne.n	8006fe2 <_printf_float+0x316>
 8007060:	e68f      	b.n	8006d82 <_printf_float+0xb6>
 8007062:	9a06      	ldr	r2, [sp, #24]
 8007064:	464b      	mov	r3, r9
 8007066:	4442      	add	r2, r8
 8007068:	4631      	mov	r1, r6
 800706a:	4628      	mov	r0, r5
 800706c:	47b8      	blx	r7
 800706e:	3001      	adds	r0, #1
 8007070:	d1c3      	bne.n	8006ffa <_printf_float+0x32e>
 8007072:	e686      	b.n	8006d82 <_printf_float+0xb6>
 8007074:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007078:	f1ba 0f01 	cmp.w	sl, #1
 800707c:	dc01      	bgt.n	8007082 <_printf_float+0x3b6>
 800707e:	07db      	lsls	r3, r3, #31
 8007080:	d536      	bpl.n	80070f0 <_printf_float+0x424>
 8007082:	2301      	movs	r3, #1
 8007084:	4642      	mov	r2, r8
 8007086:	4631      	mov	r1, r6
 8007088:	4628      	mov	r0, r5
 800708a:	47b8      	blx	r7
 800708c:	3001      	adds	r0, #1
 800708e:	f43f ae78 	beq.w	8006d82 <_printf_float+0xb6>
 8007092:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007096:	4631      	mov	r1, r6
 8007098:	4628      	mov	r0, r5
 800709a:	47b8      	blx	r7
 800709c:	3001      	adds	r0, #1
 800709e:	f43f ae70 	beq.w	8006d82 <_printf_float+0xb6>
 80070a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80070a6:	2200      	movs	r2, #0
 80070a8:	2300      	movs	r3, #0
 80070aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070ae:	f7f9 fd0b 	bl	8000ac8 <__aeabi_dcmpeq>
 80070b2:	b9c0      	cbnz	r0, 80070e6 <_printf_float+0x41a>
 80070b4:	4653      	mov	r3, sl
 80070b6:	f108 0201 	add.w	r2, r8, #1
 80070ba:	4631      	mov	r1, r6
 80070bc:	4628      	mov	r0, r5
 80070be:	47b8      	blx	r7
 80070c0:	3001      	adds	r0, #1
 80070c2:	d10c      	bne.n	80070de <_printf_float+0x412>
 80070c4:	e65d      	b.n	8006d82 <_printf_float+0xb6>
 80070c6:	2301      	movs	r3, #1
 80070c8:	465a      	mov	r2, fp
 80070ca:	4631      	mov	r1, r6
 80070cc:	4628      	mov	r0, r5
 80070ce:	47b8      	blx	r7
 80070d0:	3001      	adds	r0, #1
 80070d2:	f43f ae56 	beq.w	8006d82 <_printf_float+0xb6>
 80070d6:	f108 0801 	add.w	r8, r8, #1
 80070da:	45d0      	cmp	r8, sl
 80070dc:	dbf3      	blt.n	80070c6 <_printf_float+0x3fa>
 80070de:	464b      	mov	r3, r9
 80070e0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80070e4:	e6df      	b.n	8006ea6 <_printf_float+0x1da>
 80070e6:	f04f 0800 	mov.w	r8, #0
 80070ea:	f104 0b1a 	add.w	fp, r4, #26
 80070ee:	e7f4      	b.n	80070da <_printf_float+0x40e>
 80070f0:	2301      	movs	r3, #1
 80070f2:	4642      	mov	r2, r8
 80070f4:	e7e1      	b.n	80070ba <_printf_float+0x3ee>
 80070f6:	2301      	movs	r3, #1
 80070f8:	464a      	mov	r2, r9
 80070fa:	4631      	mov	r1, r6
 80070fc:	4628      	mov	r0, r5
 80070fe:	47b8      	blx	r7
 8007100:	3001      	adds	r0, #1
 8007102:	f43f ae3e 	beq.w	8006d82 <_printf_float+0xb6>
 8007106:	f108 0801 	add.w	r8, r8, #1
 800710a:	68e3      	ldr	r3, [r4, #12]
 800710c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800710e:	1a5b      	subs	r3, r3, r1
 8007110:	4543      	cmp	r3, r8
 8007112:	dcf0      	bgt.n	80070f6 <_printf_float+0x42a>
 8007114:	e6fc      	b.n	8006f10 <_printf_float+0x244>
 8007116:	f04f 0800 	mov.w	r8, #0
 800711a:	f104 0919 	add.w	r9, r4, #25
 800711e:	e7f4      	b.n	800710a <_printf_float+0x43e>

08007120 <_printf_common>:
 8007120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007124:	4616      	mov	r6, r2
 8007126:	4698      	mov	r8, r3
 8007128:	688a      	ldr	r2, [r1, #8]
 800712a:	690b      	ldr	r3, [r1, #16]
 800712c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007130:	4293      	cmp	r3, r2
 8007132:	bfb8      	it	lt
 8007134:	4613      	movlt	r3, r2
 8007136:	6033      	str	r3, [r6, #0]
 8007138:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800713c:	4607      	mov	r7, r0
 800713e:	460c      	mov	r4, r1
 8007140:	b10a      	cbz	r2, 8007146 <_printf_common+0x26>
 8007142:	3301      	adds	r3, #1
 8007144:	6033      	str	r3, [r6, #0]
 8007146:	6823      	ldr	r3, [r4, #0]
 8007148:	0699      	lsls	r1, r3, #26
 800714a:	bf42      	ittt	mi
 800714c:	6833      	ldrmi	r3, [r6, #0]
 800714e:	3302      	addmi	r3, #2
 8007150:	6033      	strmi	r3, [r6, #0]
 8007152:	6825      	ldr	r5, [r4, #0]
 8007154:	f015 0506 	ands.w	r5, r5, #6
 8007158:	d106      	bne.n	8007168 <_printf_common+0x48>
 800715a:	f104 0a19 	add.w	sl, r4, #25
 800715e:	68e3      	ldr	r3, [r4, #12]
 8007160:	6832      	ldr	r2, [r6, #0]
 8007162:	1a9b      	subs	r3, r3, r2
 8007164:	42ab      	cmp	r3, r5
 8007166:	dc26      	bgt.n	80071b6 <_printf_common+0x96>
 8007168:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800716c:	6822      	ldr	r2, [r4, #0]
 800716e:	3b00      	subs	r3, #0
 8007170:	bf18      	it	ne
 8007172:	2301      	movne	r3, #1
 8007174:	0692      	lsls	r2, r2, #26
 8007176:	d42b      	bmi.n	80071d0 <_printf_common+0xb0>
 8007178:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800717c:	4641      	mov	r1, r8
 800717e:	4638      	mov	r0, r7
 8007180:	47c8      	blx	r9
 8007182:	3001      	adds	r0, #1
 8007184:	d01e      	beq.n	80071c4 <_printf_common+0xa4>
 8007186:	6823      	ldr	r3, [r4, #0]
 8007188:	6922      	ldr	r2, [r4, #16]
 800718a:	f003 0306 	and.w	r3, r3, #6
 800718e:	2b04      	cmp	r3, #4
 8007190:	bf02      	ittt	eq
 8007192:	68e5      	ldreq	r5, [r4, #12]
 8007194:	6833      	ldreq	r3, [r6, #0]
 8007196:	1aed      	subeq	r5, r5, r3
 8007198:	68a3      	ldr	r3, [r4, #8]
 800719a:	bf0c      	ite	eq
 800719c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071a0:	2500      	movne	r5, #0
 80071a2:	4293      	cmp	r3, r2
 80071a4:	bfc4      	itt	gt
 80071a6:	1a9b      	subgt	r3, r3, r2
 80071a8:	18ed      	addgt	r5, r5, r3
 80071aa:	2600      	movs	r6, #0
 80071ac:	341a      	adds	r4, #26
 80071ae:	42b5      	cmp	r5, r6
 80071b0:	d11a      	bne.n	80071e8 <_printf_common+0xc8>
 80071b2:	2000      	movs	r0, #0
 80071b4:	e008      	b.n	80071c8 <_printf_common+0xa8>
 80071b6:	2301      	movs	r3, #1
 80071b8:	4652      	mov	r2, sl
 80071ba:	4641      	mov	r1, r8
 80071bc:	4638      	mov	r0, r7
 80071be:	47c8      	blx	r9
 80071c0:	3001      	adds	r0, #1
 80071c2:	d103      	bne.n	80071cc <_printf_common+0xac>
 80071c4:	f04f 30ff 	mov.w	r0, #4294967295
 80071c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071cc:	3501      	adds	r5, #1
 80071ce:	e7c6      	b.n	800715e <_printf_common+0x3e>
 80071d0:	18e1      	adds	r1, r4, r3
 80071d2:	1c5a      	adds	r2, r3, #1
 80071d4:	2030      	movs	r0, #48	@ 0x30
 80071d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071da:	4422      	add	r2, r4
 80071dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071e4:	3302      	adds	r3, #2
 80071e6:	e7c7      	b.n	8007178 <_printf_common+0x58>
 80071e8:	2301      	movs	r3, #1
 80071ea:	4622      	mov	r2, r4
 80071ec:	4641      	mov	r1, r8
 80071ee:	4638      	mov	r0, r7
 80071f0:	47c8      	blx	r9
 80071f2:	3001      	adds	r0, #1
 80071f4:	d0e6      	beq.n	80071c4 <_printf_common+0xa4>
 80071f6:	3601      	adds	r6, #1
 80071f8:	e7d9      	b.n	80071ae <_printf_common+0x8e>
	...

080071fc <_printf_i>:
 80071fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007200:	7e0f      	ldrb	r7, [r1, #24]
 8007202:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007204:	2f78      	cmp	r7, #120	@ 0x78
 8007206:	4691      	mov	r9, r2
 8007208:	4680      	mov	r8, r0
 800720a:	460c      	mov	r4, r1
 800720c:	469a      	mov	sl, r3
 800720e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007212:	d807      	bhi.n	8007224 <_printf_i+0x28>
 8007214:	2f62      	cmp	r7, #98	@ 0x62
 8007216:	d80a      	bhi.n	800722e <_printf_i+0x32>
 8007218:	2f00      	cmp	r7, #0
 800721a:	f000 80d1 	beq.w	80073c0 <_printf_i+0x1c4>
 800721e:	2f58      	cmp	r7, #88	@ 0x58
 8007220:	f000 80b8 	beq.w	8007394 <_printf_i+0x198>
 8007224:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007228:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800722c:	e03a      	b.n	80072a4 <_printf_i+0xa8>
 800722e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007232:	2b15      	cmp	r3, #21
 8007234:	d8f6      	bhi.n	8007224 <_printf_i+0x28>
 8007236:	a101      	add	r1, pc, #4	@ (adr r1, 800723c <_printf_i+0x40>)
 8007238:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800723c:	08007295 	.word	0x08007295
 8007240:	080072a9 	.word	0x080072a9
 8007244:	08007225 	.word	0x08007225
 8007248:	08007225 	.word	0x08007225
 800724c:	08007225 	.word	0x08007225
 8007250:	08007225 	.word	0x08007225
 8007254:	080072a9 	.word	0x080072a9
 8007258:	08007225 	.word	0x08007225
 800725c:	08007225 	.word	0x08007225
 8007260:	08007225 	.word	0x08007225
 8007264:	08007225 	.word	0x08007225
 8007268:	080073a7 	.word	0x080073a7
 800726c:	080072d3 	.word	0x080072d3
 8007270:	08007361 	.word	0x08007361
 8007274:	08007225 	.word	0x08007225
 8007278:	08007225 	.word	0x08007225
 800727c:	080073c9 	.word	0x080073c9
 8007280:	08007225 	.word	0x08007225
 8007284:	080072d3 	.word	0x080072d3
 8007288:	08007225 	.word	0x08007225
 800728c:	08007225 	.word	0x08007225
 8007290:	08007369 	.word	0x08007369
 8007294:	6833      	ldr	r3, [r6, #0]
 8007296:	1d1a      	adds	r2, r3, #4
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	6032      	str	r2, [r6, #0]
 800729c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80072a4:	2301      	movs	r3, #1
 80072a6:	e09c      	b.n	80073e2 <_printf_i+0x1e6>
 80072a8:	6833      	ldr	r3, [r6, #0]
 80072aa:	6820      	ldr	r0, [r4, #0]
 80072ac:	1d19      	adds	r1, r3, #4
 80072ae:	6031      	str	r1, [r6, #0]
 80072b0:	0606      	lsls	r6, r0, #24
 80072b2:	d501      	bpl.n	80072b8 <_printf_i+0xbc>
 80072b4:	681d      	ldr	r5, [r3, #0]
 80072b6:	e003      	b.n	80072c0 <_printf_i+0xc4>
 80072b8:	0645      	lsls	r5, r0, #25
 80072ba:	d5fb      	bpl.n	80072b4 <_printf_i+0xb8>
 80072bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80072c0:	2d00      	cmp	r5, #0
 80072c2:	da03      	bge.n	80072cc <_printf_i+0xd0>
 80072c4:	232d      	movs	r3, #45	@ 0x2d
 80072c6:	426d      	negs	r5, r5
 80072c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072cc:	4858      	ldr	r0, [pc, #352]	@ (8007430 <_printf_i+0x234>)
 80072ce:	230a      	movs	r3, #10
 80072d0:	e011      	b.n	80072f6 <_printf_i+0xfa>
 80072d2:	6821      	ldr	r1, [r4, #0]
 80072d4:	6833      	ldr	r3, [r6, #0]
 80072d6:	0608      	lsls	r0, r1, #24
 80072d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80072dc:	d402      	bmi.n	80072e4 <_printf_i+0xe8>
 80072de:	0649      	lsls	r1, r1, #25
 80072e0:	bf48      	it	mi
 80072e2:	b2ad      	uxthmi	r5, r5
 80072e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80072e6:	4852      	ldr	r0, [pc, #328]	@ (8007430 <_printf_i+0x234>)
 80072e8:	6033      	str	r3, [r6, #0]
 80072ea:	bf14      	ite	ne
 80072ec:	230a      	movne	r3, #10
 80072ee:	2308      	moveq	r3, #8
 80072f0:	2100      	movs	r1, #0
 80072f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80072f6:	6866      	ldr	r6, [r4, #4]
 80072f8:	60a6      	str	r6, [r4, #8]
 80072fa:	2e00      	cmp	r6, #0
 80072fc:	db05      	blt.n	800730a <_printf_i+0x10e>
 80072fe:	6821      	ldr	r1, [r4, #0]
 8007300:	432e      	orrs	r6, r5
 8007302:	f021 0104 	bic.w	r1, r1, #4
 8007306:	6021      	str	r1, [r4, #0]
 8007308:	d04b      	beq.n	80073a2 <_printf_i+0x1a6>
 800730a:	4616      	mov	r6, r2
 800730c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007310:	fb03 5711 	mls	r7, r3, r1, r5
 8007314:	5dc7      	ldrb	r7, [r0, r7]
 8007316:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800731a:	462f      	mov	r7, r5
 800731c:	42bb      	cmp	r3, r7
 800731e:	460d      	mov	r5, r1
 8007320:	d9f4      	bls.n	800730c <_printf_i+0x110>
 8007322:	2b08      	cmp	r3, #8
 8007324:	d10b      	bne.n	800733e <_printf_i+0x142>
 8007326:	6823      	ldr	r3, [r4, #0]
 8007328:	07df      	lsls	r7, r3, #31
 800732a:	d508      	bpl.n	800733e <_printf_i+0x142>
 800732c:	6923      	ldr	r3, [r4, #16]
 800732e:	6861      	ldr	r1, [r4, #4]
 8007330:	4299      	cmp	r1, r3
 8007332:	bfde      	ittt	le
 8007334:	2330      	movle	r3, #48	@ 0x30
 8007336:	f806 3c01 	strble.w	r3, [r6, #-1]
 800733a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800733e:	1b92      	subs	r2, r2, r6
 8007340:	6122      	str	r2, [r4, #16]
 8007342:	f8cd a000 	str.w	sl, [sp]
 8007346:	464b      	mov	r3, r9
 8007348:	aa03      	add	r2, sp, #12
 800734a:	4621      	mov	r1, r4
 800734c:	4640      	mov	r0, r8
 800734e:	f7ff fee7 	bl	8007120 <_printf_common>
 8007352:	3001      	adds	r0, #1
 8007354:	d14a      	bne.n	80073ec <_printf_i+0x1f0>
 8007356:	f04f 30ff 	mov.w	r0, #4294967295
 800735a:	b004      	add	sp, #16
 800735c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007360:	6823      	ldr	r3, [r4, #0]
 8007362:	f043 0320 	orr.w	r3, r3, #32
 8007366:	6023      	str	r3, [r4, #0]
 8007368:	4832      	ldr	r0, [pc, #200]	@ (8007434 <_printf_i+0x238>)
 800736a:	2778      	movs	r7, #120	@ 0x78
 800736c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007370:	6823      	ldr	r3, [r4, #0]
 8007372:	6831      	ldr	r1, [r6, #0]
 8007374:	061f      	lsls	r7, r3, #24
 8007376:	f851 5b04 	ldr.w	r5, [r1], #4
 800737a:	d402      	bmi.n	8007382 <_printf_i+0x186>
 800737c:	065f      	lsls	r7, r3, #25
 800737e:	bf48      	it	mi
 8007380:	b2ad      	uxthmi	r5, r5
 8007382:	6031      	str	r1, [r6, #0]
 8007384:	07d9      	lsls	r1, r3, #31
 8007386:	bf44      	itt	mi
 8007388:	f043 0320 	orrmi.w	r3, r3, #32
 800738c:	6023      	strmi	r3, [r4, #0]
 800738e:	b11d      	cbz	r5, 8007398 <_printf_i+0x19c>
 8007390:	2310      	movs	r3, #16
 8007392:	e7ad      	b.n	80072f0 <_printf_i+0xf4>
 8007394:	4826      	ldr	r0, [pc, #152]	@ (8007430 <_printf_i+0x234>)
 8007396:	e7e9      	b.n	800736c <_printf_i+0x170>
 8007398:	6823      	ldr	r3, [r4, #0]
 800739a:	f023 0320 	bic.w	r3, r3, #32
 800739e:	6023      	str	r3, [r4, #0]
 80073a0:	e7f6      	b.n	8007390 <_printf_i+0x194>
 80073a2:	4616      	mov	r6, r2
 80073a4:	e7bd      	b.n	8007322 <_printf_i+0x126>
 80073a6:	6833      	ldr	r3, [r6, #0]
 80073a8:	6825      	ldr	r5, [r4, #0]
 80073aa:	6961      	ldr	r1, [r4, #20]
 80073ac:	1d18      	adds	r0, r3, #4
 80073ae:	6030      	str	r0, [r6, #0]
 80073b0:	062e      	lsls	r6, r5, #24
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	d501      	bpl.n	80073ba <_printf_i+0x1be>
 80073b6:	6019      	str	r1, [r3, #0]
 80073b8:	e002      	b.n	80073c0 <_printf_i+0x1c4>
 80073ba:	0668      	lsls	r0, r5, #25
 80073bc:	d5fb      	bpl.n	80073b6 <_printf_i+0x1ba>
 80073be:	8019      	strh	r1, [r3, #0]
 80073c0:	2300      	movs	r3, #0
 80073c2:	6123      	str	r3, [r4, #16]
 80073c4:	4616      	mov	r6, r2
 80073c6:	e7bc      	b.n	8007342 <_printf_i+0x146>
 80073c8:	6833      	ldr	r3, [r6, #0]
 80073ca:	1d1a      	adds	r2, r3, #4
 80073cc:	6032      	str	r2, [r6, #0]
 80073ce:	681e      	ldr	r6, [r3, #0]
 80073d0:	6862      	ldr	r2, [r4, #4]
 80073d2:	2100      	movs	r1, #0
 80073d4:	4630      	mov	r0, r6
 80073d6:	f7f8 fefb 	bl	80001d0 <memchr>
 80073da:	b108      	cbz	r0, 80073e0 <_printf_i+0x1e4>
 80073dc:	1b80      	subs	r0, r0, r6
 80073de:	6060      	str	r0, [r4, #4]
 80073e0:	6863      	ldr	r3, [r4, #4]
 80073e2:	6123      	str	r3, [r4, #16]
 80073e4:	2300      	movs	r3, #0
 80073e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073ea:	e7aa      	b.n	8007342 <_printf_i+0x146>
 80073ec:	6923      	ldr	r3, [r4, #16]
 80073ee:	4632      	mov	r2, r6
 80073f0:	4649      	mov	r1, r9
 80073f2:	4640      	mov	r0, r8
 80073f4:	47d0      	blx	sl
 80073f6:	3001      	adds	r0, #1
 80073f8:	d0ad      	beq.n	8007356 <_printf_i+0x15a>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	079b      	lsls	r3, r3, #30
 80073fe:	d413      	bmi.n	8007428 <_printf_i+0x22c>
 8007400:	68e0      	ldr	r0, [r4, #12]
 8007402:	9b03      	ldr	r3, [sp, #12]
 8007404:	4298      	cmp	r0, r3
 8007406:	bfb8      	it	lt
 8007408:	4618      	movlt	r0, r3
 800740a:	e7a6      	b.n	800735a <_printf_i+0x15e>
 800740c:	2301      	movs	r3, #1
 800740e:	4632      	mov	r2, r6
 8007410:	4649      	mov	r1, r9
 8007412:	4640      	mov	r0, r8
 8007414:	47d0      	blx	sl
 8007416:	3001      	adds	r0, #1
 8007418:	d09d      	beq.n	8007356 <_printf_i+0x15a>
 800741a:	3501      	adds	r5, #1
 800741c:	68e3      	ldr	r3, [r4, #12]
 800741e:	9903      	ldr	r1, [sp, #12]
 8007420:	1a5b      	subs	r3, r3, r1
 8007422:	42ab      	cmp	r3, r5
 8007424:	dcf2      	bgt.n	800740c <_printf_i+0x210>
 8007426:	e7eb      	b.n	8007400 <_printf_i+0x204>
 8007428:	2500      	movs	r5, #0
 800742a:	f104 0619 	add.w	r6, r4, #25
 800742e:	e7f5      	b.n	800741c <_printf_i+0x220>
 8007430:	0800a3ea 	.word	0x0800a3ea
 8007434:	0800a3fb 	.word	0x0800a3fb

08007438 <std>:
 8007438:	2300      	movs	r3, #0
 800743a:	b510      	push	{r4, lr}
 800743c:	4604      	mov	r4, r0
 800743e:	e9c0 3300 	strd	r3, r3, [r0]
 8007442:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007446:	6083      	str	r3, [r0, #8]
 8007448:	8181      	strh	r1, [r0, #12]
 800744a:	6643      	str	r3, [r0, #100]	@ 0x64
 800744c:	81c2      	strh	r2, [r0, #14]
 800744e:	6183      	str	r3, [r0, #24]
 8007450:	4619      	mov	r1, r3
 8007452:	2208      	movs	r2, #8
 8007454:	305c      	adds	r0, #92	@ 0x5c
 8007456:	f000 f916 	bl	8007686 <memset>
 800745a:	4b0d      	ldr	r3, [pc, #52]	@ (8007490 <std+0x58>)
 800745c:	6263      	str	r3, [r4, #36]	@ 0x24
 800745e:	4b0d      	ldr	r3, [pc, #52]	@ (8007494 <std+0x5c>)
 8007460:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007462:	4b0d      	ldr	r3, [pc, #52]	@ (8007498 <std+0x60>)
 8007464:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007466:	4b0d      	ldr	r3, [pc, #52]	@ (800749c <std+0x64>)
 8007468:	6323      	str	r3, [r4, #48]	@ 0x30
 800746a:	4b0d      	ldr	r3, [pc, #52]	@ (80074a0 <std+0x68>)
 800746c:	6224      	str	r4, [r4, #32]
 800746e:	429c      	cmp	r4, r3
 8007470:	d006      	beq.n	8007480 <std+0x48>
 8007472:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007476:	4294      	cmp	r4, r2
 8007478:	d002      	beq.n	8007480 <std+0x48>
 800747a:	33d0      	adds	r3, #208	@ 0xd0
 800747c:	429c      	cmp	r4, r3
 800747e:	d105      	bne.n	800748c <std+0x54>
 8007480:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007488:	f000 b97a 	b.w	8007780 <__retarget_lock_init_recursive>
 800748c:	bd10      	pop	{r4, pc}
 800748e:	bf00      	nop
 8007490:	08007601 	.word	0x08007601
 8007494:	08007623 	.word	0x08007623
 8007498:	0800765b 	.word	0x0800765b
 800749c:	0800767f 	.word	0x0800767f
 80074a0:	200009b4 	.word	0x200009b4

080074a4 <stdio_exit_handler>:
 80074a4:	4a02      	ldr	r2, [pc, #8]	@ (80074b0 <stdio_exit_handler+0xc>)
 80074a6:	4903      	ldr	r1, [pc, #12]	@ (80074b4 <stdio_exit_handler+0x10>)
 80074a8:	4803      	ldr	r0, [pc, #12]	@ (80074b8 <stdio_exit_handler+0x14>)
 80074aa:	f000 b869 	b.w	8007580 <_fwalk_sglue>
 80074ae:	bf00      	nop
 80074b0:	2000003c 	.word	0x2000003c
 80074b4:	08009105 	.word	0x08009105
 80074b8:	2000004c 	.word	0x2000004c

080074bc <cleanup_stdio>:
 80074bc:	6841      	ldr	r1, [r0, #4]
 80074be:	4b0c      	ldr	r3, [pc, #48]	@ (80074f0 <cleanup_stdio+0x34>)
 80074c0:	4299      	cmp	r1, r3
 80074c2:	b510      	push	{r4, lr}
 80074c4:	4604      	mov	r4, r0
 80074c6:	d001      	beq.n	80074cc <cleanup_stdio+0x10>
 80074c8:	f001 fe1c 	bl	8009104 <_fflush_r>
 80074cc:	68a1      	ldr	r1, [r4, #8]
 80074ce:	4b09      	ldr	r3, [pc, #36]	@ (80074f4 <cleanup_stdio+0x38>)
 80074d0:	4299      	cmp	r1, r3
 80074d2:	d002      	beq.n	80074da <cleanup_stdio+0x1e>
 80074d4:	4620      	mov	r0, r4
 80074d6:	f001 fe15 	bl	8009104 <_fflush_r>
 80074da:	68e1      	ldr	r1, [r4, #12]
 80074dc:	4b06      	ldr	r3, [pc, #24]	@ (80074f8 <cleanup_stdio+0x3c>)
 80074de:	4299      	cmp	r1, r3
 80074e0:	d004      	beq.n	80074ec <cleanup_stdio+0x30>
 80074e2:	4620      	mov	r0, r4
 80074e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074e8:	f001 be0c 	b.w	8009104 <_fflush_r>
 80074ec:	bd10      	pop	{r4, pc}
 80074ee:	bf00      	nop
 80074f0:	200009b4 	.word	0x200009b4
 80074f4:	20000a1c 	.word	0x20000a1c
 80074f8:	20000a84 	.word	0x20000a84

080074fc <global_stdio_init.part.0>:
 80074fc:	b510      	push	{r4, lr}
 80074fe:	4b0b      	ldr	r3, [pc, #44]	@ (800752c <global_stdio_init.part.0+0x30>)
 8007500:	4c0b      	ldr	r4, [pc, #44]	@ (8007530 <global_stdio_init.part.0+0x34>)
 8007502:	4a0c      	ldr	r2, [pc, #48]	@ (8007534 <global_stdio_init.part.0+0x38>)
 8007504:	601a      	str	r2, [r3, #0]
 8007506:	4620      	mov	r0, r4
 8007508:	2200      	movs	r2, #0
 800750a:	2104      	movs	r1, #4
 800750c:	f7ff ff94 	bl	8007438 <std>
 8007510:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007514:	2201      	movs	r2, #1
 8007516:	2109      	movs	r1, #9
 8007518:	f7ff ff8e 	bl	8007438 <std>
 800751c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007520:	2202      	movs	r2, #2
 8007522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007526:	2112      	movs	r1, #18
 8007528:	f7ff bf86 	b.w	8007438 <std>
 800752c:	20000aec 	.word	0x20000aec
 8007530:	200009b4 	.word	0x200009b4
 8007534:	080074a5 	.word	0x080074a5

08007538 <__sfp_lock_acquire>:
 8007538:	4801      	ldr	r0, [pc, #4]	@ (8007540 <__sfp_lock_acquire+0x8>)
 800753a:	f000 b922 	b.w	8007782 <__retarget_lock_acquire_recursive>
 800753e:	bf00      	nop
 8007540:	20000af5 	.word	0x20000af5

08007544 <__sfp_lock_release>:
 8007544:	4801      	ldr	r0, [pc, #4]	@ (800754c <__sfp_lock_release+0x8>)
 8007546:	f000 b91d 	b.w	8007784 <__retarget_lock_release_recursive>
 800754a:	bf00      	nop
 800754c:	20000af5 	.word	0x20000af5

08007550 <__sinit>:
 8007550:	b510      	push	{r4, lr}
 8007552:	4604      	mov	r4, r0
 8007554:	f7ff fff0 	bl	8007538 <__sfp_lock_acquire>
 8007558:	6a23      	ldr	r3, [r4, #32]
 800755a:	b11b      	cbz	r3, 8007564 <__sinit+0x14>
 800755c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007560:	f7ff bff0 	b.w	8007544 <__sfp_lock_release>
 8007564:	4b04      	ldr	r3, [pc, #16]	@ (8007578 <__sinit+0x28>)
 8007566:	6223      	str	r3, [r4, #32]
 8007568:	4b04      	ldr	r3, [pc, #16]	@ (800757c <__sinit+0x2c>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d1f5      	bne.n	800755c <__sinit+0xc>
 8007570:	f7ff ffc4 	bl	80074fc <global_stdio_init.part.0>
 8007574:	e7f2      	b.n	800755c <__sinit+0xc>
 8007576:	bf00      	nop
 8007578:	080074bd 	.word	0x080074bd
 800757c:	20000aec 	.word	0x20000aec

08007580 <_fwalk_sglue>:
 8007580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007584:	4607      	mov	r7, r0
 8007586:	4688      	mov	r8, r1
 8007588:	4614      	mov	r4, r2
 800758a:	2600      	movs	r6, #0
 800758c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007590:	f1b9 0901 	subs.w	r9, r9, #1
 8007594:	d505      	bpl.n	80075a2 <_fwalk_sglue+0x22>
 8007596:	6824      	ldr	r4, [r4, #0]
 8007598:	2c00      	cmp	r4, #0
 800759a:	d1f7      	bne.n	800758c <_fwalk_sglue+0xc>
 800759c:	4630      	mov	r0, r6
 800759e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075a2:	89ab      	ldrh	r3, [r5, #12]
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d907      	bls.n	80075b8 <_fwalk_sglue+0x38>
 80075a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075ac:	3301      	adds	r3, #1
 80075ae:	d003      	beq.n	80075b8 <_fwalk_sglue+0x38>
 80075b0:	4629      	mov	r1, r5
 80075b2:	4638      	mov	r0, r7
 80075b4:	47c0      	blx	r8
 80075b6:	4306      	orrs	r6, r0
 80075b8:	3568      	adds	r5, #104	@ 0x68
 80075ba:	e7e9      	b.n	8007590 <_fwalk_sglue+0x10>

080075bc <siprintf>:
 80075bc:	b40e      	push	{r1, r2, r3}
 80075be:	b510      	push	{r4, lr}
 80075c0:	b09d      	sub	sp, #116	@ 0x74
 80075c2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80075c4:	9002      	str	r0, [sp, #8]
 80075c6:	9006      	str	r0, [sp, #24]
 80075c8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80075cc:	480a      	ldr	r0, [pc, #40]	@ (80075f8 <siprintf+0x3c>)
 80075ce:	9107      	str	r1, [sp, #28]
 80075d0:	9104      	str	r1, [sp, #16]
 80075d2:	490a      	ldr	r1, [pc, #40]	@ (80075fc <siprintf+0x40>)
 80075d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80075d8:	9105      	str	r1, [sp, #20]
 80075da:	2400      	movs	r4, #0
 80075dc:	a902      	add	r1, sp, #8
 80075de:	6800      	ldr	r0, [r0, #0]
 80075e0:	9301      	str	r3, [sp, #4]
 80075e2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80075e4:	f001 fc0e 	bl	8008e04 <_svfiprintf_r>
 80075e8:	9b02      	ldr	r3, [sp, #8]
 80075ea:	701c      	strb	r4, [r3, #0]
 80075ec:	b01d      	add	sp, #116	@ 0x74
 80075ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075f2:	b003      	add	sp, #12
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	20000048 	.word	0x20000048
 80075fc:	ffff0208 	.word	0xffff0208

08007600 <__sread>:
 8007600:	b510      	push	{r4, lr}
 8007602:	460c      	mov	r4, r1
 8007604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007608:	f000 f86c 	bl	80076e4 <_read_r>
 800760c:	2800      	cmp	r0, #0
 800760e:	bfab      	itete	ge
 8007610:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007612:	89a3      	ldrhlt	r3, [r4, #12]
 8007614:	181b      	addge	r3, r3, r0
 8007616:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800761a:	bfac      	ite	ge
 800761c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800761e:	81a3      	strhlt	r3, [r4, #12]
 8007620:	bd10      	pop	{r4, pc}

08007622 <__swrite>:
 8007622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007626:	461f      	mov	r7, r3
 8007628:	898b      	ldrh	r3, [r1, #12]
 800762a:	05db      	lsls	r3, r3, #23
 800762c:	4605      	mov	r5, r0
 800762e:	460c      	mov	r4, r1
 8007630:	4616      	mov	r6, r2
 8007632:	d505      	bpl.n	8007640 <__swrite+0x1e>
 8007634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007638:	2302      	movs	r3, #2
 800763a:	2200      	movs	r2, #0
 800763c:	f000 f840 	bl	80076c0 <_lseek_r>
 8007640:	89a3      	ldrh	r3, [r4, #12]
 8007642:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007646:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800764a:	81a3      	strh	r3, [r4, #12]
 800764c:	4632      	mov	r2, r6
 800764e:	463b      	mov	r3, r7
 8007650:	4628      	mov	r0, r5
 8007652:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007656:	f000 b857 	b.w	8007708 <_write_r>

0800765a <__sseek>:
 800765a:	b510      	push	{r4, lr}
 800765c:	460c      	mov	r4, r1
 800765e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007662:	f000 f82d 	bl	80076c0 <_lseek_r>
 8007666:	1c43      	adds	r3, r0, #1
 8007668:	89a3      	ldrh	r3, [r4, #12]
 800766a:	bf15      	itete	ne
 800766c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800766e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007672:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007676:	81a3      	strheq	r3, [r4, #12]
 8007678:	bf18      	it	ne
 800767a:	81a3      	strhne	r3, [r4, #12]
 800767c:	bd10      	pop	{r4, pc}

0800767e <__sclose>:
 800767e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007682:	f000 b80d 	b.w	80076a0 <_close_r>

08007686 <memset>:
 8007686:	4402      	add	r2, r0
 8007688:	4603      	mov	r3, r0
 800768a:	4293      	cmp	r3, r2
 800768c:	d100      	bne.n	8007690 <memset+0xa>
 800768e:	4770      	bx	lr
 8007690:	f803 1b01 	strb.w	r1, [r3], #1
 8007694:	e7f9      	b.n	800768a <memset+0x4>
	...

08007698 <_localeconv_r>:
 8007698:	4800      	ldr	r0, [pc, #0]	@ (800769c <_localeconv_r+0x4>)
 800769a:	4770      	bx	lr
 800769c:	20000188 	.word	0x20000188

080076a0 <_close_r>:
 80076a0:	b538      	push	{r3, r4, r5, lr}
 80076a2:	4d06      	ldr	r5, [pc, #24]	@ (80076bc <_close_r+0x1c>)
 80076a4:	2300      	movs	r3, #0
 80076a6:	4604      	mov	r4, r0
 80076a8:	4608      	mov	r0, r1
 80076aa:	602b      	str	r3, [r5, #0]
 80076ac:	f7fb fe1e 	bl	80032ec <_close>
 80076b0:	1c43      	adds	r3, r0, #1
 80076b2:	d102      	bne.n	80076ba <_close_r+0x1a>
 80076b4:	682b      	ldr	r3, [r5, #0]
 80076b6:	b103      	cbz	r3, 80076ba <_close_r+0x1a>
 80076b8:	6023      	str	r3, [r4, #0]
 80076ba:	bd38      	pop	{r3, r4, r5, pc}
 80076bc:	20000af0 	.word	0x20000af0

080076c0 <_lseek_r>:
 80076c0:	b538      	push	{r3, r4, r5, lr}
 80076c2:	4d07      	ldr	r5, [pc, #28]	@ (80076e0 <_lseek_r+0x20>)
 80076c4:	4604      	mov	r4, r0
 80076c6:	4608      	mov	r0, r1
 80076c8:	4611      	mov	r1, r2
 80076ca:	2200      	movs	r2, #0
 80076cc:	602a      	str	r2, [r5, #0]
 80076ce:	461a      	mov	r2, r3
 80076d0:	f7fb fe33 	bl	800333a <_lseek>
 80076d4:	1c43      	adds	r3, r0, #1
 80076d6:	d102      	bne.n	80076de <_lseek_r+0x1e>
 80076d8:	682b      	ldr	r3, [r5, #0]
 80076da:	b103      	cbz	r3, 80076de <_lseek_r+0x1e>
 80076dc:	6023      	str	r3, [r4, #0]
 80076de:	bd38      	pop	{r3, r4, r5, pc}
 80076e0:	20000af0 	.word	0x20000af0

080076e4 <_read_r>:
 80076e4:	b538      	push	{r3, r4, r5, lr}
 80076e6:	4d07      	ldr	r5, [pc, #28]	@ (8007704 <_read_r+0x20>)
 80076e8:	4604      	mov	r4, r0
 80076ea:	4608      	mov	r0, r1
 80076ec:	4611      	mov	r1, r2
 80076ee:	2200      	movs	r2, #0
 80076f0:	602a      	str	r2, [r5, #0]
 80076f2:	461a      	mov	r2, r3
 80076f4:	f7fb fdc1 	bl	800327a <_read>
 80076f8:	1c43      	adds	r3, r0, #1
 80076fa:	d102      	bne.n	8007702 <_read_r+0x1e>
 80076fc:	682b      	ldr	r3, [r5, #0]
 80076fe:	b103      	cbz	r3, 8007702 <_read_r+0x1e>
 8007700:	6023      	str	r3, [r4, #0]
 8007702:	bd38      	pop	{r3, r4, r5, pc}
 8007704:	20000af0 	.word	0x20000af0

08007708 <_write_r>:
 8007708:	b538      	push	{r3, r4, r5, lr}
 800770a:	4d07      	ldr	r5, [pc, #28]	@ (8007728 <_write_r+0x20>)
 800770c:	4604      	mov	r4, r0
 800770e:	4608      	mov	r0, r1
 8007710:	4611      	mov	r1, r2
 8007712:	2200      	movs	r2, #0
 8007714:	602a      	str	r2, [r5, #0]
 8007716:	461a      	mov	r2, r3
 8007718:	f7fb fdcc 	bl	80032b4 <_write>
 800771c:	1c43      	adds	r3, r0, #1
 800771e:	d102      	bne.n	8007726 <_write_r+0x1e>
 8007720:	682b      	ldr	r3, [r5, #0]
 8007722:	b103      	cbz	r3, 8007726 <_write_r+0x1e>
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	bd38      	pop	{r3, r4, r5, pc}
 8007728:	20000af0 	.word	0x20000af0

0800772c <__errno>:
 800772c:	4b01      	ldr	r3, [pc, #4]	@ (8007734 <__errno+0x8>)
 800772e:	6818      	ldr	r0, [r3, #0]
 8007730:	4770      	bx	lr
 8007732:	bf00      	nop
 8007734:	20000048 	.word	0x20000048

08007738 <__libc_init_array>:
 8007738:	b570      	push	{r4, r5, r6, lr}
 800773a:	4d0d      	ldr	r5, [pc, #52]	@ (8007770 <__libc_init_array+0x38>)
 800773c:	4c0d      	ldr	r4, [pc, #52]	@ (8007774 <__libc_init_array+0x3c>)
 800773e:	1b64      	subs	r4, r4, r5
 8007740:	10a4      	asrs	r4, r4, #2
 8007742:	2600      	movs	r6, #0
 8007744:	42a6      	cmp	r6, r4
 8007746:	d109      	bne.n	800775c <__libc_init_array+0x24>
 8007748:	4d0b      	ldr	r5, [pc, #44]	@ (8007778 <__libc_init_array+0x40>)
 800774a:	4c0c      	ldr	r4, [pc, #48]	@ (800777c <__libc_init_array+0x44>)
 800774c:	f002 f86a 	bl	8009824 <_init>
 8007750:	1b64      	subs	r4, r4, r5
 8007752:	10a4      	asrs	r4, r4, #2
 8007754:	2600      	movs	r6, #0
 8007756:	42a6      	cmp	r6, r4
 8007758:	d105      	bne.n	8007766 <__libc_init_array+0x2e>
 800775a:	bd70      	pop	{r4, r5, r6, pc}
 800775c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007760:	4798      	blx	r3
 8007762:	3601      	adds	r6, #1
 8007764:	e7ee      	b.n	8007744 <__libc_init_array+0xc>
 8007766:	f855 3b04 	ldr.w	r3, [r5], #4
 800776a:	4798      	blx	r3
 800776c:	3601      	adds	r6, #1
 800776e:	e7f2      	b.n	8007756 <__libc_init_array+0x1e>
 8007770:	0800a754 	.word	0x0800a754
 8007774:	0800a754 	.word	0x0800a754
 8007778:	0800a754 	.word	0x0800a754
 800777c:	0800a758 	.word	0x0800a758

08007780 <__retarget_lock_init_recursive>:
 8007780:	4770      	bx	lr

08007782 <__retarget_lock_acquire_recursive>:
 8007782:	4770      	bx	lr

08007784 <__retarget_lock_release_recursive>:
 8007784:	4770      	bx	lr

08007786 <memcpy>:
 8007786:	440a      	add	r2, r1
 8007788:	4291      	cmp	r1, r2
 800778a:	f100 33ff 	add.w	r3, r0, #4294967295
 800778e:	d100      	bne.n	8007792 <memcpy+0xc>
 8007790:	4770      	bx	lr
 8007792:	b510      	push	{r4, lr}
 8007794:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007798:	f803 4f01 	strb.w	r4, [r3, #1]!
 800779c:	4291      	cmp	r1, r2
 800779e:	d1f9      	bne.n	8007794 <memcpy+0xe>
 80077a0:	bd10      	pop	{r4, pc}

080077a2 <quorem>:
 80077a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a6:	6903      	ldr	r3, [r0, #16]
 80077a8:	690c      	ldr	r4, [r1, #16]
 80077aa:	42a3      	cmp	r3, r4
 80077ac:	4607      	mov	r7, r0
 80077ae:	db7e      	blt.n	80078ae <quorem+0x10c>
 80077b0:	3c01      	subs	r4, #1
 80077b2:	f101 0814 	add.w	r8, r1, #20
 80077b6:	00a3      	lsls	r3, r4, #2
 80077b8:	f100 0514 	add.w	r5, r0, #20
 80077bc:	9300      	str	r3, [sp, #0]
 80077be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077c2:	9301      	str	r3, [sp, #4]
 80077c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077cc:	3301      	adds	r3, #1
 80077ce:	429a      	cmp	r2, r3
 80077d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80077d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80077d8:	d32e      	bcc.n	8007838 <quorem+0x96>
 80077da:	f04f 0a00 	mov.w	sl, #0
 80077de:	46c4      	mov	ip, r8
 80077e0:	46ae      	mov	lr, r5
 80077e2:	46d3      	mov	fp, sl
 80077e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80077e8:	b298      	uxth	r0, r3
 80077ea:	fb06 a000 	mla	r0, r6, r0, sl
 80077ee:	0c02      	lsrs	r2, r0, #16
 80077f0:	0c1b      	lsrs	r3, r3, #16
 80077f2:	fb06 2303 	mla	r3, r6, r3, r2
 80077f6:	f8de 2000 	ldr.w	r2, [lr]
 80077fa:	b280      	uxth	r0, r0
 80077fc:	b292      	uxth	r2, r2
 80077fe:	1a12      	subs	r2, r2, r0
 8007800:	445a      	add	r2, fp
 8007802:	f8de 0000 	ldr.w	r0, [lr]
 8007806:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800780a:	b29b      	uxth	r3, r3
 800780c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007810:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007814:	b292      	uxth	r2, r2
 8007816:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800781a:	45e1      	cmp	r9, ip
 800781c:	f84e 2b04 	str.w	r2, [lr], #4
 8007820:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007824:	d2de      	bcs.n	80077e4 <quorem+0x42>
 8007826:	9b00      	ldr	r3, [sp, #0]
 8007828:	58eb      	ldr	r3, [r5, r3]
 800782a:	b92b      	cbnz	r3, 8007838 <quorem+0x96>
 800782c:	9b01      	ldr	r3, [sp, #4]
 800782e:	3b04      	subs	r3, #4
 8007830:	429d      	cmp	r5, r3
 8007832:	461a      	mov	r2, r3
 8007834:	d32f      	bcc.n	8007896 <quorem+0xf4>
 8007836:	613c      	str	r4, [r7, #16]
 8007838:	4638      	mov	r0, r7
 800783a:	f001 f97f 	bl	8008b3c <__mcmp>
 800783e:	2800      	cmp	r0, #0
 8007840:	db25      	blt.n	800788e <quorem+0xec>
 8007842:	4629      	mov	r1, r5
 8007844:	2000      	movs	r0, #0
 8007846:	f858 2b04 	ldr.w	r2, [r8], #4
 800784a:	f8d1 c000 	ldr.w	ip, [r1]
 800784e:	fa1f fe82 	uxth.w	lr, r2
 8007852:	fa1f f38c 	uxth.w	r3, ip
 8007856:	eba3 030e 	sub.w	r3, r3, lr
 800785a:	4403      	add	r3, r0
 800785c:	0c12      	lsrs	r2, r2, #16
 800785e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007862:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007866:	b29b      	uxth	r3, r3
 8007868:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800786c:	45c1      	cmp	r9, r8
 800786e:	f841 3b04 	str.w	r3, [r1], #4
 8007872:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007876:	d2e6      	bcs.n	8007846 <quorem+0xa4>
 8007878:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800787c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007880:	b922      	cbnz	r2, 800788c <quorem+0xea>
 8007882:	3b04      	subs	r3, #4
 8007884:	429d      	cmp	r5, r3
 8007886:	461a      	mov	r2, r3
 8007888:	d30b      	bcc.n	80078a2 <quorem+0x100>
 800788a:	613c      	str	r4, [r7, #16]
 800788c:	3601      	adds	r6, #1
 800788e:	4630      	mov	r0, r6
 8007890:	b003      	add	sp, #12
 8007892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007896:	6812      	ldr	r2, [r2, #0]
 8007898:	3b04      	subs	r3, #4
 800789a:	2a00      	cmp	r2, #0
 800789c:	d1cb      	bne.n	8007836 <quorem+0x94>
 800789e:	3c01      	subs	r4, #1
 80078a0:	e7c6      	b.n	8007830 <quorem+0x8e>
 80078a2:	6812      	ldr	r2, [r2, #0]
 80078a4:	3b04      	subs	r3, #4
 80078a6:	2a00      	cmp	r2, #0
 80078a8:	d1ef      	bne.n	800788a <quorem+0xe8>
 80078aa:	3c01      	subs	r4, #1
 80078ac:	e7ea      	b.n	8007884 <quorem+0xe2>
 80078ae:	2000      	movs	r0, #0
 80078b0:	e7ee      	b.n	8007890 <quorem+0xee>
 80078b2:	0000      	movs	r0, r0
 80078b4:	0000      	movs	r0, r0
	...

080078b8 <_dtoa_r>:
 80078b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078bc:	69c7      	ldr	r7, [r0, #28]
 80078be:	b097      	sub	sp, #92	@ 0x5c
 80078c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80078c4:	ec55 4b10 	vmov	r4, r5, d0
 80078c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80078ca:	9107      	str	r1, [sp, #28]
 80078cc:	4681      	mov	r9, r0
 80078ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80078d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80078d2:	b97f      	cbnz	r7, 80078f4 <_dtoa_r+0x3c>
 80078d4:	2010      	movs	r0, #16
 80078d6:	f000 fe09 	bl	80084ec <malloc>
 80078da:	4602      	mov	r2, r0
 80078dc:	f8c9 001c 	str.w	r0, [r9, #28]
 80078e0:	b920      	cbnz	r0, 80078ec <_dtoa_r+0x34>
 80078e2:	4ba9      	ldr	r3, [pc, #676]	@ (8007b88 <_dtoa_r+0x2d0>)
 80078e4:	21ef      	movs	r1, #239	@ 0xef
 80078e6:	48a9      	ldr	r0, [pc, #676]	@ (8007b8c <_dtoa_r+0x2d4>)
 80078e8:	f001 fc5e 	bl	80091a8 <__assert_func>
 80078ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80078f0:	6007      	str	r7, [r0, #0]
 80078f2:	60c7      	str	r7, [r0, #12]
 80078f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80078f8:	6819      	ldr	r1, [r3, #0]
 80078fa:	b159      	cbz	r1, 8007914 <_dtoa_r+0x5c>
 80078fc:	685a      	ldr	r2, [r3, #4]
 80078fe:	604a      	str	r2, [r1, #4]
 8007900:	2301      	movs	r3, #1
 8007902:	4093      	lsls	r3, r2
 8007904:	608b      	str	r3, [r1, #8]
 8007906:	4648      	mov	r0, r9
 8007908:	f000 fee6 	bl	80086d8 <_Bfree>
 800790c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007910:	2200      	movs	r2, #0
 8007912:	601a      	str	r2, [r3, #0]
 8007914:	1e2b      	subs	r3, r5, #0
 8007916:	bfb9      	ittee	lt
 8007918:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800791c:	9305      	strlt	r3, [sp, #20]
 800791e:	2300      	movge	r3, #0
 8007920:	6033      	strge	r3, [r6, #0]
 8007922:	9f05      	ldr	r7, [sp, #20]
 8007924:	4b9a      	ldr	r3, [pc, #616]	@ (8007b90 <_dtoa_r+0x2d8>)
 8007926:	bfbc      	itt	lt
 8007928:	2201      	movlt	r2, #1
 800792a:	6032      	strlt	r2, [r6, #0]
 800792c:	43bb      	bics	r3, r7
 800792e:	d112      	bne.n	8007956 <_dtoa_r+0x9e>
 8007930:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007932:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007936:	6013      	str	r3, [r2, #0]
 8007938:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800793c:	4323      	orrs	r3, r4
 800793e:	f000 855a 	beq.w	80083f6 <_dtoa_r+0xb3e>
 8007942:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007944:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007ba4 <_dtoa_r+0x2ec>
 8007948:	2b00      	cmp	r3, #0
 800794a:	f000 855c 	beq.w	8008406 <_dtoa_r+0xb4e>
 800794e:	f10a 0303 	add.w	r3, sl, #3
 8007952:	f000 bd56 	b.w	8008402 <_dtoa_r+0xb4a>
 8007956:	ed9d 7b04 	vldr	d7, [sp, #16]
 800795a:	2200      	movs	r2, #0
 800795c:	ec51 0b17 	vmov	r0, r1, d7
 8007960:	2300      	movs	r3, #0
 8007962:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007966:	f7f9 f8af 	bl	8000ac8 <__aeabi_dcmpeq>
 800796a:	4680      	mov	r8, r0
 800796c:	b158      	cbz	r0, 8007986 <_dtoa_r+0xce>
 800796e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007970:	2301      	movs	r3, #1
 8007972:	6013      	str	r3, [r2, #0]
 8007974:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007976:	b113      	cbz	r3, 800797e <_dtoa_r+0xc6>
 8007978:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800797a:	4b86      	ldr	r3, [pc, #536]	@ (8007b94 <_dtoa_r+0x2dc>)
 800797c:	6013      	str	r3, [r2, #0]
 800797e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007ba8 <_dtoa_r+0x2f0>
 8007982:	f000 bd40 	b.w	8008406 <_dtoa_r+0xb4e>
 8007986:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800798a:	aa14      	add	r2, sp, #80	@ 0x50
 800798c:	a915      	add	r1, sp, #84	@ 0x54
 800798e:	4648      	mov	r0, r9
 8007990:	f001 f984 	bl	8008c9c <__d2b>
 8007994:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007998:	9002      	str	r0, [sp, #8]
 800799a:	2e00      	cmp	r6, #0
 800799c:	d078      	beq.n	8007a90 <_dtoa_r+0x1d8>
 800799e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80079a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80079ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80079b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80079b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80079b8:	4619      	mov	r1, r3
 80079ba:	2200      	movs	r2, #0
 80079bc:	4b76      	ldr	r3, [pc, #472]	@ (8007b98 <_dtoa_r+0x2e0>)
 80079be:	f7f8 fc63 	bl	8000288 <__aeabi_dsub>
 80079c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007b70 <_dtoa_r+0x2b8>)
 80079c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c8:	f7f8 fe16 	bl	80005f8 <__aeabi_dmul>
 80079cc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007b78 <_dtoa_r+0x2c0>)
 80079ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d2:	f7f8 fc5b 	bl	800028c <__adddf3>
 80079d6:	4604      	mov	r4, r0
 80079d8:	4630      	mov	r0, r6
 80079da:	460d      	mov	r5, r1
 80079dc:	f7f8 fda2 	bl	8000524 <__aeabi_i2d>
 80079e0:	a367      	add	r3, pc, #412	@ (adr r3, 8007b80 <_dtoa_r+0x2c8>)
 80079e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e6:	f7f8 fe07 	bl	80005f8 <__aeabi_dmul>
 80079ea:	4602      	mov	r2, r0
 80079ec:	460b      	mov	r3, r1
 80079ee:	4620      	mov	r0, r4
 80079f0:	4629      	mov	r1, r5
 80079f2:	f7f8 fc4b 	bl	800028c <__adddf3>
 80079f6:	4604      	mov	r4, r0
 80079f8:	460d      	mov	r5, r1
 80079fa:	f7f9 f8ad 	bl	8000b58 <__aeabi_d2iz>
 80079fe:	2200      	movs	r2, #0
 8007a00:	4607      	mov	r7, r0
 8007a02:	2300      	movs	r3, #0
 8007a04:	4620      	mov	r0, r4
 8007a06:	4629      	mov	r1, r5
 8007a08:	f7f9 f868 	bl	8000adc <__aeabi_dcmplt>
 8007a0c:	b140      	cbz	r0, 8007a20 <_dtoa_r+0x168>
 8007a0e:	4638      	mov	r0, r7
 8007a10:	f7f8 fd88 	bl	8000524 <__aeabi_i2d>
 8007a14:	4622      	mov	r2, r4
 8007a16:	462b      	mov	r3, r5
 8007a18:	f7f9 f856 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a1c:	b900      	cbnz	r0, 8007a20 <_dtoa_r+0x168>
 8007a1e:	3f01      	subs	r7, #1
 8007a20:	2f16      	cmp	r7, #22
 8007a22:	d852      	bhi.n	8007aca <_dtoa_r+0x212>
 8007a24:	4b5d      	ldr	r3, [pc, #372]	@ (8007b9c <_dtoa_r+0x2e4>)
 8007a26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007a32:	f7f9 f853 	bl	8000adc <__aeabi_dcmplt>
 8007a36:	2800      	cmp	r0, #0
 8007a38:	d049      	beq.n	8007ace <_dtoa_r+0x216>
 8007a3a:	3f01      	subs	r7, #1
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a42:	1b9b      	subs	r3, r3, r6
 8007a44:	1e5a      	subs	r2, r3, #1
 8007a46:	bf45      	ittet	mi
 8007a48:	f1c3 0301 	rsbmi	r3, r3, #1
 8007a4c:	9300      	strmi	r3, [sp, #0]
 8007a4e:	2300      	movpl	r3, #0
 8007a50:	2300      	movmi	r3, #0
 8007a52:	9206      	str	r2, [sp, #24]
 8007a54:	bf54      	ite	pl
 8007a56:	9300      	strpl	r3, [sp, #0]
 8007a58:	9306      	strmi	r3, [sp, #24]
 8007a5a:	2f00      	cmp	r7, #0
 8007a5c:	db39      	blt.n	8007ad2 <_dtoa_r+0x21a>
 8007a5e:	9b06      	ldr	r3, [sp, #24]
 8007a60:	970d      	str	r7, [sp, #52]	@ 0x34
 8007a62:	443b      	add	r3, r7
 8007a64:	9306      	str	r3, [sp, #24]
 8007a66:	2300      	movs	r3, #0
 8007a68:	9308      	str	r3, [sp, #32]
 8007a6a:	9b07      	ldr	r3, [sp, #28]
 8007a6c:	2b09      	cmp	r3, #9
 8007a6e:	d863      	bhi.n	8007b38 <_dtoa_r+0x280>
 8007a70:	2b05      	cmp	r3, #5
 8007a72:	bfc4      	itt	gt
 8007a74:	3b04      	subgt	r3, #4
 8007a76:	9307      	strgt	r3, [sp, #28]
 8007a78:	9b07      	ldr	r3, [sp, #28]
 8007a7a:	f1a3 0302 	sub.w	r3, r3, #2
 8007a7e:	bfcc      	ite	gt
 8007a80:	2400      	movgt	r4, #0
 8007a82:	2401      	movle	r4, #1
 8007a84:	2b03      	cmp	r3, #3
 8007a86:	d863      	bhi.n	8007b50 <_dtoa_r+0x298>
 8007a88:	e8df f003 	tbb	[pc, r3]
 8007a8c:	2b375452 	.word	0x2b375452
 8007a90:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007a94:	441e      	add	r6, r3
 8007a96:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007a9a:	2b20      	cmp	r3, #32
 8007a9c:	bfc1      	itttt	gt
 8007a9e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007aa2:	409f      	lslgt	r7, r3
 8007aa4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007aa8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007aac:	bfd6      	itet	le
 8007aae:	f1c3 0320 	rsble	r3, r3, #32
 8007ab2:	ea47 0003 	orrgt.w	r0, r7, r3
 8007ab6:	fa04 f003 	lslle.w	r0, r4, r3
 8007aba:	f7f8 fd23 	bl	8000504 <__aeabi_ui2d>
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007ac4:	3e01      	subs	r6, #1
 8007ac6:	9212      	str	r2, [sp, #72]	@ 0x48
 8007ac8:	e776      	b.n	80079b8 <_dtoa_r+0x100>
 8007aca:	2301      	movs	r3, #1
 8007acc:	e7b7      	b.n	8007a3e <_dtoa_r+0x186>
 8007ace:	9010      	str	r0, [sp, #64]	@ 0x40
 8007ad0:	e7b6      	b.n	8007a40 <_dtoa_r+0x188>
 8007ad2:	9b00      	ldr	r3, [sp, #0]
 8007ad4:	1bdb      	subs	r3, r3, r7
 8007ad6:	9300      	str	r3, [sp, #0]
 8007ad8:	427b      	negs	r3, r7
 8007ada:	9308      	str	r3, [sp, #32]
 8007adc:	2300      	movs	r3, #0
 8007ade:	930d      	str	r3, [sp, #52]	@ 0x34
 8007ae0:	e7c3      	b.n	8007a6a <_dtoa_r+0x1b2>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ae6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ae8:	eb07 0b03 	add.w	fp, r7, r3
 8007aec:	f10b 0301 	add.w	r3, fp, #1
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	9303      	str	r3, [sp, #12]
 8007af4:	bfb8      	it	lt
 8007af6:	2301      	movlt	r3, #1
 8007af8:	e006      	b.n	8007b08 <_dtoa_r+0x250>
 8007afa:	2301      	movs	r3, #1
 8007afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007afe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	dd28      	ble.n	8007b56 <_dtoa_r+0x29e>
 8007b04:	469b      	mov	fp, r3
 8007b06:	9303      	str	r3, [sp, #12]
 8007b08:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	2204      	movs	r2, #4
 8007b10:	f102 0514 	add.w	r5, r2, #20
 8007b14:	429d      	cmp	r5, r3
 8007b16:	d926      	bls.n	8007b66 <_dtoa_r+0x2ae>
 8007b18:	6041      	str	r1, [r0, #4]
 8007b1a:	4648      	mov	r0, r9
 8007b1c:	f000 fd9c 	bl	8008658 <_Balloc>
 8007b20:	4682      	mov	sl, r0
 8007b22:	2800      	cmp	r0, #0
 8007b24:	d142      	bne.n	8007bac <_dtoa_r+0x2f4>
 8007b26:	4b1e      	ldr	r3, [pc, #120]	@ (8007ba0 <_dtoa_r+0x2e8>)
 8007b28:	4602      	mov	r2, r0
 8007b2a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007b2e:	e6da      	b.n	80078e6 <_dtoa_r+0x2e>
 8007b30:	2300      	movs	r3, #0
 8007b32:	e7e3      	b.n	8007afc <_dtoa_r+0x244>
 8007b34:	2300      	movs	r3, #0
 8007b36:	e7d5      	b.n	8007ae4 <_dtoa_r+0x22c>
 8007b38:	2401      	movs	r4, #1
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	9307      	str	r3, [sp, #28]
 8007b3e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007b40:	f04f 3bff 	mov.w	fp, #4294967295
 8007b44:	2200      	movs	r2, #0
 8007b46:	f8cd b00c 	str.w	fp, [sp, #12]
 8007b4a:	2312      	movs	r3, #18
 8007b4c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007b4e:	e7db      	b.n	8007b08 <_dtoa_r+0x250>
 8007b50:	2301      	movs	r3, #1
 8007b52:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b54:	e7f4      	b.n	8007b40 <_dtoa_r+0x288>
 8007b56:	f04f 0b01 	mov.w	fp, #1
 8007b5a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007b5e:	465b      	mov	r3, fp
 8007b60:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007b64:	e7d0      	b.n	8007b08 <_dtoa_r+0x250>
 8007b66:	3101      	adds	r1, #1
 8007b68:	0052      	lsls	r2, r2, #1
 8007b6a:	e7d1      	b.n	8007b10 <_dtoa_r+0x258>
 8007b6c:	f3af 8000 	nop.w
 8007b70:	636f4361 	.word	0x636f4361
 8007b74:	3fd287a7 	.word	0x3fd287a7
 8007b78:	8b60c8b3 	.word	0x8b60c8b3
 8007b7c:	3fc68a28 	.word	0x3fc68a28
 8007b80:	509f79fb 	.word	0x509f79fb
 8007b84:	3fd34413 	.word	0x3fd34413
 8007b88:	0800a419 	.word	0x0800a419
 8007b8c:	0800a430 	.word	0x0800a430
 8007b90:	7ff00000 	.word	0x7ff00000
 8007b94:	0800a3e9 	.word	0x0800a3e9
 8007b98:	3ff80000 	.word	0x3ff80000
 8007b9c:	0800a580 	.word	0x0800a580
 8007ba0:	0800a488 	.word	0x0800a488
 8007ba4:	0800a415 	.word	0x0800a415
 8007ba8:	0800a3e8 	.word	0x0800a3e8
 8007bac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007bb0:	6018      	str	r0, [r3, #0]
 8007bb2:	9b03      	ldr	r3, [sp, #12]
 8007bb4:	2b0e      	cmp	r3, #14
 8007bb6:	f200 80a1 	bhi.w	8007cfc <_dtoa_r+0x444>
 8007bba:	2c00      	cmp	r4, #0
 8007bbc:	f000 809e 	beq.w	8007cfc <_dtoa_r+0x444>
 8007bc0:	2f00      	cmp	r7, #0
 8007bc2:	dd33      	ble.n	8007c2c <_dtoa_r+0x374>
 8007bc4:	4b9c      	ldr	r3, [pc, #624]	@ (8007e38 <_dtoa_r+0x580>)
 8007bc6:	f007 020f 	and.w	r2, r7, #15
 8007bca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bce:	ed93 7b00 	vldr	d7, [r3]
 8007bd2:	05f8      	lsls	r0, r7, #23
 8007bd4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007bd8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007bdc:	d516      	bpl.n	8007c0c <_dtoa_r+0x354>
 8007bde:	4b97      	ldr	r3, [pc, #604]	@ (8007e3c <_dtoa_r+0x584>)
 8007be0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007be4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007be8:	f7f8 fe30 	bl	800084c <__aeabi_ddiv>
 8007bec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bf0:	f004 040f 	and.w	r4, r4, #15
 8007bf4:	2603      	movs	r6, #3
 8007bf6:	4d91      	ldr	r5, [pc, #580]	@ (8007e3c <_dtoa_r+0x584>)
 8007bf8:	b954      	cbnz	r4, 8007c10 <_dtoa_r+0x358>
 8007bfa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007bfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c02:	f7f8 fe23 	bl	800084c <__aeabi_ddiv>
 8007c06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c0a:	e028      	b.n	8007c5e <_dtoa_r+0x3a6>
 8007c0c:	2602      	movs	r6, #2
 8007c0e:	e7f2      	b.n	8007bf6 <_dtoa_r+0x33e>
 8007c10:	07e1      	lsls	r1, r4, #31
 8007c12:	d508      	bpl.n	8007c26 <_dtoa_r+0x36e>
 8007c14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007c18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007c1c:	f7f8 fcec 	bl	80005f8 <__aeabi_dmul>
 8007c20:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007c24:	3601      	adds	r6, #1
 8007c26:	1064      	asrs	r4, r4, #1
 8007c28:	3508      	adds	r5, #8
 8007c2a:	e7e5      	b.n	8007bf8 <_dtoa_r+0x340>
 8007c2c:	f000 80af 	beq.w	8007d8e <_dtoa_r+0x4d6>
 8007c30:	427c      	negs	r4, r7
 8007c32:	4b81      	ldr	r3, [pc, #516]	@ (8007e38 <_dtoa_r+0x580>)
 8007c34:	4d81      	ldr	r5, [pc, #516]	@ (8007e3c <_dtoa_r+0x584>)
 8007c36:	f004 020f 	and.w	r2, r4, #15
 8007c3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007c46:	f7f8 fcd7 	bl	80005f8 <__aeabi_dmul>
 8007c4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c4e:	1124      	asrs	r4, r4, #4
 8007c50:	2300      	movs	r3, #0
 8007c52:	2602      	movs	r6, #2
 8007c54:	2c00      	cmp	r4, #0
 8007c56:	f040 808f 	bne.w	8007d78 <_dtoa_r+0x4c0>
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d1d3      	bne.n	8007c06 <_dtoa_r+0x34e>
 8007c5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c60:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f000 8094 	beq.w	8007d92 <_dtoa_r+0x4da>
 8007c6a:	4b75      	ldr	r3, [pc, #468]	@ (8007e40 <_dtoa_r+0x588>)
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	4620      	mov	r0, r4
 8007c70:	4629      	mov	r1, r5
 8007c72:	f7f8 ff33 	bl	8000adc <__aeabi_dcmplt>
 8007c76:	2800      	cmp	r0, #0
 8007c78:	f000 808b 	beq.w	8007d92 <_dtoa_r+0x4da>
 8007c7c:	9b03      	ldr	r3, [sp, #12]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f000 8087 	beq.w	8007d92 <_dtoa_r+0x4da>
 8007c84:	f1bb 0f00 	cmp.w	fp, #0
 8007c88:	dd34      	ble.n	8007cf4 <_dtoa_r+0x43c>
 8007c8a:	4620      	mov	r0, r4
 8007c8c:	4b6d      	ldr	r3, [pc, #436]	@ (8007e44 <_dtoa_r+0x58c>)
 8007c8e:	2200      	movs	r2, #0
 8007c90:	4629      	mov	r1, r5
 8007c92:	f7f8 fcb1 	bl	80005f8 <__aeabi_dmul>
 8007c96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c9a:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c9e:	3601      	adds	r6, #1
 8007ca0:	465c      	mov	r4, fp
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	f7f8 fc3e 	bl	8000524 <__aeabi_i2d>
 8007ca8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cac:	f7f8 fca4 	bl	80005f8 <__aeabi_dmul>
 8007cb0:	4b65      	ldr	r3, [pc, #404]	@ (8007e48 <_dtoa_r+0x590>)
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f7f8 faea 	bl	800028c <__adddf3>
 8007cb8:	4605      	mov	r5, r0
 8007cba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007cbe:	2c00      	cmp	r4, #0
 8007cc0:	d16a      	bne.n	8007d98 <_dtoa_r+0x4e0>
 8007cc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cc6:	4b61      	ldr	r3, [pc, #388]	@ (8007e4c <_dtoa_r+0x594>)
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f7f8 fadd 	bl	8000288 <__aeabi_dsub>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007cd6:	462a      	mov	r2, r5
 8007cd8:	4633      	mov	r3, r6
 8007cda:	f7f8 ff1d 	bl	8000b18 <__aeabi_dcmpgt>
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	f040 8298 	bne.w	8008214 <_dtoa_r+0x95c>
 8007ce4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ce8:	462a      	mov	r2, r5
 8007cea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007cee:	f7f8 fef5 	bl	8000adc <__aeabi_dcmplt>
 8007cf2:	bb38      	cbnz	r0, 8007d44 <_dtoa_r+0x48c>
 8007cf4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007cf8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007cfc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	f2c0 8157 	blt.w	8007fb2 <_dtoa_r+0x6fa>
 8007d04:	2f0e      	cmp	r7, #14
 8007d06:	f300 8154 	bgt.w	8007fb2 <_dtoa_r+0x6fa>
 8007d0a:	4b4b      	ldr	r3, [pc, #300]	@ (8007e38 <_dtoa_r+0x580>)
 8007d0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007d10:	ed93 7b00 	vldr	d7, [r3]
 8007d14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	ed8d 7b00 	vstr	d7, [sp]
 8007d1c:	f280 80e5 	bge.w	8007eea <_dtoa_r+0x632>
 8007d20:	9b03      	ldr	r3, [sp, #12]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f300 80e1 	bgt.w	8007eea <_dtoa_r+0x632>
 8007d28:	d10c      	bne.n	8007d44 <_dtoa_r+0x48c>
 8007d2a:	4b48      	ldr	r3, [pc, #288]	@ (8007e4c <_dtoa_r+0x594>)
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	ec51 0b17 	vmov	r0, r1, d7
 8007d32:	f7f8 fc61 	bl	80005f8 <__aeabi_dmul>
 8007d36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d3a:	f7f8 fee3 	bl	8000b04 <__aeabi_dcmpge>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	f000 8266 	beq.w	8008210 <_dtoa_r+0x958>
 8007d44:	2400      	movs	r4, #0
 8007d46:	4625      	mov	r5, r4
 8007d48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d4a:	4656      	mov	r6, sl
 8007d4c:	ea6f 0803 	mvn.w	r8, r3
 8007d50:	2700      	movs	r7, #0
 8007d52:	4621      	mov	r1, r4
 8007d54:	4648      	mov	r0, r9
 8007d56:	f000 fcbf 	bl	80086d8 <_Bfree>
 8007d5a:	2d00      	cmp	r5, #0
 8007d5c:	f000 80bd 	beq.w	8007eda <_dtoa_r+0x622>
 8007d60:	b12f      	cbz	r7, 8007d6e <_dtoa_r+0x4b6>
 8007d62:	42af      	cmp	r7, r5
 8007d64:	d003      	beq.n	8007d6e <_dtoa_r+0x4b6>
 8007d66:	4639      	mov	r1, r7
 8007d68:	4648      	mov	r0, r9
 8007d6a:	f000 fcb5 	bl	80086d8 <_Bfree>
 8007d6e:	4629      	mov	r1, r5
 8007d70:	4648      	mov	r0, r9
 8007d72:	f000 fcb1 	bl	80086d8 <_Bfree>
 8007d76:	e0b0      	b.n	8007eda <_dtoa_r+0x622>
 8007d78:	07e2      	lsls	r2, r4, #31
 8007d7a:	d505      	bpl.n	8007d88 <_dtoa_r+0x4d0>
 8007d7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d80:	f7f8 fc3a 	bl	80005f8 <__aeabi_dmul>
 8007d84:	3601      	adds	r6, #1
 8007d86:	2301      	movs	r3, #1
 8007d88:	1064      	asrs	r4, r4, #1
 8007d8a:	3508      	adds	r5, #8
 8007d8c:	e762      	b.n	8007c54 <_dtoa_r+0x39c>
 8007d8e:	2602      	movs	r6, #2
 8007d90:	e765      	b.n	8007c5e <_dtoa_r+0x3a6>
 8007d92:	9c03      	ldr	r4, [sp, #12]
 8007d94:	46b8      	mov	r8, r7
 8007d96:	e784      	b.n	8007ca2 <_dtoa_r+0x3ea>
 8007d98:	4b27      	ldr	r3, [pc, #156]	@ (8007e38 <_dtoa_r+0x580>)
 8007d9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007da0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007da4:	4454      	add	r4, sl
 8007da6:	2900      	cmp	r1, #0
 8007da8:	d054      	beq.n	8007e54 <_dtoa_r+0x59c>
 8007daa:	4929      	ldr	r1, [pc, #164]	@ (8007e50 <_dtoa_r+0x598>)
 8007dac:	2000      	movs	r0, #0
 8007dae:	f7f8 fd4d 	bl	800084c <__aeabi_ddiv>
 8007db2:	4633      	mov	r3, r6
 8007db4:	462a      	mov	r2, r5
 8007db6:	f7f8 fa67 	bl	8000288 <__aeabi_dsub>
 8007dba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007dbe:	4656      	mov	r6, sl
 8007dc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dc4:	f7f8 fec8 	bl	8000b58 <__aeabi_d2iz>
 8007dc8:	4605      	mov	r5, r0
 8007dca:	f7f8 fbab 	bl	8000524 <__aeabi_i2d>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dd6:	f7f8 fa57 	bl	8000288 <__aeabi_dsub>
 8007dda:	3530      	adds	r5, #48	@ 0x30
 8007ddc:	4602      	mov	r2, r0
 8007dde:	460b      	mov	r3, r1
 8007de0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007de4:	f806 5b01 	strb.w	r5, [r6], #1
 8007de8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007dec:	f7f8 fe76 	bl	8000adc <__aeabi_dcmplt>
 8007df0:	2800      	cmp	r0, #0
 8007df2:	d172      	bne.n	8007eda <_dtoa_r+0x622>
 8007df4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007df8:	4911      	ldr	r1, [pc, #68]	@ (8007e40 <_dtoa_r+0x588>)
 8007dfa:	2000      	movs	r0, #0
 8007dfc:	f7f8 fa44 	bl	8000288 <__aeabi_dsub>
 8007e00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007e04:	f7f8 fe6a 	bl	8000adc <__aeabi_dcmplt>
 8007e08:	2800      	cmp	r0, #0
 8007e0a:	f040 80b4 	bne.w	8007f76 <_dtoa_r+0x6be>
 8007e0e:	42a6      	cmp	r6, r4
 8007e10:	f43f af70 	beq.w	8007cf4 <_dtoa_r+0x43c>
 8007e14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007e18:	4b0a      	ldr	r3, [pc, #40]	@ (8007e44 <_dtoa_r+0x58c>)
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f7f8 fbec 	bl	80005f8 <__aeabi_dmul>
 8007e20:	4b08      	ldr	r3, [pc, #32]	@ (8007e44 <_dtoa_r+0x58c>)
 8007e22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007e26:	2200      	movs	r2, #0
 8007e28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e2c:	f7f8 fbe4 	bl	80005f8 <__aeabi_dmul>
 8007e30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e34:	e7c4      	b.n	8007dc0 <_dtoa_r+0x508>
 8007e36:	bf00      	nop
 8007e38:	0800a580 	.word	0x0800a580
 8007e3c:	0800a558 	.word	0x0800a558
 8007e40:	3ff00000 	.word	0x3ff00000
 8007e44:	40240000 	.word	0x40240000
 8007e48:	401c0000 	.word	0x401c0000
 8007e4c:	40140000 	.word	0x40140000
 8007e50:	3fe00000 	.word	0x3fe00000
 8007e54:	4631      	mov	r1, r6
 8007e56:	4628      	mov	r0, r5
 8007e58:	f7f8 fbce 	bl	80005f8 <__aeabi_dmul>
 8007e5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007e60:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007e62:	4656      	mov	r6, sl
 8007e64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e68:	f7f8 fe76 	bl	8000b58 <__aeabi_d2iz>
 8007e6c:	4605      	mov	r5, r0
 8007e6e:	f7f8 fb59 	bl	8000524 <__aeabi_i2d>
 8007e72:	4602      	mov	r2, r0
 8007e74:	460b      	mov	r3, r1
 8007e76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e7a:	f7f8 fa05 	bl	8000288 <__aeabi_dsub>
 8007e7e:	3530      	adds	r5, #48	@ 0x30
 8007e80:	f806 5b01 	strb.w	r5, [r6], #1
 8007e84:	4602      	mov	r2, r0
 8007e86:	460b      	mov	r3, r1
 8007e88:	42a6      	cmp	r6, r4
 8007e8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e8e:	f04f 0200 	mov.w	r2, #0
 8007e92:	d124      	bne.n	8007ede <_dtoa_r+0x626>
 8007e94:	4baf      	ldr	r3, [pc, #700]	@ (8008154 <_dtoa_r+0x89c>)
 8007e96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007e9a:	f7f8 f9f7 	bl	800028c <__adddf3>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ea6:	f7f8 fe37 	bl	8000b18 <__aeabi_dcmpgt>
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	d163      	bne.n	8007f76 <_dtoa_r+0x6be>
 8007eae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007eb2:	49a8      	ldr	r1, [pc, #672]	@ (8008154 <_dtoa_r+0x89c>)
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	f7f8 f9e7 	bl	8000288 <__aeabi_dsub>
 8007eba:	4602      	mov	r2, r0
 8007ebc:	460b      	mov	r3, r1
 8007ebe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ec2:	f7f8 fe0b 	bl	8000adc <__aeabi_dcmplt>
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	f43f af14 	beq.w	8007cf4 <_dtoa_r+0x43c>
 8007ecc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007ece:	1e73      	subs	r3, r6, #1
 8007ed0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ed2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ed6:	2b30      	cmp	r3, #48	@ 0x30
 8007ed8:	d0f8      	beq.n	8007ecc <_dtoa_r+0x614>
 8007eda:	4647      	mov	r7, r8
 8007edc:	e03b      	b.n	8007f56 <_dtoa_r+0x69e>
 8007ede:	4b9e      	ldr	r3, [pc, #632]	@ (8008158 <_dtoa_r+0x8a0>)
 8007ee0:	f7f8 fb8a 	bl	80005f8 <__aeabi_dmul>
 8007ee4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ee8:	e7bc      	b.n	8007e64 <_dtoa_r+0x5ac>
 8007eea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007eee:	4656      	mov	r6, sl
 8007ef0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ef4:	4620      	mov	r0, r4
 8007ef6:	4629      	mov	r1, r5
 8007ef8:	f7f8 fca8 	bl	800084c <__aeabi_ddiv>
 8007efc:	f7f8 fe2c 	bl	8000b58 <__aeabi_d2iz>
 8007f00:	4680      	mov	r8, r0
 8007f02:	f7f8 fb0f 	bl	8000524 <__aeabi_i2d>
 8007f06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f0a:	f7f8 fb75 	bl	80005f8 <__aeabi_dmul>
 8007f0e:	4602      	mov	r2, r0
 8007f10:	460b      	mov	r3, r1
 8007f12:	4620      	mov	r0, r4
 8007f14:	4629      	mov	r1, r5
 8007f16:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007f1a:	f7f8 f9b5 	bl	8000288 <__aeabi_dsub>
 8007f1e:	f806 4b01 	strb.w	r4, [r6], #1
 8007f22:	9d03      	ldr	r5, [sp, #12]
 8007f24:	eba6 040a 	sub.w	r4, r6, sl
 8007f28:	42a5      	cmp	r5, r4
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	460b      	mov	r3, r1
 8007f2e:	d133      	bne.n	8007f98 <_dtoa_r+0x6e0>
 8007f30:	f7f8 f9ac 	bl	800028c <__adddf3>
 8007f34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f38:	4604      	mov	r4, r0
 8007f3a:	460d      	mov	r5, r1
 8007f3c:	f7f8 fdec 	bl	8000b18 <__aeabi_dcmpgt>
 8007f40:	b9c0      	cbnz	r0, 8007f74 <_dtoa_r+0x6bc>
 8007f42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f46:	4620      	mov	r0, r4
 8007f48:	4629      	mov	r1, r5
 8007f4a:	f7f8 fdbd 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f4e:	b110      	cbz	r0, 8007f56 <_dtoa_r+0x69e>
 8007f50:	f018 0f01 	tst.w	r8, #1
 8007f54:	d10e      	bne.n	8007f74 <_dtoa_r+0x6bc>
 8007f56:	9902      	ldr	r1, [sp, #8]
 8007f58:	4648      	mov	r0, r9
 8007f5a:	f000 fbbd 	bl	80086d8 <_Bfree>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	7033      	strb	r3, [r6, #0]
 8007f62:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007f64:	3701      	adds	r7, #1
 8007f66:	601f      	str	r7, [r3, #0]
 8007f68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	f000 824b 	beq.w	8008406 <_dtoa_r+0xb4e>
 8007f70:	601e      	str	r6, [r3, #0]
 8007f72:	e248      	b.n	8008406 <_dtoa_r+0xb4e>
 8007f74:	46b8      	mov	r8, r7
 8007f76:	4633      	mov	r3, r6
 8007f78:	461e      	mov	r6, r3
 8007f7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f7e:	2a39      	cmp	r2, #57	@ 0x39
 8007f80:	d106      	bne.n	8007f90 <_dtoa_r+0x6d8>
 8007f82:	459a      	cmp	sl, r3
 8007f84:	d1f8      	bne.n	8007f78 <_dtoa_r+0x6c0>
 8007f86:	2230      	movs	r2, #48	@ 0x30
 8007f88:	f108 0801 	add.w	r8, r8, #1
 8007f8c:	f88a 2000 	strb.w	r2, [sl]
 8007f90:	781a      	ldrb	r2, [r3, #0]
 8007f92:	3201      	adds	r2, #1
 8007f94:	701a      	strb	r2, [r3, #0]
 8007f96:	e7a0      	b.n	8007eda <_dtoa_r+0x622>
 8007f98:	4b6f      	ldr	r3, [pc, #444]	@ (8008158 <_dtoa_r+0x8a0>)
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	f7f8 fb2c 	bl	80005f8 <__aeabi_dmul>
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	4604      	mov	r4, r0
 8007fa6:	460d      	mov	r5, r1
 8007fa8:	f7f8 fd8e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fac:	2800      	cmp	r0, #0
 8007fae:	d09f      	beq.n	8007ef0 <_dtoa_r+0x638>
 8007fb0:	e7d1      	b.n	8007f56 <_dtoa_r+0x69e>
 8007fb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007fb4:	2a00      	cmp	r2, #0
 8007fb6:	f000 80ea 	beq.w	800818e <_dtoa_r+0x8d6>
 8007fba:	9a07      	ldr	r2, [sp, #28]
 8007fbc:	2a01      	cmp	r2, #1
 8007fbe:	f300 80cd 	bgt.w	800815c <_dtoa_r+0x8a4>
 8007fc2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007fc4:	2a00      	cmp	r2, #0
 8007fc6:	f000 80c1 	beq.w	800814c <_dtoa_r+0x894>
 8007fca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007fce:	9c08      	ldr	r4, [sp, #32]
 8007fd0:	9e00      	ldr	r6, [sp, #0]
 8007fd2:	9a00      	ldr	r2, [sp, #0]
 8007fd4:	441a      	add	r2, r3
 8007fd6:	9200      	str	r2, [sp, #0]
 8007fd8:	9a06      	ldr	r2, [sp, #24]
 8007fda:	2101      	movs	r1, #1
 8007fdc:	441a      	add	r2, r3
 8007fde:	4648      	mov	r0, r9
 8007fe0:	9206      	str	r2, [sp, #24]
 8007fe2:	f000 fc2d 	bl	8008840 <__i2b>
 8007fe6:	4605      	mov	r5, r0
 8007fe8:	b166      	cbz	r6, 8008004 <_dtoa_r+0x74c>
 8007fea:	9b06      	ldr	r3, [sp, #24]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	dd09      	ble.n	8008004 <_dtoa_r+0x74c>
 8007ff0:	42b3      	cmp	r3, r6
 8007ff2:	9a00      	ldr	r2, [sp, #0]
 8007ff4:	bfa8      	it	ge
 8007ff6:	4633      	movge	r3, r6
 8007ff8:	1ad2      	subs	r2, r2, r3
 8007ffa:	9200      	str	r2, [sp, #0]
 8007ffc:	9a06      	ldr	r2, [sp, #24]
 8007ffe:	1af6      	subs	r6, r6, r3
 8008000:	1ad3      	subs	r3, r2, r3
 8008002:	9306      	str	r3, [sp, #24]
 8008004:	9b08      	ldr	r3, [sp, #32]
 8008006:	b30b      	cbz	r3, 800804c <_dtoa_r+0x794>
 8008008:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800800a:	2b00      	cmp	r3, #0
 800800c:	f000 80c6 	beq.w	800819c <_dtoa_r+0x8e4>
 8008010:	2c00      	cmp	r4, #0
 8008012:	f000 80c0 	beq.w	8008196 <_dtoa_r+0x8de>
 8008016:	4629      	mov	r1, r5
 8008018:	4622      	mov	r2, r4
 800801a:	4648      	mov	r0, r9
 800801c:	f000 fcc8 	bl	80089b0 <__pow5mult>
 8008020:	9a02      	ldr	r2, [sp, #8]
 8008022:	4601      	mov	r1, r0
 8008024:	4605      	mov	r5, r0
 8008026:	4648      	mov	r0, r9
 8008028:	f000 fc20 	bl	800886c <__multiply>
 800802c:	9902      	ldr	r1, [sp, #8]
 800802e:	4680      	mov	r8, r0
 8008030:	4648      	mov	r0, r9
 8008032:	f000 fb51 	bl	80086d8 <_Bfree>
 8008036:	9b08      	ldr	r3, [sp, #32]
 8008038:	1b1b      	subs	r3, r3, r4
 800803a:	9308      	str	r3, [sp, #32]
 800803c:	f000 80b1 	beq.w	80081a2 <_dtoa_r+0x8ea>
 8008040:	9a08      	ldr	r2, [sp, #32]
 8008042:	4641      	mov	r1, r8
 8008044:	4648      	mov	r0, r9
 8008046:	f000 fcb3 	bl	80089b0 <__pow5mult>
 800804a:	9002      	str	r0, [sp, #8]
 800804c:	2101      	movs	r1, #1
 800804e:	4648      	mov	r0, r9
 8008050:	f000 fbf6 	bl	8008840 <__i2b>
 8008054:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008056:	4604      	mov	r4, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	f000 81d8 	beq.w	800840e <_dtoa_r+0xb56>
 800805e:	461a      	mov	r2, r3
 8008060:	4601      	mov	r1, r0
 8008062:	4648      	mov	r0, r9
 8008064:	f000 fca4 	bl	80089b0 <__pow5mult>
 8008068:	9b07      	ldr	r3, [sp, #28]
 800806a:	2b01      	cmp	r3, #1
 800806c:	4604      	mov	r4, r0
 800806e:	f300 809f 	bgt.w	80081b0 <_dtoa_r+0x8f8>
 8008072:	9b04      	ldr	r3, [sp, #16]
 8008074:	2b00      	cmp	r3, #0
 8008076:	f040 8097 	bne.w	80081a8 <_dtoa_r+0x8f0>
 800807a:	9b05      	ldr	r3, [sp, #20]
 800807c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008080:	2b00      	cmp	r3, #0
 8008082:	f040 8093 	bne.w	80081ac <_dtoa_r+0x8f4>
 8008086:	9b05      	ldr	r3, [sp, #20]
 8008088:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800808c:	0d1b      	lsrs	r3, r3, #20
 800808e:	051b      	lsls	r3, r3, #20
 8008090:	b133      	cbz	r3, 80080a0 <_dtoa_r+0x7e8>
 8008092:	9b00      	ldr	r3, [sp, #0]
 8008094:	3301      	adds	r3, #1
 8008096:	9300      	str	r3, [sp, #0]
 8008098:	9b06      	ldr	r3, [sp, #24]
 800809a:	3301      	adds	r3, #1
 800809c:	9306      	str	r3, [sp, #24]
 800809e:	2301      	movs	r3, #1
 80080a0:	9308      	str	r3, [sp, #32]
 80080a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f000 81b8 	beq.w	800841a <_dtoa_r+0xb62>
 80080aa:	6923      	ldr	r3, [r4, #16]
 80080ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80080b0:	6918      	ldr	r0, [r3, #16]
 80080b2:	f000 fb79 	bl	80087a8 <__hi0bits>
 80080b6:	f1c0 0020 	rsb	r0, r0, #32
 80080ba:	9b06      	ldr	r3, [sp, #24]
 80080bc:	4418      	add	r0, r3
 80080be:	f010 001f 	ands.w	r0, r0, #31
 80080c2:	f000 8082 	beq.w	80081ca <_dtoa_r+0x912>
 80080c6:	f1c0 0320 	rsb	r3, r0, #32
 80080ca:	2b04      	cmp	r3, #4
 80080cc:	dd73      	ble.n	80081b6 <_dtoa_r+0x8fe>
 80080ce:	9b00      	ldr	r3, [sp, #0]
 80080d0:	f1c0 001c 	rsb	r0, r0, #28
 80080d4:	4403      	add	r3, r0
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	9b06      	ldr	r3, [sp, #24]
 80080da:	4403      	add	r3, r0
 80080dc:	4406      	add	r6, r0
 80080de:	9306      	str	r3, [sp, #24]
 80080e0:	9b00      	ldr	r3, [sp, #0]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	dd05      	ble.n	80080f2 <_dtoa_r+0x83a>
 80080e6:	9902      	ldr	r1, [sp, #8]
 80080e8:	461a      	mov	r2, r3
 80080ea:	4648      	mov	r0, r9
 80080ec:	f000 fcba 	bl	8008a64 <__lshift>
 80080f0:	9002      	str	r0, [sp, #8]
 80080f2:	9b06      	ldr	r3, [sp, #24]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	dd05      	ble.n	8008104 <_dtoa_r+0x84c>
 80080f8:	4621      	mov	r1, r4
 80080fa:	461a      	mov	r2, r3
 80080fc:	4648      	mov	r0, r9
 80080fe:	f000 fcb1 	bl	8008a64 <__lshift>
 8008102:	4604      	mov	r4, r0
 8008104:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008106:	2b00      	cmp	r3, #0
 8008108:	d061      	beq.n	80081ce <_dtoa_r+0x916>
 800810a:	9802      	ldr	r0, [sp, #8]
 800810c:	4621      	mov	r1, r4
 800810e:	f000 fd15 	bl	8008b3c <__mcmp>
 8008112:	2800      	cmp	r0, #0
 8008114:	da5b      	bge.n	80081ce <_dtoa_r+0x916>
 8008116:	2300      	movs	r3, #0
 8008118:	9902      	ldr	r1, [sp, #8]
 800811a:	220a      	movs	r2, #10
 800811c:	4648      	mov	r0, r9
 800811e:	f000 fafd 	bl	800871c <__multadd>
 8008122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008124:	9002      	str	r0, [sp, #8]
 8008126:	f107 38ff 	add.w	r8, r7, #4294967295
 800812a:	2b00      	cmp	r3, #0
 800812c:	f000 8177 	beq.w	800841e <_dtoa_r+0xb66>
 8008130:	4629      	mov	r1, r5
 8008132:	2300      	movs	r3, #0
 8008134:	220a      	movs	r2, #10
 8008136:	4648      	mov	r0, r9
 8008138:	f000 faf0 	bl	800871c <__multadd>
 800813c:	f1bb 0f00 	cmp.w	fp, #0
 8008140:	4605      	mov	r5, r0
 8008142:	dc6f      	bgt.n	8008224 <_dtoa_r+0x96c>
 8008144:	9b07      	ldr	r3, [sp, #28]
 8008146:	2b02      	cmp	r3, #2
 8008148:	dc49      	bgt.n	80081de <_dtoa_r+0x926>
 800814a:	e06b      	b.n	8008224 <_dtoa_r+0x96c>
 800814c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800814e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008152:	e73c      	b.n	8007fce <_dtoa_r+0x716>
 8008154:	3fe00000 	.word	0x3fe00000
 8008158:	40240000 	.word	0x40240000
 800815c:	9b03      	ldr	r3, [sp, #12]
 800815e:	1e5c      	subs	r4, r3, #1
 8008160:	9b08      	ldr	r3, [sp, #32]
 8008162:	42a3      	cmp	r3, r4
 8008164:	db09      	blt.n	800817a <_dtoa_r+0x8c2>
 8008166:	1b1c      	subs	r4, r3, r4
 8008168:	9b03      	ldr	r3, [sp, #12]
 800816a:	2b00      	cmp	r3, #0
 800816c:	f6bf af30 	bge.w	8007fd0 <_dtoa_r+0x718>
 8008170:	9b00      	ldr	r3, [sp, #0]
 8008172:	9a03      	ldr	r2, [sp, #12]
 8008174:	1a9e      	subs	r6, r3, r2
 8008176:	2300      	movs	r3, #0
 8008178:	e72b      	b.n	8007fd2 <_dtoa_r+0x71a>
 800817a:	9b08      	ldr	r3, [sp, #32]
 800817c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800817e:	9408      	str	r4, [sp, #32]
 8008180:	1ae3      	subs	r3, r4, r3
 8008182:	441a      	add	r2, r3
 8008184:	9e00      	ldr	r6, [sp, #0]
 8008186:	9b03      	ldr	r3, [sp, #12]
 8008188:	920d      	str	r2, [sp, #52]	@ 0x34
 800818a:	2400      	movs	r4, #0
 800818c:	e721      	b.n	8007fd2 <_dtoa_r+0x71a>
 800818e:	9c08      	ldr	r4, [sp, #32]
 8008190:	9e00      	ldr	r6, [sp, #0]
 8008192:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008194:	e728      	b.n	8007fe8 <_dtoa_r+0x730>
 8008196:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800819a:	e751      	b.n	8008040 <_dtoa_r+0x788>
 800819c:	9a08      	ldr	r2, [sp, #32]
 800819e:	9902      	ldr	r1, [sp, #8]
 80081a0:	e750      	b.n	8008044 <_dtoa_r+0x78c>
 80081a2:	f8cd 8008 	str.w	r8, [sp, #8]
 80081a6:	e751      	b.n	800804c <_dtoa_r+0x794>
 80081a8:	2300      	movs	r3, #0
 80081aa:	e779      	b.n	80080a0 <_dtoa_r+0x7e8>
 80081ac:	9b04      	ldr	r3, [sp, #16]
 80081ae:	e777      	b.n	80080a0 <_dtoa_r+0x7e8>
 80081b0:	2300      	movs	r3, #0
 80081b2:	9308      	str	r3, [sp, #32]
 80081b4:	e779      	b.n	80080aa <_dtoa_r+0x7f2>
 80081b6:	d093      	beq.n	80080e0 <_dtoa_r+0x828>
 80081b8:	9a00      	ldr	r2, [sp, #0]
 80081ba:	331c      	adds	r3, #28
 80081bc:	441a      	add	r2, r3
 80081be:	9200      	str	r2, [sp, #0]
 80081c0:	9a06      	ldr	r2, [sp, #24]
 80081c2:	441a      	add	r2, r3
 80081c4:	441e      	add	r6, r3
 80081c6:	9206      	str	r2, [sp, #24]
 80081c8:	e78a      	b.n	80080e0 <_dtoa_r+0x828>
 80081ca:	4603      	mov	r3, r0
 80081cc:	e7f4      	b.n	80081b8 <_dtoa_r+0x900>
 80081ce:	9b03      	ldr	r3, [sp, #12]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	46b8      	mov	r8, r7
 80081d4:	dc20      	bgt.n	8008218 <_dtoa_r+0x960>
 80081d6:	469b      	mov	fp, r3
 80081d8:	9b07      	ldr	r3, [sp, #28]
 80081da:	2b02      	cmp	r3, #2
 80081dc:	dd1e      	ble.n	800821c <_dtoa_r+0x964>
 80081de:	f1bb 0f00 	cmp.w	fp, #0
 80081e2:	f47f adb1 	bne.w	8007d48 <_dtoa_r+0x490>
 80081e6:	4621      	mov	r1, r4
 80081e8:	465b      	mov	r3, fp
 80081ea:	2205      	movs	r2, #5
 80081ec:	4648      	mov	r0, r9
 80081ee:	f000 fa95 	bl	800871c <__multadd>
 80081f2:	4601      	mov	r1, r0
 80081f4:	4604      	mov	r4, r0
 80081f6:	9802      	ldr	r0, [sp, #8]
 80081f8:	f000 fca0 	bl	8008b3c <__mcmp>
 80081fc:	2800      	cmp	r0, #0
 80081fe:	f77f ada3 	ble.w	8007d48 <_dtoa_r+0x490>
 8008202:	4656      	mov	r6, sl
 8008204:	2331      	movs	r3, #49	@ 0x31
 8008206:	f806 3b01 	strb.w	r3, [r6], #1
 800820a:	f108 0801 	add.w	r8, r8, #1
 800820e:	e59f      	b.n	8007d50 <_dtoa_r+0x498>
 8008210:	9c03      	ldr	r4, [sp, #12]
 8008212:	46b8      	mov	r8, r7
 8008214:	4625      	mov	r5, r4
 8008216:	e7f4      	b.n	8008202 <_dtoa_r+0x94a>
 8008218:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800821c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800821e:	2b00      	cmp	r3, #0
 8008220:	f000 8101 	beq.w	8008426 <_dtoa_r+0xb6e>
 8008224:	2e00      	cmp	r6, #0
 8008226:	dd05      	ble.n	8008234 <_dtoa_r+0x97c>
 8008228:	4629      	mov	r1, r5
 800822a:	4632      	mov	r2, r6
 800822c:	4648      	mov	r0, r9
 800822e:	f000 fc19 	bl	8008a64 <__lshift>
 8008232:	4605      	mov	r5, r0
 8008234:	9b08      	ldr	r3, [sp, #32]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d05c      	beq.n	80082f4 <_dtoa_r+0xa3c>
 800823a:	6869      	ldr	r1, [r5, #4]
 800823c:	4648      	mov	r0, r9
 800823e:	f000 fa0b 	bl	8008658 <_Balloc>
 8008242:	4606      	mov	r6, r0
 8008244:	b928      	cbnz	r0, 8008252 <_dtoa_r+0x99a>
 8008246:	4b82      	ldr	r3, [pc, #520]	@ (8008450 <_dtoa_r+0xb98>)
 8008248:	4602      	mov	r2, r0
 800824a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800824e:	f7ff bb4a 	b.w	80078e6 <_dtoa_r+0x2e>
 8008252:	692a      	ldr	r2, [r5, #16]
 8008254:	3202      	adds	r2, #2
 8008256:	0092      	lsls	r2, r2, #2
 8008258:	f105 010c 	add.w	r1, r5, #12
 800825c:	300c      	adds	r0, #12
 800825e:	f7ff fa92 	bl	8007786 <memcpy>
 8008262:	2201      	movs	r2, #1
 8008264:	4631      	mov	r1, r6
 8008266:	4648      	mov	r0, r9
 8008268:	f000 fbfc 	bl	8008a64 <__lshift>
 800826c:	f10a 0301 	add.w	r3, sl, #1
 8008270:	9300      	str	r3, [sp, #0]
 8008272:	eb0a 030b 	add.w	r3, sl, fp
 8008276:	9308      	str	r3, [sp, #32]
 8008278:	9b04      	ldr	r3, [sp, #16]
 800827a:	f003 0301 	and.w	r3, r3, #1
 800827e:	462f      	mov	r7, r5
 8008280:	9306      	str	r3, [sp, #24]
 8008282:	4605      	mov	r5, r0
 8008284:	9b00      	ldr	r3, [sp, #0]
 8008286:	9802      	ldr	r0, [sp, #8]
 8008288:	4621      	mov	r1, r4
 800828a:	f103 3bff 	add.w	fp, r3, #4294967295
 800828e:	f7ff fa88 	bl	80077a2 <quorem>
 8008292:	4603      	mov	r3, r0
 8008294:	3330      	adds	r3, #48	@ 0x30
 8008296:	9003      	str	r0, [sp, #12]
 8008298:	4639      	mov	r1, r7
 800829a:	9802      	ldr	r0, [sp, #8]
 800829c:	9309      	str	r3, [sp, #36]	@ 0x24
 800829e:	f000 fc4d 	bl	8008b3c <__mcmp>
 80082a2:	462a      	mov	r2, r5
 80082a4:	9004      	str	r0, [sp, #16]
 80082a6:	4621      	mov	r1, r4
 80082a8:	4648      	mov	r0, r9
 80082aa:	f000 fc63 	bl	8008b74 <__mdiff>
 80082ae:	68c2      	ldr	r2, [r0, #12]
 80082b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082b2:	4606      	mov	r6, r0
 80082b4:	bb02      	cbnz	r2, 80082f8 <_dtoa_r+0xa40>
 80082b6:	4601      	mov	r1, r0
 80082b8:	9802      	ldr	r0, [sp, #8]
 80082ba:	f000 fc3f 	bl	8008b3c <__mcmp>
 80082be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082c0:	4602      	mov	r2, r0
 80082c2:	4631      	mov	r1, r6
 80082c4:	4648      	mov	r0, r9
 80082c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80082c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80082ca:	f000 fa05 	bl	80086d8 <_Bfree>
 80082ce:	9b07      	ldr	r3, [sp, #28]
 80082d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80082d2:	9e00      	ldr	r6, [sp, #0]
 80082d4:	ea42 0103 	orr.w	r1, r2, r3
 80082d8:	9b06      	ldr	r3, [sp, #24]
 80082da:	4319      	orrs	r1, r3
 80082dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082de:	d10d      	bne.n	80082fc <_dtoa_r+0xa44>
 80082e0:	2b39      	cmp	r3, #57	@ 0x39
 80082e2:	d027      	beq.n	8008334 <_dtoa_r+0xa7c>
 80082e4:	9a04      	ldr	r2, [sp, #16]
 80082e6:	2a00      	cmp	r2, #0
 80082e8:	dd01      	ble.n	80082ee <_dtoa_r+0xa36>
 80082ea:	9b03      	ldr	r3, [sp, #12]
 80082ec:	3331      	adds	r3, #49	@ 0x31
 80082ee:	f88b 3000 	strb.w	r3, [fp]
 80082f2:	e52e      	b.n	8007d52 <_dtoa_r+0x49a>
 80082f4:	4628      	mov	r0, r5
 80082f6:	e7b9      	b.n	800826c <_dtoa_r+0x9b4>
 80082f8:	2201      	movs	r2, #1
 80082fa:	e7e2      	b.n	80082c2 <_dtoa_r+0xa0a>
 80082fc:	9904      	ldr	r1, [sp, #16]
 80082fe:	2900      	cmp	r1, #0
 8008300:	db04      	blt.n	800830c <_dtoa_r+0xa54>
 8008302:	9807      	ldr	r0, [sp, #28]
 8008304:	4301      	orrs	r1, r0
 8008306:	9806      	ldr	r0, [sp, #24]
 8008308:	4301      	orrs	r1, r0
 800830a:	d120      	bne.n	800834e <_dtoa_r+0xa96>
 800830c:	2a00      	cmp	r2, #0
 800830e:	ddee      	ble.n	80082ee <_dtoa_r+0xa36>
 8008310:	9902      	ldr	r1, [sp, #8]
 8008312:	9300      	str	r3, [sp, #0]
 8008314:	2201      	movs	r2, #1
 8008316:	4648      	mov	r0, r9
 8008318:	f000 fba4 	bl	8008a64 <__lshift>
 800831c:	4621      	mov	r1, r4
 800831e:	9002      	str	r0, [sp, #8]
 8008320:	f000 fc0c 	bl	8008b3c <__mcmp>
 8008324:	2800      	cmp	r0, #0
 8008326:	9b00      	ldr	r3, [sp, #0]
 8008328:	dc02      	bgt.n	8008330 <_dtoa_r+0xa78>
 800832a:	d1e0      	bne.n	80082ee <_dtoa_r+0xa36>
 800832c:	07da      	lsls	r2, r3, #31
 800832e:	d5de      	bpl.n	80082ee <_dtoa_r+0xa36>
 8008330:	2b39      	cmp	r3, #57	@ 0x39
 8008332:	d1da      	bne.n	80082ea <_dtoa_r+0xa32>
 8008334:	2339      	movs	r3, #57	@ 0x39
 8008336:	f88b 3000 	strb.w	r3, [fp]
 800833a:	4633      	mov	r3, r6
 800833c:	461e      	mov	r6, r3
 800833e:	3b01      	subs	r3, #1
 8008340:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008344:	2a39      	cmp	r2, #57	@ 0x39
 8008346:	d04e      	beq.n	80083e6 <_dtoa_r+0xb2e>
 8008348:	3201      	adds	r2, #1
 800834a:	701a      	strb	r2, [r3, #0]
 800834c:	e501      	b.n	8007d52 <_dtoa_r+0x49a>
 800834e:	2a00      	cmp	r2, #0
 8008350:	dd03      	ble.n	800835a <_dtoa_r+0xaa2>
 8008352:	2b39      	cmp	r3, #57	@ 0x39
 8008354:	d0ee      	beq.n	8008334 <_dtoa_r+0xa7c>
 8008356:	3301      	adds	r3, #1
 8008358:	e7c9      	b.n	80082ee <_dtoa_r+0xa36>
 800835a:	9a00      	ldr	r2, [sp, #0]
 800835c:	9908      	ldr	r1, [sp, #32]
 800835e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008362:	428a      	cmp	r2, r1
 8008364:	d028      	beq.n	80083b8 <_dtoa_r+0xb00>
 8008366:	9902      	ldr	r1, [sp, #8]
 8008368:	2300      	movs	r3, #0
 800836a:	220a      	movs	r2, #10
 800836c:	4648      	mov	r0, r9
 800836e:	f000 f9d5 	bl	800871c <__multadd>
 8008372:	42af      	cmp	r7, r5
 8008374:	9002      	str	r0, [sp, #8]
 8008376:	f04f 0300 	mov.w	r3, #0
 800837a:	f04f 020a 	mov.w	r2, #10
 800837e:	4639      	mov	r1, r7
 8008380:	4648      	mov	r0, r9
 8008382:	d107      	bne.n	8008394 <_dtoa_r+0xadc>
 8008384:	f000 f9ca 	bl	800871c <__multadd>
 8008388:	4607      	mov	r7, r0
 800838a:	4605      	mov	r5, r0
 800838c:	9b00      	ldr	r3, [sp, #0]
 800838e:	3301      	adds	r3, #1
 8008390:	9300      	str	r3, [sp, #0]
 8008392:	e777      	b.n	8008284 <_dtoa_r+0x9cc>
 8008394:	f000 f9c2 	bl	800871c <__multadd>
 8008398:	4629      	mov	r1, r5
 800839a:	4607      	mov	r7, r0
 800839c:	2300      	movs	r3, #0
 800839e:	220a      	movs	r2, #10
 80083a0:	4648      	mov	r0, r9
 80083a2:	f000 f9bb 	bl	800871c <__multadd>
 80083a6:	4605      	mov	r5, r0
 80083a8:	e7f0      	b.n	800838c <_dtoa_r+0xad4>
 80083aa:	f1bb 0f00 	cmp.w	fp, #0
 80083ae:	bfcc      	ite	gt
 80083b0:	465e      	movgt	r6, fp
 80083b2:	2601      	movle	r6, #1
 80083b4:	4456      	add	r6, sl
 80083b6:	2700      	movs	r7, #0
 80083b8:	9902      	ldr	r1, [sp, #8]
 80083ba:	9300      	str	r3, [sp, #0]
 80083bc:	2201      	movs	r2, #1
 80083be:	4648      	mov	r0, r9
 80083c0:	f000 fb50 	bl	8008a64 <__lshift>
 80083c4:	4621      	mov	r1, r4
 80083c6:	9002      	str	r0, [sp, #8]
 80083c8:	f000 fbb8 	bl	8008b3c <__mcmp>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	dcb4      	bgt.n	800833a <_dtoa_r+0xa82>
 80083d0:	d102      	bne.n	80083d8 <_dtoa_r+0xb20>
 80083d2:	9b00      	ldr	r3, [sp, #0]
 80083d4:	07db      	lsls	r3, r3, #31
 80083d6:	d4b0      	bmi.n	800833a <_dtoa_r+0xa82>
 80083d8:	4633      	mov	r3, r6
 80083da:	461e      	mov	r6, r3
 80083dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083e0:	2a30      	cmp	r2, #48	@ 0x30
 80083e2:	d0fa      	beq.n	80083da <_dtoa_r+0xb22>
 80083e4:	e4b5      	b.n	8007d52 <_dtoa_r+0x49a>
 80083e6:	459a      	cmp	sl, r3
 80083e8:	d1a8      	bne.n	800833c <_dtoa_r+0xa84>
 80083ea:	2331      	movs	r3, #49	@ 0x31
 80083ec:	f108 0801 	add.w	r8, r8, #1
 80083f0:	f88a 3000 	strb.w	r3, [sl]
 80083f4:	e4ad      	b.n	8007d52 <_dtoa_r+0x49a>
 80083f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80083f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008454 <_dtoa_r+0xb9c>
 80083fc:	b11b      	cbz	r3, 8008406 <_dtoa_r+0xb4e>
 80083fe:	f10a 0308 	add.w	r3, sl, #8
 8008402:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008404:	6013      	str	r3, [r2, #0]
 8008406:	4650      	mov	r0, sl
 8008408:	b017      	add	sp, #92	@ 0x5c
 800840a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800840e:	9b07      	ldr	r3, [sp, #28]
 8008410:	2b01      	cmp	r3, #1
 8008412:	f77f ae2e 	ble.w	8008072 <_dtoa_r+0x7ba>
 8008416:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008418:	9308      	str	r3, [sp, #32]
 800841a:	2001      	movs	r0, #1
 800841c:	e64d      	b.n	80080ba <_dtoa_r+0x802>
 800841e:	f1bb 0f00 	cmp.w	fp, #0
 8008422:	f77f aed9 	ble.w	80081d8 <_dtoa_r+0x920>
 8008426:	4656      	mov	r6, sl
 8008428:	9802      	ldr	r0, [sp, #8]
 800842a:	4621      	mov	r1, r4
 800842c:	f7ff f9b9 	bl	80077a2 <quorem>
 8008430:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008434:	f806 3b01 	strb.w	r3, [r6], #1
 8008438:	eba6 020a 	sub.w	r2, r6, sl
 800843c:	4593      	cmp	fp, r2
 800843e:	ddb4      	ble.n	80083aa <_dtoa_r+0xaf2>
 8008440:	9902      	ldr	r1, [sp, #8]
 8008442:	2300      	movs	r3, #0
 8008444:	220a      	movs	r2, #10
 8008446:	4648      	mov	r0, r9
 8008448:	f000 f968 	bl	800871c <__multadd>
 800844c:	9002      	str	r0, [sp, #8]
 800844e:	e7eb      	b.n	8008428 <_dtoa_r+0xb70>
 8008450:	0800a488 	.word	0x0800a488
 8008454:	0800a40c 	.word	0x0800a40c

08008458 <_free_r>:
 8008458:	b538      	push	{r3, r4, r5, lr}
 800845a:	4605      	mov	r5, r0
 800845c:	2900      	cmp	r1, #0
 800845e:	d041      	beq.n	80084e4 <_free_r+0x8c>
 8008460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008464:	1f0c      	subs	r4, r1, #4
 8008466:	2b00      	cmp	r3, #0
 8008468:	bfb8      	it	lt
 800846a:	18e4      	addlt	r4, r4, r3
 800846c:	f000 f8e8 	bl	8008640 <__malloc_lock>
 8008470:	4a1d      	ldr	r2, [pc, #116]	@ (80084e8 <_free_r+0x90>)
 8008472:	6813      	ldr	r3, [r2, #0]
 8008474:	b933      	cbnz	r3, 8008484 <_free_r+0x2c>
 8008476:	6063      	str	r3, [r4, #4]
 8008478:	6014      	str	r4, [r2, #0]
 800847a:	4628      	mov	r0, r5
 800847c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008480:	f000 b8e4 	b.w	800864c <__malloc_unlock>
 8008484:	42a3      	cmp	r3, r4
 8008486:	d908      	bls.n	800849a <_free_r+0x42>
 8008488:	6820      	ldr	r0, [r4, #0]
 800848a:	1821      	adds	r1, r4, r0
 800848c:	428b      	cmp	r3, r1
 800848e:	bf01      	itttt	eq
 8008490:	6819      	ldreq	r1, [r3, #0]
 8008492:	685b      	ldreq	r3, [r3, #4]
 8008494:	1809      	addeq	r1, r1, r0
 8008496:	6021      	streq	r1, [r4, #0]
 8008498:	e7ed      	b.n	8008476 <_free_r+0x1e>
 800849a:	461a      	mov	r2, r3
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	b10b      	cbz	r3, 80084a4 <_free_r+0x4c>
 80084a0:	42a3      	cmp	r3, r4
 80084a2:	d9fa      	bls.n	800849a <_free_r+0x42>
 80084a4:	6811      	ldr	r1, [r2, #0]
 80084a6:	1850      	adds	r0, r2, r1
 80084a8:	42a0      	cmp	r0, r4
 80084aa:	d10b      	bne.n	80084c4 <_free_r+0x6c>
 80084ac:	6820      	ldr	r0, [r4, #0]
 80084ae:	4401      	add	r1, r0
 80084b0:	1850      	adds	r0, r2, r1
 80084b2:	4283      	cmp	r3, r0
 80084b4:	6011      	str	r1, [r2, #0]
 80084b6:	d1e0      	bne.n	800847a <_free_r+0x22>
 80084b8:	6818      	ldr	r0, [r3, #0]
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	6053      	str	r3, [r2, #4]
 80084be:	4408      	add	r0, r1
 80084c0:	6010      	str	r0, [r2, #0]
 80084c2:	e7da      	b.n	800847a <_free_r+0x22>
 80084c4:	d902      	bls.n	80084cc <_free_r+0x74>
 80084c6:	230c      	movs	r3, #12
 80084c8:	602b      	str	r3, [r5, #0]
 80084ca:	e7d6      	b.n	800847a <_free_r+0x22>
 80084cc:	6820      	ldr	r0, [r4, #0]
 80084ce:	1821      	adds	r1, r4, r0
 80084d0:	428b      	cmp	r3, r1
 80084d2:	bf04      	itt	eq
 80084d4:	6819      	ldreq	r1, [r3, #0]
 80084d6:	685b      	ldreq	r3, [r3, #4]
 80084d8:	6063      	str	r3, [r4, #4]
 80084da:	bf04      	itt	eq
 80084dc:	1809      	addeq	r1, r1, r0
 80084de:	6021      	streq	r1, [r4, #0]
 80084e0:	6054      	str	r4, [r2, #4]
 80084e2:	e7ca      	b.n	800847a <_free_r+0x22>
 80084e4:	bd38      	pop	{r3, r4, r5, pc}
 80084e6:	bf00      	nop
 80084e8:	20000afc 	.word	0x20000afc

080084ec <malloc>:
 80084ec:	4b02      	ldr	r3, [pc, #8]	@ (80084f8 <malloc+0xc>)
 80084ee:	4601      	mov	r1, r0
 80084f0:	6818      	ldr	r0, [r3, #0]
 80084f2:	f000 b825 	b.w	8008540 <_malloc_r>
 80084f6:	bf00      	nop
 80084f8:	20000048 	.word	0x20000048

080084fc <sbrk_aligned>:
 80084fc:	b570      	push	{r4, r5, r6, lr}
 80084fe:	4e0f      	ldr	r6, [pc, #60]	@ (800853c <sbrk_aligned+0x40>)
 8008500:	460c      	mov	r4, r1
 8008502:	6831      	ldr	r1, [r6, #0]
 8008504:	4605      	mov	r5, r0
 8008506:	b911      	cbnz	r1, 800850e <sbrk_aligned+0x12>
 8008508:	f000 fe3e 	bl	8009188 <_sbrk_r>
 800850c:	6030      	str	r0, [r6, #0]
 800850e:	4621      	mov	r1, r4
 8008510:	4628      	mov	r0, r5
 8008512:	f000 fe39 	bl	8009188 <_sbrk_r>
 8008516:	1c43      	adds	r3, r0, #1
 8008518:	d103      	bne.n	8008522 <sbrk_aligned+0x26>
 800851a:	f04f 34ff 	mov.w	r4, #4294967295
 800851e:	4620      	mov	r0, r4
 8008520:	bd70      	pop	{r4, r5, r6, pc}
 8008522:	1cc4      	adds	r4, r0, #3
 8008524:	f024 0403 	bic.w	r4, r4, #3
 8008528:	42a0      	cmp	r0, r4
 800852a:	d0f8      	beq.n	800851e <sbrk_aligned+0x22>
 800852c:	1a21      	subs	r1, r4, r0
 800852e:	4628      	mov	r0, r5
 8008530:	f000 fe2a 	bl	8009188 <_sbrk_r>
 8008534:	3001      	adds	r0, #1
 8008536:	d1f2      	bne.n	800851e <sbrk_aligned+0x22>
 8008538:	e7ef      	b.n	800851a <sbrk_aligned+0x1e>
 800853a:	bf00      	nop
 800853c:	20000af8 	.word	0x20000af8

08008540 <_malloc_r>:
 8008540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008544:	1ccd      	adds	r5, r1, #3
 8008546:	f025 0503 	bic.w	r5, r5, #3
 800854a:	3508      	adds	r5, #8
 800854c:	2d0c      	cmp	r5, #12
 800854e:	bf38      	it	cc
 8008550:	250c      	movcc	r5, #12
 8008552:	2d00      	cmp	r5, #0
 8008554:	4606      	mov	r6, r0
 8008556:	db01      	blt.n	800855c <_malloc_r+0x1c>
 8008558:	42a9      	cmp	r1, r5
 800855a:	d904      	bls.n	8008566 <_malloc_r+0x26>
 800855c:	230c      	movs	r3, #12
 800855e:	6033      	str	r3, [r6, #0]
 8008560:	2000      	movs	r0, #0
 8008562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008566:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800863c <_malloc_r+0xfc>
 800856a:	f000 f869 	bl	8008640 <__malloc_lock>
 800856e:	f8d8 3000 	ldr.w	r3, [r8]
 8008572:	461c      	mov	r4, r3
 8008574:	bb44      	cbnz	r4, 80085c8 <_malloc_r+0x88>
 8008576:	4629      	mov	r1, r5
 8008578:	4630      	mov	r0, r6
 800857a:	f7ff ffbf 	bl	80084fc <sbrk_aligned>
 800857e:	1c43      	adds	r3, r0, #1
 8008580:	4604      	mov	r4, r0
 8008582:	d158      	bne.n	8008636 <_malloc_r+0xf6>
 8008584:	f8d8 4000 	ldr.w	r4, [r8]
 8008588:	4627      	mov	r7, r4
 800858a:	2f00      	cmp	r7, #0
 800858c:	d143      	bne.n	8008616 <_malloc_r+0xd6>
 800858e:	2c00      	cmp	r4, #0
 8008590:	d04b      	beq.n	800862a <_malloc_r+0xea>
 8008592:	6823      	ldr	r3, [r4, #0]
 8008594:	4639      	mov	r1, r7
 8008596:	4630      	mov	r0, r6
 8008598:	eb04 0903 	add.w	r9, r4, r3
 800859c:	f000 fdf4 	bl	8009188 <_sbrk_r>
 80085a0:	4581      	cmp	r9, r0
 80085a2:	d142      	bne.n	800862a <_malloc_r+0xea>
 80085a4:	6821      	ldr	r1, [r4, #0]
 80085a6:	1a6d      	subs	r5, r5, r1
 80085a8:	4629      	mov	r1, r5
 80085aa:	4630      	mov	r0, r6
 80085ac:	f7ff ffa6 	bl	80084fc <sbrk_aligned>
 80085b0:	3001      	adds	r0, #1
 80085b2:	d03a      	beq.n	800862a <_malloc_r+0xea>
 80085b4:	6823      	ldr	r3, [r4, #0]
 80085b6:	442b      	add	r3, r5
 80085b8:	6023      	str	r3, [r4, #0]
 80085ba:	f8d8 3000 	ldr.w	r3, [r8]
 80085be:	685a      	ldr	r2, [r3, #4]
 80085c0:	bb62      	cbnz	r2, 800861c <_malloc_r+0xdc>
 80085c2:	f8c8 7000 	str.w	r7, [r8]
 80085c6:	e00f      	b.n	80085e8 <_malloc_r+0xa8>
 80085c8:	6822      	ldr	r2, [r4, #0]
 80085ca:	1b52      	subs	r2, r2, r5
 80085cc:	d420      	bmi.n	8008610 <_malloc_r+0xd0>
 80085ce:	2a0b      	cmp	r2, #11
 80085d0:	d917      	bls.n	8008602 <_malloc_r+0xc2>
 80085d2:	1961      	adds	r1, r4, r5
 80085d4:	42a3      	cmp	r3, r4
 80085d6:	6025      	str	r5, [r4, #0]
 80085d8:	bf18      	it	ne
 80085da:	6059      	strne	r1, [r3, #4]
 80085dc:	6863      	ldr	r3, [r4, #4]
 80085de:	bf08      	it	eq
 80085e0:	f8c8 1000 	streq.w	r1, [r8]
 80085e4:	5162      	str	r2, [r4, r5]
 80085e6:	604b      	str	r3, [r1, #4]
 80085e8:	4630      	mov	r0, r6
 80085ea:	f000 f82f 	bl	800864c <__malloc_unlock>
 80085ee:	f104 000b 	add.w	r0, r4, #11
 80085f2:	1d23      	adds	r3, r4, #4
 80085f4:	f020 0007 	bic.w	r0, r0, #7
 80085f8:	1ac2      	subs	r2, r0, r3
 80085fa:	bf1c      	itt	ne
 80085fc:	1a1b      	subne	r3, r3, r0
 80085fe:	50a3      	strne	r3, [r4, r2]
 8008600:	e7af      	b.n	8008562 <_malloc_r+0x22>
 8008602:	6862      	ldr	r2, [r4, #4]
 8008604:	42a3      	cmp	r3, r4
 8008606:	bf0c      	ite	eq
 8008608:	f8c8 2000 	streq.w	r2, [r8]
 800860c:	605a      	strne	r2, [r3, #4]
 800860e:	e7eb      	b.n	80085e8 <_malloc_r+0xa8>
 8008610:	4623      	mov	r3, r4
 8008612:	6864      	ldr	r4, [r4, #4]
 8008614:	e7ae      	b.n	8008574 <_malloc_r+0x34>
 8008616:	463c      	mov	r4, r7
 8008618:	687f      	ldr	r7, [r7, #4]
 800861a:	e7b6      	b.n	800858a <_malloc_r+0x4a>
 800861c:	461a      	mov	r2, r3
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	42a3      	cmp	r3, r4
 8008622:	d1fb      	bne.n	800861c <_malloc_r+0xdc>
 8008624:	2300      	movs	r3, #0
 8008626:	6053      	str	r3, [r2, #4]
 8008628:	e7de      	b.n	80085e8 <_malloc_r+0xa8>
 800862a:	230c      	movs	r3, #12
 800862c:	6033      	str	r3, [r6, #0]
 800862e:	4630      	mov	r0, r6
 8008630:	f000 f80c 	bl	800864c <__malloc_unlock>
 8008634:	e794      	b.n	8008560 <_malloc_r+0x20>
 8008636:	6005      	str	r5, [r0, #0]
 8008638:	e7d6      	b.n	80085e8 <_malloc_r+0xa8>
 800863a:	bf00      	nop
 800863c:	20000afc 	.word	0x20000afc

08008640 <__malloc_lock>:
 8008640:	4801      	ldr	r0, [pc, #4]	@ (8008648 <__malloc_lock+0x8>)
 8008642:	f7ff b89e 	b.w	8007782 <__retarget_lock_acquire_recursive>
 8008646:	bf00      	nop
 8008648:	20000af4 	.word	0x20000af4

0800864c <__malloc_unlock>:
 800864c:	4801      	ldr	r0, [pc, #4]	@ (8008654 <__malloc_unlock+0x8>)
 800864e:	f7ff b899 	b.w	8007784 <__retarget_lock_release_recursive>
 8008652:	bf00      	nop
 8008654:	20000af4 	.word	0x20000af4

08008658 <_Balloc>:
 8008658:	b570      	push	{r4, r5, r6, lr}
 800865a:	69c6      	ldr	r6, [r0, #28]
 800865c:	4604      	mov	r4, r0
 800865e:	460d      	mov	r5, r1
 8008660:	b976      	cbnz	r6, 8008680 <_Balloc+0x28>
 8008662:	2010      	movs	r0, #16
 8008664:	f7ff ff42 	bl	80084ec <malloc>
 8008668:	4602      	mov	r2, r0
 800866a:	61e0      	str	r0, [r4, #28]
 800866c:	b920      	cbnz	r0, 8008678 <_Balloc+0x20>
 800866e:	4b18      	ldr	r3, [pc, #96]	@ (80086d0 <_Balloc+0x78>)
 8008670:	4818      	ldr	r0, [pc, #96]	@ (80086d4 <_Balloc+0x7c>)
 8008672:	216b      	movs	r1, #107	@ 0x6b
 8008674:	f000 fd98 	bl	80091a8 <__assert_func>
 8008678:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800867c:	6006      	str	r6, [r0, #0]
 800867e:	60c6      	str	r6, [r0, #12]
 8008680:	69e6      	ldr	r6, [r4, #28]
 8008682:	68f3      	ldr	r3, [r6, #12]
 8008684:	b183      	cbz	r3, 80086a8 <_Balloc+0x50>
 8008686:	69e3      	ldr	r3, [r4, #28]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800868e:	b9b8      	cbnz	r0, 80086c0 <_Balloc+0x68>
 8008690:	2101      	movs	r1, #1
 8008692:	fa01 f605 	lsl.w	r6, r1, r5
 8008696:	1d72      	adds	r2, r6, #5
 8008698:	0092      	lsls	r2, r2, #2
 800869a:	4620      	mov	r0, r4
 800869c:	f000 fda2 	bl	80091e4 <_calloc_r>
 80086a0:	b160      	cbz	r0, 80086bc <_Balloc+0x64>
 80086a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80086a6:	e00e      	b.n	80086c6 <_Balloc+0x6e>
 80086a8:	2221      	movs	r2, #33	@ 0x21
 80086aa:	2104      	movs	r1, #4
 80086ac:	4620      	mov	r0, r4
 80086ae:	f000 fd99 	bl	80091e4 <_calloc_r>
 80086b2:	69e3      	ldr	r3, [r4, #28]
 80086b4:	60f0      	str	r0, [r6, #12]
 80086b6:	68db      	ldr	r3, [r3, #12]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d1e4      	bne.n	8008686 <_Balloc+0x2e>
 80086bc:	2000      	movs	r0, #0
 80086be:	bd70      	pop	{r4, r5, r6, pc}
 80086c0:	6802      	ldr	r2, [r0, #0]
 80086c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80086c6:	2300      	movs	r3, #0
 80086c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80086cc:	e7f7      	b.n	80086be <_Balloc+0x66>
 80086ce:	bf00      	nop
 80086d0:	0800a419 	.word	0x0800a419
 80086d4:	0800a499 	.word	0x0800a499

080086d8 <_Bfree>:
 80086d8:	b570      	push	{r4, r5, r6, lr}
 80086da:	69c6      	ldr	r6, [r0, #28]
 80086dc:	4605      	mov	r5, r0
 80086de:	460c      	mov	r4, r1
 80086e0:	b976      	cbnz	r6, 8008700 <_Bfree+0x28>
 80086e2:	2010      	movs	r0, #16
 80086e4:	f7ff ff02 	bl	80084ec <malloc>
 80086e8:	4602      	mov	r2, r0
 80086ea:	61e8      	str	r0, [r5, #28]
 80086ec:	b920      	cbnz	r0, 80086f8 <_Bfree+0x20>
 80086ee:	4b09      	ldr	r3, [pc, #36]	@ (8008714 <_Bfree+0x3c>)
 80086f0:	4809      	ldr	r0, [pc, #36]	@ (8008718 <_Bfree+0x40>)
 80086f2:	218f      	movs	r1, #143	@ 0x8f
 80086f4:	f000 fd58 	bl	80091a8 <__assert_func>
 80086f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086fc:	6006      	str	r6, [r0, #0]
 80086fe:	60c6      	str	r6, [r0, #12]
 8008700:	b13c      	cbz	r4, 8008712 <_Bfree+0x3a>
 8008702:	69eb      	ldr	r3, [r5, #28]
 8008704:	6862      	ldr	r2, [r4, #4]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800870c:	6021      	str	r1, [r4, #0]
 800870e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008712:	bd70      	pop	{r4, r5, r6, pc}
 8008714:	0800a419 	.word	0x0800a419
 8008718:	0800a499 	.word	0x0800a499

0800871c <__multadd>:
 800871c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008720:	690d      	ldr	r5, [r1, #16]
 8008722:	4607      	mov	r7, r0
 8008724:	460c      	mov	r4, r1
 8008726:	461e      	mov	r6, r3
 8008728:	f101 0c14 	add.w	ip, r1, #20
 800872c:	2000      	movs	r0, #0
 800872e:	f8dc 3000 	ldr.w	r3, [ip]
 8008732:	b299      	uxth	r1, r3
 8008734:	fb02 6101 	mla	r1, r2, r1, r6
 8008738:	0c1e      	lsrs	r6, r3, #16
 800873a:	0c0b      	lsrs	r3, r1, #16
 800873c:	fb02 3306 	mla	r3, r2, r6, r3
 8008740:	b289      	uxth	r1, r1
 8008742:	3001      	adds	r0, #1
 8008744:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008748:	4285      	cmp	r5, r0
 800874a:	f84c 1b04 	str.w	r1, [ip], #4
 800874e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008752:	dcec      	bgt.n	800872e <__multadd+0x12>
 8008754:	b30e      	cbz	r6, 800879a <__multadd+0x7e>
 8008756:	68a3      	ldr	r3, [r4, #8]
 8008758:	42ab      	cmp	r3, r5
 800875a:	dc19      	bgt.n	8008790 <__multadd+0x74>
 800875c:	6861      	ldr	r1, [r4, #4]
 800875e:	4638      	mov	r0, r7
 8008760:	3101      	adds	r1, #1
 8008762:	f7ff ff79 	bl	8008658 <_Balloc>
 8008766:	4680      	mov	r8, r0
 8008768:	b928      	cbnz	r0, 8008776 <__multadd+0x5a>
 800876a:	4602      	mov	r2, r0
 800876c:	4b0c      	ldr	r3, [pc, #48]	@ (80087a0 <__multadd+0x84>)
 800876e:	480d      	ldr	r0, [pc, #52]	@ (80087a4 <__multadd+0x88>)
 8008770:	21ba      	movs	r1, #186	@ 0xba
 8008772:	f000 fd19 	bl	80091a8 <__assert_func>
 8008776:	6922      	ldr	r2, [r4, #16]
 8008778:	3202      	adds	r2, #2
 800877a:	f104 010c 	add.w	r1, r4, #12
 800877e:	0092      	lsls	r2, r2, #2
 8008780:	300c      	adds	r0, #12
 8008782:	f7ff f800 	bl	8007786 <memcpy>
 8008786:	4621      	mov	r1, r4
 8008788:	4638      	mov	r0, r7
 800878a:	f7ff ffa5 	bl	80086d8 <_Bfree>
 800878e:	4644      	mov	r4, r8
 8008790:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008794:	3501      	adds	r5, #1
 8008796:	615e      	str	r6, [r3, #20]
 8008798:	6125      	str	r5, [r4, #16]
 800879a:	4620      	mov	r0, r4
 800879c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087a0:	0800a488 	.word	0x0800a488
 80087a4:	0800a499 	.word	0x0800a499

080087a8 <__hi0bits>:
 80087a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80087ac:	4603      	mov	r3, r0
 80087ae:	bf36      	itet	cc
 80087b0:	0403      	lslcc	r3, r0, #16
 80087b2:	2000      	movcs	r0, #0
 80087b4:	2010      	movcc	r0, #16
 80087b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087ba:	bf3c      	itt	cc
 80087bc:	021b      	lslcc	r3, r3, #8
 80087be:	3008      	addcc	r0, #8
 80087c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087c4:	bf3c      	itt	cc
 80087c6:	011b      	lslcc	r3, r3, #4
 80087c8:	3004      	addcc	r0, #4
 80087ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087ce:	bf3c      	itt	cc
 80087d0:	009b      	lslcc	r3, r3, #2
 80087d2:	3002      	addcc	r0, #2
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	db05      	blt.n	80087e4 <__hi0bits+0x3c>
 80087d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80087dc:	f100 0001 	add.w	r0, r0, #1
 80087e0:	bf08      	it	eq
 80087e2:	2020      	moveq	r0, #32
 80087e4:	4770      	bx	lr

080087e6 <__lo0bits>:
 80087e6:	6803      	ldr	r3, [r0, #0]
 80087e8:	4602      	mov	r2, r0
 80087ea:	f013 0007 	ands.w	r0, r3, #7
 80087ee:	d00b      	beq.n	8008808 <__lo0bits+0x22>
 80087f0:	07d9      	lsls	r1, r3, #31
 80087f2:	d421      	bmi.n	8008838 <__lo0bits+0x52>
 80087f4:	0798      	lsls	r0, r3, #30
 80087f6:	bf49      	itett	mi
 80087f8:	085b      	lsrmi	r3, r3, #1
 80087fa:	089b      	lsrpl	r3, r3, #2
 80087fc:	2001      	movmi	r0, #1
 80087fe:	6013      	strmi	r3, [r2, #0]
 8008800:	bf5c      	itt	pl
 8008802:	6013      	strpl	r3, [r2, #0]
 8008804:	2002      	movpl	r0, #2
 8008806:	4770      	bx	lr
 8008808:	b299      	uxth	r1, r3
 800880a:	b909      	cbnz	r1, 8008810 <__lo0bits+0x2a>
 800880c:	0c1b      	lsrs	r3, r3, #16
 800880e:	2010      	movs	r0, #16
 8008810:	b2d9      	uxtb	r1, r3
 8008812:	b909      	cbnz	r1, 8008818 <__lo0bits+0x32>
 8008814:	3008      	adds	r0, #8
 8008816:	0a1b      	lsrs	r3, r3, #8
 8008818:	0719      	lsls	r1, r3, #28
 800881a:	bf04      	itt	eq
 800881c:	091b      	lsreq	r3, r3, #4
 800881e:	3004      	addeq	r0, #4
 8008820:	0799      	lsls	r1, r3, #30
 8008822:	bf04      	itt	eq
 8008824:	089b      	lsreq	r3, r3, #2
 8008826:	3002      	addeq	r0, #2
 8008828:	07d9      	lsls	r1, r3, #31
 800882a:	d403      	bmi.n	8008834 <__lo0bits+0x4e>
 800882c:	085b      	lsrs	r3, r3, #1
 800882e:	f100 0001 	add.w	r0, r0, #1
 8008832:	d003      	beq.n	800883c <__lo0bits+0x56>
 8008834:	6013      	str	r3, [r2, #0]
 8008836:	4770      	bx	lr
 8008838:	2000      	movs	r0, #0
 800883a:	4770      	bx	lr
 800883c:	2020      	movs	r0, #32
 800883e:	4770      	bx	lr

08008840 <__i2b>:
 8008840:	b510      	push	{r4, lr}
 8008842:	460c      	mov	r4, r1
 8008844:	2101      	movs	r1, #1
 8008846:	f7ff ff07 	bl	8008658 <_Balloc>
 800884a:	4602      	mov	r2, r0
 800884c:	b928      	cbnz	r0, 800885a <__i2b+0x1a>
 800884e:	4b05      	ldr	r3, [pc, #20]	@ (8008864 <__i2b+0x24>)
 8008850:	4805      	ldr	r0, [pc, #20]	@ (8008868 <__i2b+0x28>)
 8008852:	f240 1145 	movw	r1, #325	@ 0x145
 8008856:	f000 fca7 	bl	80091a8 <__assert_func>
 800885a:	2301      	movs	r3, #1
 800885c:	6144      	str	r4, [r0, #20]
 800885e:	6103      	str	r3, [r0, #16]
 8008860:	bd10      	pop	{r4, pc}
 8008862:	bf00      	nop
 8008864:	0800a488 	.word	0x0800a488
 8008868:	0800a499 	.word	0x0800a499

0800886c <__multiply>:
 800886c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008870:	4617      	mov	r7, r2
 8008872:	690a      	ldr	r2, [r1, #16]
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	429a      	cmp	r2, r3
 8008878:	bfa8      	it	ge
 800887a:	463b      	movge	r3, r7
 800887c:	4689      	mov	r9, r1
 800887e:	bfa4      	itt	ge
 8008880:	460f      	movge	r7, r1
 8008882:	4699      	movge	r9, r3
 8008884:	693d      	ldr	r5, [r7, #16]
 8008886:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	6879      	ldr	r1, [r7, #4]
 800888e:	eb05 060a 	add.w	r6, r5, sl
 8008892:	42b3      	cmp	r3, r6
 8008894:	b085      	sub	sp, #20
 8008896:	bfb8      	it	lt
 8008898:	3101      	addlt	r1, #1
 800889a:	f7ff fedd 	bl	8008658 <_Balloc>
 800889e:	b930      	cbnz	r0, 80088ae <__multiply+0x42>
 80088a0:	4602      	mov	r2, r0
 80088a2:	4b41      	ldr	r3, [pc, #260]	@ (80089a8 <__multiply+0x13c>)
 80088a4:	4841      	ldr	r0, [pc, #260]	@ (80089ac <__multiply+0x140>)
 80088a6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80088aa:	f000 fc7d 	bl	80091a8 <__assert_func>
 80088ae:	f100 0414 	add.w	r4, r0, #20
 80088b2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80088b6:	4623      	mov	r3, r4
 80088b8:	2200      	movs	r2, #0
 80088ba:	4573      	cmp	r3, lr
 80088bc:	d320      	bcc.n	8008900 <__multiply+0x94>
 80088be:	f107 0814 	add.w	r8, r7, #20
 80088c2:	f109 0114 	add.w	r1, r9, #20
 80088c6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80088ca:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80088ce:	9302      	str	r3, [sp, #8]
 80088d0:	1beb      	subs	r3, r5, r7
 80088d2:	3b15      	subs	r3, #21
 80088d4:	f023 0303 	bic.w	r3, r3, #3
 80088d8:	3304      	adds	r3, #4
 80088da:	3715      	adds	r7, #21
 80088dc:	42bd      	cmp	r5, r7
 80088de:	bf38      	it	cc
 80088e0:	2304      	movcc	r3, #4
 80088e2:	9301      	str	r3, [sp, #4]
 80088e4:	9b02      	ldr	r3, [sp, #8]
 80088e6:	9103      	str	r1, [sp, #12]
 80088e8:	428b      	cmp	r3, r1
 80088ea:	d80c      	bhi.n	8008906 <__multiply+0x9a>
 80088ec:	2e00      	cmp	r6, #0
 80088ee:	dd03      	ble.n	80088f8 <__multiply+0x8c>
 80088f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d055      	beq.n	80089a4 <__multiply+0x138>
 80088f8:	6106      	str	r6, [r0, #16]
 80088fa:	b005      	add	sp, #20
 80088fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008900:	f843 2b04 	str.w	r2, [r3], #4
 8008904:	e7d9      	b.n	80088ba <__multiply+0x4e>
 8008906:	f8b1 a000 	ldrh.w	sl, [r1]
 800890a:	f1ba 0f00 	cmp.w	sl, #0
 800890e:	d01f      	beq.n	8008950 <__multiply+0xe4>
 8008910:	46c4      	mov	ip, r8
 8008912:	46a1      	mov	r9, r4
 8008914:	2700      	movs	r7, #0
 8008916:	f85c 2b04 	ldr.w	r2, [ip], #4
 800891a:	f8d9 3000 	ldr.w	r3, [r9]
 800891e:	fa1f fb82 	uxth.w	fp, r2
 8008922:	b29b      	uxth	r3, r3
 8008924:	fb0a 330b 	mla	r3, sl, fp, r3
 8008928:	443b      	add	r3, r7
 800892a:	f8d9 7000 	ldr.w	r7, [r9]
 800892e:	0c12      	lsrs	r2, r2, #16
 8008930:	0c3f      	lsrs	r7, r7, #16
 8008932:	fb0a 7202 	mla	r2, sl, r2, r7
 8008936:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800893a:	b29b      	uxth	r3, r3
 800893c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008940:	4565      	cmp	r5, ip
 8008942:	f849 3b04 	str.w	r3, [r9], #4
 8008946:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800894a:	d8e4      	bhi.n	8008916 <__multiply+0xaa>
 800894c:	9b01      	ldr	r3, [sp, #4]
 800894e:	50e7      	str	r7, [r4, r3]
 8008950:	9b03      	ldr	r3, [sp, #12]
 8008952:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008956:	3104      	adds	r1, #4
 8008958:	f1b9 0f00 	cmp.w	r9, #0
 800895c:	d020      	beq.n	80089a0 <__multiply+0x134>
 800895e:	6823      	ldr	r3, [r4, #0]
 8008960:	4647      	mov	r7, r8
 8008962:	46a4      	mov	ip, r4
 8008964:	f04f 0a00 	mov.w	sl, #0
 8008968:	f8b7 b000 	ldrh.w	fp, [r7]
 800896c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008970:	fb09 220b 	mla	r2, r9, fp, r2
 8008974:	4452      	add	r2, sl
 8008976:	b29b      	uxth	r3, r3
 8008978:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800897c:	f84c 3b04 	str.w	r3, [ip], #4
 8008980:	f857 3b04 	ldr.w	r3, [r7], #4
 8008984:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008988:	f8bc 3000 	ldrh.w	r3, [ip]
 800898c:	fb09 330a 	mla	r3, r9, sl, r3
 8008990:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008994:	42bd      	cmp	r5, r7
 8008996:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800899a:	d8e5      	bhi.n	8008968 <__multiply+0xfc>
 800899c:	9a01      	ldr	r2, [sp, #4]
 800899e:	50a3      	str	r3, [r4, r2]
 80089a0:	3404      	adds	r4, #4
 80089a2:	e79f      	b.n	80088e4 <__multiply+0x78>
 80089a4:	3e01      	subs	r6, #1
 80089a6:	e7a1      	b.n	80088ec <__multiply+0x80>
 80089a8:	0800a488 	.word	0x0800a488
 80089ac:	0800a499 	.word	0x0800a499

080089b0 <__pow5mult>:
 80089b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089b4:	4615      	mov	r5, r2
 80089b6:	f012 0203 	ands.w	r2, r2, #3
 80089ba:	4607      	mov	r7, r0
 80089bc:	460e      	mov	r6, r1
 80089be:	d007      	beq.n	80089d0 <__pow5mult+0x20>
 80089c0:	4c25      	ldr	r4, [pc, #148]	@ (8008a58 <__pow5mult+0xa8>)
 80089c2:	3a01      	subs	r2, #1
 80089c4:	2300      	movs	r3, #0
 80089c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80089ca:	f7ff fea7 	bl	800871c <__multadd>
 80089ce:	4606      	mov	r6, r0
 80089d0:	10ad      	asrs	r5, r5, #2
 80089d2:	d03d      	beq.n	8008a50 <__pow5mult+0xa0>
 80089d4:	69fc      	ldr	r4, [r7, #28]
 80089d6:	b97c      	cbnz	r4, 80089f8 <__pow5mult+0x48>
 80089d8:	2010      	movs	r0, #16
 80089da:	f7ff fd87 	bl	80084ec <malloc>
 80089de:	4602      	mov	r2, r0
 80089e0:	61f8      	str	r0, [r7, #28]
 80089e2:	b928      	cbnz	r0, 80089f0 <__pow5mult+0x40>
 80089e4:	4b1d      	ldr	r3, [pc, #116]	@ (8008a5c <__pow5mult+0xac>)
 80089e6:	481e      	ldr	r0, [pc, #120]	@ (8008a60 <__pow5mult+0xb0>)
 80089e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80089ec:	f000 fbdc 	bl	80091a8 <__assert_func>
 80089f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80089f4:	6004      	str	r4, [r0, #0]
 80089f6:	60c4      	str	r4, [r0, #12]
 80089f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80089fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a00:	b94c      	cbnz	r4, 8008a16 <__pow5mult+0x66>
 8008a02:	f240 2171 	movw	r1, #625	@ 0x271
 8008a06:	4638      	mov	r0, r7
 8008a08:	f7ff ff1a 	bl	8008840 <__i2b>
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a12:	4604      	mov	r4, r0
 8008a14:	6003      	str	r3, [r0, #0]
 8008a16:	f04f 0900 	mov.w	r9, #0
 8008a1a:	07eb      	lsls	r3, r5, #31
 8008a1c:	d50a      	bpl.n	8008a34 <__pow5mult+0x84>
 8008a1e:	4631      	mov	r1, r6
 8008a20:	4622      	mov	r2, r4
 8008a22:	4638      	mov	r0, r7
 8008a24:	f7ff ff22 	bl	800886c <__multiply>
 8008a28:	4631      	mov	r1, r6
 8008a2a:	4680      	mov	r8, r0
 8008a2c:	4638      	mov	r0, r7
 8008a2e:	f7ff fe53 	bl	80086d8 <_Bfree>
 8008a32:	4646      	mov	r6, r8
 8008a34:	106d      	asrs	r5, r5, #1
 8008a36:	d00b      	beq.n	8008a50 <__pow5mult+0xa0>
 8008a38:	6820      	ldr	r0, [r4, #0]
 8008a3a:	b938      	cbnz	r0, 8008a4c <__pow5mult+0x9c>
 8008a3c:	4622      	mov	r2, r4
 8008a3e:	4621      	mov	r1, r4
 8008a40:	4638      	mov	r0, r7
 8008a42:	f7ff ff13 	bl	800886c <__multiply>
 8008a46:	6020      	str	r0, [r4, #0]
 8008a48:	f8c0 9000 	str.w	r9, [r0]
 8008a4c:	4604      	mov	r4, r0
 8008a4e:	e7e4      	b.n	8008a1a <__pow5mult+0x6a>
 8008a50:	4630      	mov	r0, r6
 8008a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a56:	bf00      	nop
 8008a58:	0800a54c 	.word	0x0800a54c
 8008a5c:	0800a419 	.word	0x0800a419
 8008a60:	0800a499 	.word	0x0800a499

08008a64 <__lshift>:
 8008a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a68:	460c      	mov	r4, r1
 8008a6a:	6849      	ldr	r1, [r1, #4]
 8008a6c:	6923      	ldr	r3, [r4, #16]
 8008a6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a72:	68a3      	ldr	r3, [r4, #8]
 8008a74:	4607      	mov	r7, r0
 8008a76:	4691      	mov	r9, r2
 8008a78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008a7c:	f108 0601 	add.w	r6, r8, #1
 8008a80:	42b3      	cmp	r3, r6
 8008a82:	db0b      	blt.n	8008a9c <__lshift+0x38>
 8008a84:	4638      	mov	r0, r7
 8008a86:	f7ff fde7 	bl	8008658 <_Balloc>
 8008a8a:	4605      	mov	r5, r0
 8008a8c:	b948      	cbnz	r0, 8008aa2 <__lshift+0x3e>
 8008a8e:	4602      	mov	r2, r0
 8008a90:	4b28      	ldr	r3, [pc, #160]	@ (8008b34 <__lshift+0xd0>)
 8008a92:	4829      	ldr	r0, [pc, #164]	@ (8008b38 <__lshift+0xd4>)
 8008a94:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008a98:	f000 fb86 	bl	80091a8 <__assert_func>
 8008a9c:	3101      	adds	r1, #1
 8008a9e:	005b      	lsls	r3, r3, #1
 8008aa0:	e7ee      	b.n	8008a80 <__lshift+0x1c>
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	f100 0114 	add.w	r1, r0, #20
 8008aa8:	f100 0210 	add.w	r2, r0, #16
 8008aac:	4618      	mov	r0, r3
 8008aae:	4553      	cmp	r3, sl
 8008ab0:	db33      	blt.n	8008b1a <__lshift+0xb6>
 8008ab2:	6920      	ldr	r0, [r4, #16]
 8008ab4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ab8:	f104 0314 	add.w	r3, r4, #20
 8008abc:	f019 091f 	ands.w	r9, r9, #31
 8008ac0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ac4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ac8:	d02b      	beq.n	8008b22 <__lshift+0xbe>
 8008aca:	f1c9 0e20 	rsb	lr, r9, #32
 8008ace:	468a      	mov	sl, r1
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	6818      	ldr	r0, [r3, #0]
 8008ad4:	fa00 f009 	lsl.w	r0, r0, r9
 8008ad8:	4310      	orrs	r0, r2
 8008ada:	f84a 0b04 	str.w	r0, [sl], #4
 8008ade:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ae2:	459c      	cmp	ip, r3
 8008ae4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008ae8:	d8f3      	bhi.n	8008ad2 <__lshift+0x6e>
 8008aea:	ebac 0304 	sub.w	r3, ip, r4
 8008aee:	3b15      	subs	r3, #21
 8008af0:	f023 0303 	bic.w	r3, r3, #3
 8008af4:	3304      	adds	r3, #4
 8008af6:	f104 0015 	add.w	r0, r4, #21
 8008afa:	4560      	cmp	r0, ip
 8008afc:	bf88      	it	hi
 8008afe:	2304      	movhi	r3, #4
 8008b00:	50ca      	str	r2, [r1, r3]
 8008b02:	b10a      	cbz	r2, 8008b08 <__lshift+0xa4>
 8008b04:	f108 0602 	add.w	r6, r8, #2
 8008b08:	3e01      	subs	r6, #1
 8008b0a:	4638      	mov	r0, r7
 8008b0c:	612e      	str	r6, [r5, #16]
 8008b0e:	4621      	mov	r1, r4
 8008b10:	f7ff fde2 	bl	80086d8 <_Bfree>
 8008b14:	4628      	mov	r0, r5
 8008b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b1e:	3301      	adds	r3, #1
 8008b20:	e7c5      	b.n	8008aae <__lshift+0x4a>
 8008b22:	3904      	subs	r1, #4
 8008b24:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b28:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b2c:	459c      	cmp	ip, r3
 8008b2e:	d8f9      	bhi.n	8008b24 <__lshift+0xc0>
 8008b30:	e7ea      	b.n	8008b08 <__lshift+0xa4>
 8008b32:	bf00      	nop
 8008b34:	0800a488 	.word	0x0800a488
 8008b38:	0800a499 	.word	0x0800a499

08008b3c <__mcmp>:
 8008b3c:	690a      	ldr	r2, [r1, #16]
 8008b3e:	4603      	mov	r3, r0
 8008b40:	6900      	ldr	r0, [r0, #16]
 8008b42:	1a80      	subs	r0, r0, r2
 8008b44:	b530      	push	{r4, r5, lr}
 8008b46:	d10e      	bne.n	8008b66 <__mcmp+0x2a>
 8008b48:	3314      	adds	r3, #20
 8008b4a:	3114      	adds	r1, #20
 8008b4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008b50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008b54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008b58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008b5c:	4295      	cmp	r5, r2
 8008b5e:	d003      	beq.n	8008b68 <__mcmp+0x2c>
 8008b60:	d205      	bcs.n	8008b6e <__mcmp+0x32>
 8008b62:	f04f 30ff 	mov.w	r0, #4294967295
 8008b66:	bd30      	pop	{r4, r5, pc}
 8008b68:	42a3      	cmp	r3, r4
 8008b6a:	d3f3      	bcc.n	8008b54 <__mcmp+0x18>
 8008b6c:	e7fb      	b.n	8008b66 <__mcmp+0x2a>
 8008b6e:	2001      	movs	r0, #1
 8008b70:	e7f9      	b.n	8008b66 <__mcmp+0x2a>
	...

08008b74 <__mdiff>:
 8008b74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b78:	4689      	mov	r9, r1
 8008b7a:	4606      	mov	r6, r0
 8008b7c:	4611      	mov	r1, r2
 8008b7e:	4648      	mov	r0, r9
 8008b80:	4614      	mov	r4, r2
 8008b82:	f7ff ffdb 	bl	8008b3c <__mcmp>
 8008b86:	1e05      	subs	r5, r0, #0
 8008b88:	d112      	bne.n	8008bb0 <__mdiff+0x3c>
 8008b8a:	4629      	mov	r1, r5
 8008b8c:	4630      	mov	r0, r6
 8008b8e:	f7ff fd63 	bl	8008658 <_Balloc>
 8008b92:	4602      	mov	r2, r0
 8008b94:	b928      	cbnz	r0, 8008ba2 <__mdiff+0x2e>
 8008b96:	4b3f      	ldr	r3, [pc, #252]	@ (8008c94 <__mdiff+0x120>)
 8008b98:	f240 2137 	movw	r1, #567	@ 0x237
 8008b9c:	483e      	ldr	r0, [pc, #248]	@ (8008c98 <__mdiff+0x124>)
 8008b9e:	f000 fb03 	bl	80091a8 <__assert_func>
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008ba8:	4610      	mov	r0, r2
 8008baa:	b003      	add	sp, #12
 8008bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bb0:	bfbc      	itt	lt
 8008bb2:	464b      	movlt	r3, r9
 8008bb4:	46a1      	movlt	r9, r4
 8008bb6:	4630      	mov	r0, r6
 8008bb8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008bbc:	bfba      	itte	lt
 8008bbe:	461c      	movlt	r4, r3
 8008bc0:	2501      	movlt	r5, #1
 8008bc2:	2500      	movge	r5, #0
 8008bc4:	f7ff fd48 	bl	8008658 <_Balloc>
 8008bc8:	4602      	mov	r2, r0
 8008bca:	b918      	cbnz	r0, 8008bd4 <__mdiff+0x60>
 8008bcc:	4b31      	ldr	r3, [pc, #196]	@ (8008c94 <__mdiff+0x120>)
 8008bce:	f240 2145 	movw	r1, #581	@ 0x245
 8008bd2:	e7e3      	b.n	8008b9c <__mdiff+0x28>
 8008bd4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008bd8:	6926      	ldr	r6, [r4, #16]
 8008bda:	60c5      	str	r5, [r0, #12]
 8008bdc:	f109 0310 	add.w	r3, r9, #16
 8008be0:	f109 0514 	add.w	r5, r9, #20
 8008be4:	f104 0e14 	add.w	lr, r4, #20
 8008be8:	f100 0b14 	add.w	fp, r0, #20
 8008bec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008bf0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008bf4:	9301      	str	r3, [sp, #4]
 8008bf6:	46d9      	mov	r9, fp
 8008bf8:	f04f 0c00 	mov.w	ip, #0
 8008bfc:	9b01      	ldr	r3, [sp, #4]
 8008bfe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008c02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008c06:	9301      	str	r3, [sp, #4]
 8008c08:	fa1f f38a 	uxth.w	r3, sl
 8008c0c:	4619      	mov	r1, r3
 8008c0e:	b283      	uxth	r3, r0
 8008c10:	1acb      	subs	r3, r1, r3
 8008c12:	0c00      	lsrs	r0, r0, #16
 8008c14:	4463      	add	r3, ip
 8008c16:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008c1a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008c24:	4576      	cmp	r6, lr
 8008c26:	f849 3b04 	str.w	r3, [r9], #4
 8008c2a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c2e:	d8e5      	bhi.n	8008bfc <__mdiff+0x88>
 8008c30:	1b33      	subs	r3, r6, r4
 8008c32:	3b15      	subs	r3, #21
 8008c34:	f023 0303 	bic.w	r3, r3, #3
 8008c38:	3415      	adds	r4, #21
 8008c3a:	3304      	adds	r3, #4
 8008c3c:	42a6      	cmp	r6, r4
 8008c3e:	bf38      	it	cc
 8008c40:	2304      	movcc	r3, #4
 8008c42:	441d      	add	r5, r3
 8008c44:	445b      	add	r3, fp
 8008c46:	461e      	mov	r6, r3
 8008c48:	462c      	mov	r4, r5
 8008c4a:	4544      	cmp	r4, r8
 8008c4c:	d30e      	bcc.n	8008c6c <__mdiff+0xf8>
 8008c4e:	f108 0103 	add.w	r1, r8, #3
 8008c52:	1b49      	subs	r1, r1, r5
 8008c54:	f021 0103 	bic.w	r1, r1, #3
 8008c58:	3d03      	subs	r5, #3
 8008c5a:	45a8      	cmp	r8, r5
 8008c5c:	bf38      	it	cc
 8008c5e:	2100      	movcc	r1, #0
 8008c60:	440b      	add	r3, r1
 8008c62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c66:	b191      	cbz	r1, 8008c8e <__mdiff+0x11a>
 8008c68:	6117      	str	r7, [r2, #16]
 8008c6a:	e79d      	b.n	8008ba8 <__mdiff+0x34>
 8008c6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008c70:	46e6      	mov	lr, ip
 8008c72:	0c08      	lsrs	r0, r1, #16
 8008c74:	fa1c fc81 	uxtah	ip, ip, r1
 8008c78:	4471      	add	r1, lr
 8008c7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008c7e:	b289      	uxth	r1, r1
 8008c80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008c84:	f846 1b04 	str.w	r1, [r6], #4
 8008c88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c8c:	e7dd      	b.n	8008c4a <__mdiff+0xd6>
 8008c8e:	3f01      	subs	r7, #1
 8008c90:	e7e7      	b.n	8008c62 <__mdiff+0xee>
 8008c92:	bf00      	nop
 8008c94:	0800a488 	.word	0x0800a488
 8008c98:	0800a499 	.word	0x0800a499

08008c9c <__d2b>:
 8008c9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ca0:	460f      	mov	r7, r1
 8008ca2:	2101      	movs	r1, #1
 8008ca4:	ec59 8b10 	vmov	r8, r9, d0
 8008ca8:	4616      	mov	r6, r2
 8008caa:	f7ff fcd5 	bl	8008658 <_Balloc>
 8008cae:	4604      	mov	r4, r0
 8008cb0:	b930      	cbnz	r0, 8008cc0 <__d2b+0x24>
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	4b23      	ldr	r3, [pc, #140]	@ (8008d44 <__d2b+0xa8>)
 8008cb6:	4824      	ldr	r0, [pc, #144]	@ (8008d48 <__d2b+0xac>)
 8008cb8:	f240 310f 	movw	r1, #783	@ 0x30f
 8008cbc:	f000 fa74 	bl	80091a8 <__assert_func>
 8008cc0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008cc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008cc8:	b10d      	cbz	r5, 8008cce <__d2b+0x32>
 8008cca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008cce:	9301      	str	r3, [sp, #4]
 8008cd0:	f1b8 0300 	subs.w	r3, r8, #0
 8008cd4:	d023      	beq.n	8008d1e <__d2b+0x82>
 8008cd6:	4668      	mov	r0, sp
 8008cd8:	9300      	str	r3, [sp, #0]
 8008cda:	f7ff fd84 	bl	80087e6 <__lo0bits>
 8008cde:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008ce2:	b1d0      	cbz	r0, 8008d1a <__d2b+0x7e>
 8008ce4:	f1c0 0320 	rsb	r3, r0, #32
 8008ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cec:	430b      	orrs	r3, r1
 8008cee:	40c2      	lsrs	r2, r0
 8008cf0:	6163      	str	r3, [r4, #20]
 8008cf2:	9201      	str	r2, [sp, #4]
 8008cf4:	9b01      	ldr	r3, [sp, #4]
 8008cf6:	61a3      	str	r3, [r4, #24]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	bf0c      	ite	eq
 8008cfc:	2201      	moveq	r2, #1
 8008cfe:	2202      	movne	r2, #2
 8008d00:	6122      	str	r2, [r4, #16]
 8008d02:	b1a5      	cbz	r5, 8008d2e <__d2b+0x92>
 8008d04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008d08:	4405      	add	r5, r0
 8008d0a:	603d      	str	r5, [r7, #0]
 8008d0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008d10:	6030      	str	r0, [r6, #0]
 8008d12:	4620      	mov	r0, r4
 8008d14:	b003      	add	sp, #12
 8008d16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d1a:	6161      	str	r1, [r4, #20]
 8008d1c:	e7ea      	b.n	8008cf4 <__d2b+0x58>
 8008d1e:	a801      	add	r0, sp, #4
 8008d20:	f7ff fd61 	bl	80087e6 <__lo0bits>
 8008d24:	9b01      	ldr	r3, [sp, #4]
 8008d26:	6163      	str	r3, [r4, #20]
 8008d28:	3020      	adds	r0, #32
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	e7e8      	b.n	8008d00 <__d2b+0x64>
 8008d2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008d32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008d36:	6038      	str	r0, [r7, #0]
 8008d38:	6918      	ldr	r0, [r3, #16]
 8008d3a:	f7ff fd35 	bl	80087a8 <__hi0bits>
 8008d3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008d42:	e7e5      	b.n	8008d10 <__d2b+0x74>
 8008d44:	0800a488 	.word	0x0800a488
 8008d48:	0800a499 	.word	0x0800a499

08008d4c <__ssputs_r>:
 8008d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d50:	688e      	ldr	r6, [r1, #8]
 8008d52:	461f      	mov	r7, r3
 8008d54:	42be      	cmp	r6, r7
 8008d56:	680b      	ldr	r3, [r1, #0]
 8008d58:	4682      	mov	sl, r0
 8008d5a:	460c      	mov	r4, r1
 8008d5c:	4690      	mov	r8, r2
 8008d5e:	d82d      	bhi.n	8008dbc <__ssputs_r+0x70>
 8008d60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008d68:	d026      	beq.n	8008db8 <__ssputs_r+0x6c>
 8008d6a:	6965      	ldr	r5, [r4, #20]
 8008d6c:	6909      	ldr	r1, [r1, #16]
 8008d6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d72:	eba3 0901 	sub.w	r9, r3, r1
 8008d76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d7a:	1c7b      	adds	r3, r7, #1
 8008d7c:	444b      	add	r3, r9
 8008d7e:	106d      	asrs	r5, r5, #1
 8008d80:	429d      	cmp	r5, r3
 8008d82:	bf38      	it	cc
 8008d84:	461d      	movcc	r5, r3
 8008d86:	0553      	lsls	r3, r2, #21
 8008d88:	d527      	bpl.n	8008dda <__ssputs_r+0x8e>
 8008d8a:	4629      	mov	r1, r5
 8008d8c:	f7ff fbd8 	bl	8008540 <_malloc_r>
 8008d90:	4606      	mov	r6, r0
 8008d92:	b360      	cbz	r0, 8008dee <__ssputs_r+0xa2>
 8008d94:	6921      	ldr	r1, [r4, #16]
 8008d96:	464a      	mov	r2, r9
 8008d98:	f7fe fcf5 	bl	8007786 <memcpy>
 8008d9c:	89a3      	ldrh	r3, [r4, #12]
 8008d9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008da2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008da6:	81a3      	strh	r3, [r4, #12]
 8008da8:	6126      	str	r6, [r4, #16]
 8008daa:	6165      	str	r5, [r4, #20]
 8008dac:	444e      	add	r6, r9
 8008dae:	eba5 0509 	sub.w	r5, r5, r9
 8008db2:	6026      	str	r6, [r4, #0]
 8008db4:	60a5      	str	r5, [r4, #8]
 8008db6:	463e      	mov	r6, r7
 8008db8:	42be      	cmp	r6, r7
 8008dba:	d900      	bls.n	8008dbe <__ssputs_r+0x72>
 8008dbc:	463e      	mov	r6, r7
 8008dbe:	6820      	ldr	r0, [r4, #0]
 8008dc0:	4632      	mov	r2, r6
 8008dc2:	4641      	mov	r1, r8
 8008dc4:	f000 f9c6 	bl	8009154 <memmove>
 8008dc8:	68a3      	ldr	r3, [r4, #8]
 8008dca:	1b9b      	subs	r3, r3, r6
 8008dcc:	60a3      	str	r3, [r4, #8]
 8008dce:	6823      	ldr	r3, [r4, #0]
 8008dd0:	4433      	add	r3, r6
 8008dd2:	6023      	str	r3, [r4, #0]
 8008dd4:	2000      	movs	r0, #0
 8008dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dda:	462a      	mov	r2, r5
 8008ddc:	f000 fa28 	bl	8009230 <_realloc_r>
 8008de0:	4606      	mov	r6, r0
 8008de2:	2800      	cmp	r0, #0
 8008de4:	d1e0      	bne.n	8008da8 <__ssputs_r+0x5c>
 8008de6:	6921      	ldr	r1, [r4, #16]
 8008de8:	4650      	mov	r0, sl
 8008dea:	f7ff fb35 	bl	8008458 <_free_r>
 8008dee:	230c      	movs	r3, #12
 8008df0:	f8ca 3000 	str.w	r3, [sl]
 8008df4:	89a3      	ldrh	r3, [r4, #12]
 8008df6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dfa:	81a3      	strh	r3, [r4, #12]
 8008dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8008e00:	e7e9      	b.n	8008dd6 <__ssputs_r+0x8a>
	...

08008e04 <_svfiprintf_r>:
 8008e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e08:	4698      	mov	r8, r3
 8008e0a:	898b      	ldrh	r3, [r1, #12]
 8008e0c:	061b      	lsls	r3, r3, #24
 8008e0e:	b09d      	sub	sp, #116	@ 0x74
 8008e10:	4607      	mov	r7, r0
 8008e12:	460d      	mov	r5, r1
 8008e14:	4614      	mov	r4, r2
 8008e16:	d510      	bpl.n	8008e3a <_svfiprintf_r+0x36>
 8008e18:	690b      	ldr	r3, [r1, #16]
 8008e1a:	b973      	cbnz	r3, 8008e3a <_svfiprintf_r+0x36>
 8008e1c:	2140      	movs	r1, #64	@ 0x40
 8008e1e:	f7ff fb8f 	bl	8008540 <_malloc_r>
 8008e22:	6028      	str	r0, [r5, #0]
 8008e24:	6128      	str	r0, [r5, #16]
 8008e26:	b930      	cbnz	r0, 8008e36 <_svfiprintf_r+0x32>
 8008e28:	230c      	movs	r3, #12
 8008e2a:	603b      	str	r3, [r7, #0]
 8008e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e30:	b01d      	add	sp, #116	@ 0x74
 8008e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e36:	2340      	movs	r3, #64	@ 0x40
 8008e38:	616b      	str	r3, [r5, #20]
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e3e:	2320      	movs	r3, #32
 8008e40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e44:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e48:	2330      	movs	r3, #48	@ 0x30
 8008e4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008fe8 <_svfiprintf_r+0x1e4>
 8008e4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e52:	f04f 0901 	mov.w	r9, #1
 8008e56:	4623      	mov	r3, r4
 8008e58:	469a      	mov	sl, r3
 8008e5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e5e:	b10a      	cbz	r2, 8008e64 <_svfiprintf_r+0x60>
 8008e60:	2a25      	cmp	r2, #37	@ 0x25
 8008e62:	d1f9      	bne.n	8008e58 <_svfiprintf_r+0x54>
 8008e64:	ebba 0b04 	subs.w	fp, sl, r4
 8008e68:	d00b      	beq.n	8008e82 <_svfiprintf_r+0x7e>
 8008e6a:	465b      	mov	r3, fp
 8008e6c:	4622      	mov	r2, r4
 8008e6e:	4629      	mov	r1, r5
 8008e70:	4638      	mov	r0, r7
 8008e72:	f7ff ff6b 	bl	8008d4c <__ssputs_r>
 8008e76:	3001      	adds	r0, #1
 8008e78:	f000 80a7 	beq.w	8008fca <_svfiprintf_r+0x1c6>
 8008e7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e7e:	445a      	add	r2, fp
 8008e80:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e82:	f89a 3000 	ldrb.w	r3, [sl]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	f000 809f 	beq.w	8008fca <_svfiprintf_r+0x1c6>
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008e92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e96:	f10a 0a01 	add.w	sl, sl, #1
 8008e9a:	9304      	str	r3, [sp, #16]
 8008e9c:	9307      	str	r3, [sp, #28]
 8008e9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ea2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ea4:	4654      	mov	r4, sl
 8008ea6:	2205      	movs	r2, #5
 8008ea8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eac:	484e      	ldr	r0, [pc, #312]	@ (8008fe8 <_svfiprintf_r+0x1e4>)
 8008eae:	f7f7 f98f 	bl	80001d0 <memchr>
 8008eb2:	9a04      	ldr	r2, [sp, #16]
 8008eb4:	b9d8      	cbnz	r0, 8008eee <_svfiprintf_r+0xea>
 8008eb6:	06d0      	lsls	r0, r2, #27
 8008eb8:	bf44      	itt	mi
 8008eba:	2320      	movmi	r3, #32
 8008ebc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ec0:	0711      	lsls	r1, r2, #28
 8008ec2:	bf44      	itt	mi
 8008ec4:	232b      	movmi	r3, #43	@ 0x2b
 8008ec6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008eca:	f89a 3000 	ldrb.w	r3, [sl]
 8008ece:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ed0:	d015      	beq.n	8008efe <_svfiprintf_r+0xfa>
 8008ed2:	9a07      	ldr	r2, [sp, #28]
 8008ed4:	4654      	mov	r4, sl
 8008ed6:	2000      	movs	r0, #0
 8008ed8:	f04f 0c0a 	mov.w	ip, #10
 8008edc:	4621      	mov	r1, r4
 8008ede:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ee2:	3b30      	subs	r3, #48	@ 0x30
 8008ee4:	2b09      	cmp	r3, #9
 8008ee6:	d94b      	bls.n	8008f80 <_svfiprintf_r+0x17c>
 8008ee8:	b1b0      	cbz	r0, 8008f18 <_svfiprintf_r+0x114>
 8008eea:	9207      	str	r2, [sp, #28]
 8008eec:	e014      	b.n	8008f18 <_svfiprintf_r+0x114>
 8008eee:	eba0 0308 	sub.w	r3, r0, r8
 8008ef2:	fa09 f303 	lsl.w	r3, r9, r3
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	9304      	str	r3, [sp, #16]
 8008efa:	46a2      	mov	sl, r4
 8008efc:	e7d2      	b.n	8008ea4 <_svfiprintf_r+0xa0>
 8008efe:	9b03      	ldr	r3, [sp, #12]
 8008f00:	1d19      	adds	r1, r3, #4
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	9103      	str	r1, [sp, #12]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	bfbb      	ittet	lt
 8008f0a:	425b      	neglt	r3, r3
 8008f0c:	f042 0202 	orrlt.w	r2, r2, #2
 8008f10:	9307      	strge	r3, [sp, #28]
 8008f12:	9307      	strlt	r3, [sp, #28]
 8008f14:	bfb8      	it	lt
 8008f16:	9204      	strlt	r2, [sp, #16]
 8008f18:	7823      	ldrb	r3, [r4, #0]
 8008f1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f1c:	d10a      	bne.n	8008f34 <_svfiprintf_r+0x130>
 8008f1e:	7863      	ldrb	r3, [r4, #1]
 8008f20:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f22:	d132      	bne.n	8008f8a <_svfiprintf_r+0x186>
 8008f24:	9b03      	ldr	r3, [sp, #12]
 8008f26:	1d1a      	adds	r2, r3, #4
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	9203      	str	r2, [sp, #12]
 8008f2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f30:	3402      	adds	r4, #2
 8008f32:	9305      	str	r3, [sp, #20]
 8008f34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008ff8 <_svfiprintf_r+0x1f4>
 8008f38:	7821      	ldrb	r1, [r4, #0]
 8008f3a:	2203      	movs	r2, #3
 8008f3c:	4650      	mov	r0, sl
 8008f3e:	f7f7 f947 	bl	80001d0 <memchr>
 8008f42:	b138      	cbz	r0, 8008f54 <_svfiprintf_r+0x150>
 8008f44:	9b04      	ldr	r3, [sp, #16]
 8008f46:	eba0 000a 	sub.w	r0, r0, sl
 8008f4a:	2240      	movs	r2, #64	@ 0x40
 8008f4c:	4082      	lsls	r2, r0
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	3401      	adds	r4, #1
 8008f52:	9304      	str	r3, [sp, #16]
 8008f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f58:	4824      	ldr	r0, [pc, #144]	@ (8008fec <_svfiprintf_r+0x1e8>)
 8008f5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f5e:	2206      	movs	r2, #6
 8008f60:	f7f7 f936 	bl	80001d0 <memchr>
 8008f64:	2800      	cmp	r0, #0
 8008f66:	d036      	beq.n	8008fd6 <_svfiprintf_r+0x1d2>
 8008f68:	4b21      	ldr	r3, [pc, #132]	@ (8008ff0 <_svfiprintf_r+0x1ec>)
 8008f6a:	bb1b      	cbnz	r3, 8008fb4 <_svfiprintf_r+0x1b0>
 8008f6c:	9b03      	ldr	r3, [sp, #12]
 8008f6e:	3307      	adds	r3, #7
 8008f70:	f023 0307 	bic.w	r3, r3, #7
 8008f74:	3308      	adds	r3, #8
 8008f76:	9303      	str	r3, [sp, #12]
 8008f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f7a:	4433      	add	r3, r6
 8008f7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f7e:	e76a      	b.n	8008e56 <_svfiprintf_r+0x52>
 8008f80:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f84:	460c      	mov	r4, r1
 8008f86:	2001      	movs	r0, #1
 8008f88:	e7a8      	b.n	8008edc <_svfiprintf_r+0xd8>
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	3401      	adds	r4, #1
 8008f8e:	9305      	str	r3, [sp, #20]
 8008f90:	4619      	mov	r1, r3
 8008f92:	f04f 0c0a 	mov.w	ip, #10
 8008f96:	4620      	mov	r0, r4
 8008f98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f9c:	3a30      	subs	r2, #48	@ 0x30
 8008f9e:	2a09      	cmp	r2, #9
 8008fa0:	d903      	bls.n	8008faa <_svfiprintf_r+0x1a6>
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d0c6      	beq.n	8008f34 <_svfiprintf_r+0x130>
 8008fa6:	9105      	str	r1, [sp, #20]
 8008fa8:	e7c4      	b.n	8008f34 <_svfiprintf_r+0x130>
 8008faa:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fae:	4604      	mov	r4, r0
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	e7f0      	b.n	8008f96 <_svfiprintf_r+0x192>
 8008fb4:	ab03      	add	r3, sp, #12
 8008fb6:	9300      	str	r3, [sp, #0]
 8008fb8:	462a      	mov	r2, r5
 8008fba:	4b0e      	ldr	r3, [pc, #56]	@ (8008ff4 <_svfiprintf_r+0x1f0>)
 8008fbc:	a904      	add	r1, sp, #16
 8008fbe:	4638      	mov	r0, r7
 8008fc0:	f7fd fe84 	bl	8006ccc <_printf_float>
 8008fc4:	1c42      	adds	r2, r0, #1
 8008fc6:	4606      	mov	r6, r0
 8008fc8:	d1d6      	bne.n	8008f78 <_svfiprintf_r+0x174>
 8008fca:	89ab      	ldrh	r3, [r5, #12]
 8008fcc:	065b      	lsls	r3, r3, #25
 8008fce:	f53f af2d 	bmi.w	8008e2c <_svfiprintf_r+0x28>
 8008fd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008fd4:	e72c      	b.n	8008e30 <_svfiprintf_r+0x2c>
 8008fd6:	ab03      	add	r3, sp, #12
 8008fd8:	9300      	str	r3, [sp, #0]
 8008fda:	462a      	mov	r2, r5
 8008fdc:	4b05      	ldr	r3, [pc, #20]	@ (8008ff4 <_svfiprintf_r+0x1f0>)
 8008fde:	a904      	add	r1, sp, #16
 8008fe0:	4638      	mov	r0, r7
 8008fe2:	f7fe f90b 	bl	80071fc <_printf_i>
 8008fe6:	e7ed      	b.n	8008fc4 <_svfiprintf_r+0x1c0>
 8008fe8:	0800a4f2 	.word	0x0800a4f2
 8008fec:	0800a4fc 	.word	0x0800a4fc
 8008ff0:	08006ccd 	.word	0x08006ccd
 8008ff4:	08008d4d 	.word	0x08008d4d
 8008ff8:	0800a4f8 	.word	0x0800a4f8

08008ffc <__sflush_r>:
 8008ffc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009004:	0716      	lsls	r6, r2, #28
 8009006:	4605      	mov	r5, r0
 8009008:	460c      	mov	r4, r1
 800900a:	d454      	bmi.n	80090b6 <__sflush_r+0xba>
 800900c:	684b      	ldr	r3, [r1, #4]
 800900e:	2b00      	cmp	r3, #0
 8009010:	dc02      	bgt.n	8009018 <__sflush_r+0x1c>
 8009012:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009014:	2b00      	cmp	r3, #0
 8009016:	dd48      	ble.n	80090aa <__sflush_r+0xae>
 8009018:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800901a:	2e00      	cmp	r6, #0
 800901c:	d045      	beq.n	80090aa <__sflush_r+0xae>
 800901e:	2300      	movs	r3, #0
 8009020:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009024:	682f      	ldr	r7, [r5, #0]
 8009026:	6a21      	ldr	r1, [r4, #32]
 8009028:	602b      	str	r3, [r5, #0]
 800902a:	d030      	beq.n	800908e <__sflush_r+0x92>
 800902c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800902e:	89a3      	ldrh	r3, [r4, #12]
 8009030:	0759      	lsls	r1, r3, #29
 8009032:	d505      	bpl.n	8009040 <__sflush_r+0x44>
 8009034:	6863      	ldr	r3, [r4, #4]
 8009036:	1ad2      	subs	r2, r2, r3
 8009038:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800903a:	b10b      	cbz	r3, 8009040 <__sflush_r+0x44>
 800903c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800903e:	1ad2      	subs	r2, r2, r3
 8009040:	2300      	movs	r3, #0
 8009042:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009044:	6a21      	ldr	r1, [r4, #32]
 8009046:	4628      	mov	r0, r5
 8009048:	47b0      	blx	r6
 800904a:	1c43      	adds	r3, r0, #1
 800904c:	89a3      	ldrh	r3, [r4, #12]
 800904e:	d106      	bne.n	800905e <__sflush_r+0x62>
 8009050:	6829      	ldr	r1, [r5, #0]
 8009052:	291d      	cmp	r1, #29
 8009054:	d82b      	bhi.n	80090ae <__sflush_r+0xb2>
 8009056:	4a2a      	ldr	r2, [pc, #168]	@ (8009100 <__sflush_r+0x104>)
 8009058:	40ca      	lsrs	r2, r1
 800905a:	07d6      	lsls	r6, r2, #31
 800905c:	d527      	bpl.n	80090ae <__sflush_r+0xb2>
 800905e:	2200      	movs	r2, #0
 8009060:	6062      	str	r2, [r4, #4]
 8009062:	04d9      	lsls	r1, r3, #19
 8009064:	6922      	ldr	r2, [r4, #16]
 8009066:	6022      	str	r2, [r4, #0]
 8009068:	d504      	bpl.n	8009074 <__sflush_r+0x78>
 800906a:	1c42      	adds	r2, r0, #1
 800906c:	d101      	bne.n	8009072 <__sflush_r+0x76>
 800906e:	682b      	ldr	r3, [r5, #0]
 8009070:	b903      	cbnz	r3, 8009074 <__sflush_r+0x78>
 8009072:	6560      	str	r0, [r4, #84]	@ 0x54
 8009074:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009076:	602f      	str	r7, [r5, #0]
 8009078:	b1b9      	cbz	r1, 80090aa <__sflush_r+0xae>
 800907a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800907e:	4299      	cmp	r1, r3
 8009080:	d002      	beq.n	8009088 <__sflush_r+0x8c>
 8009082:	4628      	mov	r0, r5
 8009084:	f7ff f9e8 	bl	8008458 <_free_r>
 8009088:	2300      	movs	r3, #0
 800908a:	6363      	str	r3, [r4, #52]	@ 0x34
 800908c:	e00d      	b.n	80090aa <__sflush_r+0xae>
 800908e:	2301      	movs	r3, #1
 8009090:	4628      	mov	r0, r5
 8009092:	47b0      	blx	r6
 8009094:	4602      	mov	r2, r0
 8009096:	1c50      	adds	r0, r2, #1
 8009098:	d1c9      	bne.n	800902e <__sflush_r+0x32>
 800909a:	682b      	ldr	r3, [r5, #0]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d0c6      	beq.n	800902e <__sflush_r+0x32>
 80090a0:	2b1d      	cmp	r3, #29
 80090a2:	d001      	beq.n	80090a8 <__sflush_r+0xac>
 80090a4:	2b16      	cmp	r3, #22
 80090a6:	d11e      	bne.n	80090e6 <__sflush_r+0xea>
 80090a8:	602f      	str	r7, [r5, #0]
 80090aa:	2000      	movs	r0, #0
 80090ac:	e022      	b.n	80090f4 <__sflush_r+0xf8>
 80090ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090b2:	b21b      	sxth	r3, r3
 80090b4:	e01b      	b.n	80090ee <__sflush_r+0xf2>
 80090b6:	690f      	ldr	r7, [r1, #16]
 80090b8:	2f00      	cmp	r7, #0
 80090ba:	d0f6      	beq.n	80090aa <__sflush_r+0xae>
 80090bc:	0793      	lsls	r3, r2, #30
 80090be:	680e      	ldr	r6, [r1, #0]
 80090c0:	bf08      	it	eq
 80090c2:	694b      	ldreq	r3, [r1, #20]
 80090c4:	600f      	str	r7, [r1, #0]
 80090c6:	bf18      	it	ne
 80090c8:	2300      	movne	r3, #0
 80090ca:	eba6 0807 	sub.w	r8, r6, r7
 80090ce:	608b      	str	r3, [r1, #8]
 80090d0:	f1b8 0f00 	cmp.w	r8, #0
 80090d4:	dde9      	ble.n	80090aa <__sflush_r+0xae>
 80090d6:	6a21      	ldr	r1, [r4, #32]
 80090d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80090da:	4643      	mov	r3, r8
 80090dc:	463a      	mov	r2, r7
 80090de:	4628      	mov	r0, r5
 80090e0:	47b0      	blx	r6
 80090e2:	2800      	cmp	r0, #0
 80090e4:	dc08      	bgt.n	80090f8 <__sflush_r+0xfc>
 80090e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090ee:	81a3      	strh	r3, [r4, #12]
 80090f0:	f04f 30ff 	mov.w	r0, #4294967295
 80090f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090f8:	4407      	add	r7, r0
 80090fa:	eba8 0800 	sub.w	r8, r8, r0
 80090fe:	e7e7      	b.n	80090d0 <__sflush_r+0xd4>
 8009100:	20400001 	.word	0x20400001

08009104 <_fflush_r>:
 8009104:	b538      	push	{r3, r4, r5, lr}
 8009106:	690b      	ldr	r3, [r1, #16]
 8009108:	4605      	mov	r5, r0
 800910a:	460c      	mov	r4, r1
 800910c:	b913      	cbnz	r3, 8009114 <_fflush_r+0x10>
 800910e:	2500      	movs	r5, #0
 8009110:	4628      	mov	r0, r5
 8009112:	bd38      	pop	{r3, r4, r5, pc}
 8009114:	b118      	cbz	r0, 800911e <_fflush_r+0x1a>
 8009116:	6a03      	ldr	r3, [r0, #32]
 8009118:	b90b      	cbnz	r3, 800911e <_fflush_r+0x1a>
 800911a:	f7fe fa19 	bl	8007550 <__sinit>
 800911e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d0f3      	beq.n	800910e <_fflush_r+0xa>
 8009126:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009128:	07d0      	lsls	r0, r2, #31
 800912a:	d404      	bmi.n	8009136 <_fflush_r+0x32>
 800912c:	0599      	lsls	r1, r3, #22
 800912e:	d402      	bmi.n	8009136 <_fflush_r+0x32>
 8009130:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009132:	f7fe fb26 	bl	8007782 <__retarget_lock_acquire_recursive>
 8009136:	4628      	mov	r0, r5
 8009138:	4621      	mov	r1, r4
 800913a:	f7ff ff5f 	bl	8008ffc <__sflush_r>
 800913e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009140:	07da      	lsls	r2, r3, #31
 8009142:	4605      	mov	r5, r0
 8009144:	d4e4      	bmi.n	8009110 <_fflush_r+0xc>
 8009146:	89a3      	ldrh	r3, [r4, #12]
 8009148:	059b      	lsls	r3, r3, #22
 800914a:	d4e1      	bmi.n	8009110 <_fflush_r+0xc>
 800914c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800914e:	f7fe fb19 	bl	8007784 <__retarget_lock_release_recursive>
 8009152:	e7dd      	b.n	8009110 <_fflush_r+0xc>

08009154 <memmove>:
 8009154:	4288      	cmp	r0, r1
 8009156:	b510      	push	{r4, lr}
 8009158:	eb01 0402 	add.w	r4, r1, r2
 800915c:	d902      	bls.n	8009164 <memmove+0x10>
 800915e:	4284      	cmp	r4, r0
 8009160:	4623      	mov	r3, r4
 8009162:	d807      	bhi.n	8009174 <memmove+0x20>
 8009164:	1e43      	subs	r3, r0, #1
 8009166:	42a1      	cmp	r1, r4
 8009168:	d008      	beq.n	800917c <memmove+0x28>
 800916a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800916e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009172:	e7f8      	b.n	8009166 <memmove+0x12>
 8009174:	4402      	add	r2, r0
 8009176:	4601      	mov	r1, r0
 8009178:	428a      	cmp	r2, r1
 800917a:	d100      	bne.n	800917e <memmove+0x2a>
 800917c:	bd10      	pop	{r4, pc}
 800917e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009182:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009186:	e7f7      	b.n	8009178 <memmove+0x24>

08009188 <_sbrk_r>:
 8009188:	b538      	push	{r3, r4, r5, lr}
 800918a:	4d06      	ldr	r5, [pc, #24]	@ (80091a4 <_sbrk_r+0x1c>)
 800918c:	2300      	movs	r3, #0
 800918e:	4604      	mov	r4, r0
 8009190:	4608      	mov	r0, r1
 8009192:	602b      	str	r3, [r5, #0]
 8009194:	f7fa f8de 	bl	8003354 <_sbrk>
 8009198:	1c43      	adds	r3, r0, #1
 800919a:	d102      	bne.n	80091a2 <_sbrk_r+0x1a>
 800919c:	682b      	ldr	r3, [r5, #0]
 800919e:	b103      	cbz	r3, 80091a2 <_sbrk_r+0x1a>
 80091a0:	6023      	str	r3, [r4, #0]
 80091a2:	bd38      	pop	{r3, r4, r5, pc}
 80091a4:	20000af0 	.word	0x20000af0

080091a8 <__assert_func>:
 80091a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091aa:	4614      	mov	r4, r2
 80091ac:	461a      	mov	r2, r3
 80091ae:	4b09      	ldr	r3, [pc, #36]	@ (80091d4 <__assert_func+0x2c>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4605      	mov	r5, r0
 80091b4:	68d8      	ldr	r0, [r3, #12]
 80091b6:	b14c      	cbz	r4, 80091cc <__assert_func+0x24>
 80091b8:	4b07      	ldr	r3, [pc, #28]	@ (80091d8 <__assert_func+0x30>)
 80091ba:	9100      	str	r1, [sp, #0]
 80091bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091c0:	4906      	ldr	r1, [pc, #24]	@ (80091dc <__assert_func+0x34>)
 80091c2:	462b      	mov	r3, r5
 80091c4:	f000 f870 	bl	80092a8 <fiprintf>
 80091c8:	f000 f880 	bl	80092cc <abort>
 80091cc:	4b04      	ldr	r3, [pc, #16]	@ (80091e0 <__assert_func+0x38>)
 80091ce:	461c      	mov	r4, r3
 80091d0:	e7f3      	b.n	80091ba <__assert_func+0x12>
 80091d2:	bf00      	nop
 80091d4:	20000048 	.word	0x20000048
 80091d8:	0800a50d 	.word	0x0800a50d
 80091dc:	0800a51a 	.word	0x0800a51a
 80091e0:	0800a548 	.word	0x0800a548

080091e4 <_calloc_r>:
 80091e4:	b570      	push	{r4, r5, r6, lr}
 80091e6:	fba1 5402 	umull	r5, r4, r1, r2
 80091ea:	b934      	cbnz	r4, 80091fa <_calloc_r+0x16>
 80091ec:	4629      	mov	r1, r5
 80091ee:	f7ff f9a7 	bl	8008540 <_malloc_r>
 80091f2:	4606      	mov	r6, r0
 80091f4:	b928      	cbnz	r0, 8009202 <_calloc_r+0x1e>
 80091f6:	4630      	mov	r0, r6
 80091f8:	bd70      	pop	{r4, r5, r6, pc}
 80091fa:	220c      	movs	r2, #12
 80091fc:	6002      	str	r2, [r0, #0]
 80091fe:	2600      	movs	r6, #0
 8009200:	e7f9      	b.n	80091f6 <_calloc_r+0x12>
 8009202:	462a      	mov	r2, r5
 8009204:	4621      	mov	r1, r4
 8009206:	f7fe fa3e 	bl	8007686 <memset>
 800920a:	e7f4      	b.n	80091f6 <_calloc_r+0x12>

0800920c <__ascii_mbtowc>:
 800920c:	b082      	sub	sp, #8
 800920e:	b901      	cbnz	r1, 8009212 <__ascii_mbtowc+0x6>
 8009210:	a901      	add	r1, sp, #4
 8009212:	b142      	cbz	r2, 8009226 <__ascii_mbtowc+0x1a>
 8009214:	b14b      	cbz	r3, 800922a <__ascii_mbtowc+0x1e>
 8009216:	7813      	ldrb	r3, [r2, #0]
 8009218:	600b      	str	r3, [r1, #0]
 800921a:	7812      	ldrb	r2, [r2, #0]
 800921c:	1e10      	subs	r0, r2, #0
 800921e:	bf18      	it	ne
 8009220:	2001      	movne	r0, #1
 8009222:	b002      	add	sp, #8
 8009224:	4770      	bx	lr
 8009226:	4610      	mov	r0, r2
 8009228:	e7fb      	b.n	8009222 <__ascii_mbtowc+0x16>
 800922a:	f06f 0001 	mvn.w	r0, #1
 800922e:	e7f8      	b.n	8009222 <__ascii_mbtowc+0x16>

08009230 <_realloc_r>:
 8009230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009234:	4607      	mov	r7, r0
 8009236:	4614      	mov	r4, r2
 8009238:	460d      	mov	r5, r1
 800923a:	b921      	cbnz	r1, 8009246 <_realloc_r+0x16>
 800923c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009240:	4611      	mov	r1, r2
 8009242:	f7ff b97d 	b.w	8008540 <_malloc_r>
 8009246:	b92a      	cbnz	r2, 8009254 <_realloc_r+0x24>
 8009248:	f7ff f906 	bl	8008458 <_free_r>
 800924c:	4625      	mov	r5, r4
 800924e:	4628      	mov	r0, r5
 8009250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009254:	f000 f841 	bl	80092da <_malloc_usable_size_r>
 8009258:	4284      	cmp	r4, r0
 800925a:	4606      	mov	r6, r0
 800925c:	d802      	bhi.n	8009264 <_realloc_r+0x34>
 800925e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009262:	d8f4      	bhi.n	800924e <_realloc_r+0x1e>
 8009264:	4621      	mov	r1, r4
 8009266:	4638      	mov	r0, r7
 8009268:	f7ff f96a 	bl	8008540 <_malloc_r>
 800926c:	4680      	mov	r8, r0
 800926e:	b908      	cbnz	r0, 8009274 <_realloc_r+0x44>
 8009270:	4645      	mov	r5, r8
 8009272:	e7ec      	b.n	800924e <_realloc_r+0x1e>
 8009274:	42b4      	cmp	r4, r6
 8009276:	4622      	mov	r2, r4
 8009278:	4629      	mov	r1, r5
 800927a:	bf28      	it	cs
 800927c:	4632      	movcs	r2, r6
 800927e:	f7fe fa82 	bl	8007786 <memcpy>
 8009282:	4629      	mov	r1, r5
 8009284:	4638      	mov	r0, r7
 8009286:	f7ff f8e7 	bl	8008458 <_free_r>
 800928a:	e7f1      	b.n	8009270 <_realloc_r+0x40>

0800928c <__ascii_wctomb>:
 800928c:	4603      	mov	r3, r0
 800928e:	4608      	mov	r0, r1
 8009290:	b141      	cbz	r1, 80092a4 <__ascii_wctomb+0x18>
 8009292:	2aff      	cmp	r2, #255	@ 0xff
 8009294:	d904      	bls.n	80092a0 <__ascii_wctomb+0x14>
 8009296:	228a      	movs	r2, #138	@ 0x8a
 8009298:	601a      	str	r2, [r3, #0]
 800929a:	f04f 30ff 	mov.w	r0, #4294967295
 800929e:	4770      	bx	lr
 80092a0:	700a      	strb	r2, [r1, #0]
 80092a2:	2001      	movs	r0, #1
 80092a4:	4770      	bx	lr
	...

080092a8 <fiprintf>:
 80092a8:	b40e      	push	{r1, r2, r3}
 80092aa:	b503      	push	{r0, r1, lr}
 80092ac:	4601      	mov	r1, r0
 80092ae:	ab03      	add	r3, sp, #12
 80092b0:	4805      	ldr	r0, [pc, #20]	@ (80092c8 <fiprintf+0x20>)
 80092b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80092b6:	6800      	ldr	r0, [r0, #0]
 80092b8:	9301      	str	r3, [sp, #4]
 80092ba:	f000 f83f 	bl	800933c <_vfiprintf_r>
 80092be:	b002      	add	sp, #8
 80092c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80092c4:	b003      	add	sp, #12
 80092c6:	4770      	bx	lr
 80092c8:	20000048 	.word	0x20000048

080092cc <abort>:
 80092cc:	b508      	push	{r3, lr}
 80092ce:	2006      	movs	r0, #6
 80092d0:	f000 fa08 	bl	80096e4 <raise>
 80092d4:	2001      	movs	r0, #1
 80092d6:	f7f9 ffc5 	bl	8003264 <_exit>

080092da <_malloc_usable_size_r>:
 80092da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092de:	1f18      	subs	r0, r3, #4
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	bfbc      	itt	lt
 80092e4:	580b      	ldrlt	r3, [r1, r0]
 80092e6:	18c0      	addlt	r0, r0, r3
 80092e8:	4770      	bx	lr

080092ea <__sfputc_r>:
 80092ea:	6893      	ldr	r3, [r2, #8]
 80092ec:	3b01      	subs	r3, #1
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	b410      	push	{r4}
 80092f2:	6093      	str	r3, [r2, #8]
 80092f4:	da08      	bge.n	8009308 <__sfputc_r+0x1e>
 80092f6:	6994      	ldr	r4, [r2, #24]
 80092f8:	42a3      	cmp	r3, r4
 80092fa:	db01      	blt.n	8009300 <__sfputc_r+0x16>
 80092fc:	290a      	cmp	r1, #10
 80092fe:	d103      	bne.n	8009308 <__sfputc_r+0x1e>
 8009300:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009304:	f000 b932 	b.w	800956c <__swbuf_r>
 8009308:	6813      	ldr	r3, [r2, #0]
 800930a:	1c58      	adds	r0, r3, #1
 800930c:	6010      	str	r0, [r2, #0]
 800930e:	7019      	strb	r1, [r3, #0]
 8009310:	4608      	mov	r0, r1
 8009312:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009316:	4770      	bx	lr

08009318 <__sfputs_r>:
 8009318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800931a:	4606      	mov	r6, r0
 800931c:	460f      	mov	r7, r1
 800931e:	4614      	mov	r4, r2
 8009320:	18d5      	adds	r5, r2, r3
 8009322:	42ac      	cmp	r4, r5
 8009324:	d101      	bne.n	800932a <__sfputs_r+0x12>
 8009326:	2000      	movs	r0, #0
 8009328:	e007      	b.n	800933a <__sfputs_r+0x22>
 800932a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800932e:	463a      	mov	r2, r7
 8009330:	4630      	mov	r0, r6
 8009332:	f7ff ffda 	bl	80092ea <__sfputc_r>
 8009336:	1c43      	adds	r3, r0, #1
 8009338:	d1f3      	bne.n	8009322 <__sfputs_r+0xa>
 800933a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800933c <_vfiprintf_r>:
 800933c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009340:	460d      	mov	r5, r1
 8009342:	b09d      	sub	sp, #116	@ 0x74
 8009344:	4614      	mov	r4, r2
 8009346:	4698      	mov	r8, r3
 8009348:	4606      	mov	r6, r0
 800934a:	b118      	cbz	r0, 8009354 <_vfiprintf_r+0x18>
 800934c:	6a03      	ldr	r3, [r0, #32]
 800934e:	b90b      	cbnz	r3, 8009354 <_vfiprintf_r+0x18>
 8009350:	f7fe f8fe 	bl	8007550 <__sinit>
 8009354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009356:	07d9      	lsls	r1, r3, #31
 8009358:	d405      	bmi.n	8009366 <_vfiprintf_r+0x2a>
 800935a:	89ab      	ldrh	r3, [r5, #12]
 800935c:	059a      	lsls	r2, r3, #22
 800935e:	d402      	bmi.n	8009366 <_vfiprintf_r+0x2a>
 8009360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009362:	f7fe fa0e 	bl	8007782 <__retarget_lock_acquire_recursive>
 8009366:	89ab      	ldrh	r3, [r5, #12]
 8009368:	071b      	lsls	r3, r3, #28
 800936a:	d501      	bpl.n	8009370 <_vfiprintf_r+0x34>
 800936c:	692b      	ldr	r3, [r5, #16]
 800936e:	b99b      	cbnz	r3, 8009398 <_vfiprintf_r+0x5c>
 8009370:	4629      	mov	r1, r5
 8009372:	4630      	mov	r0, r6
 8009374:	f000 f938 	bl	80095e8 <__swsetup_r>
 8009378:	b170      	cbz	r0, 8009398 <_vfiprintf_r+0x5c>
 800937a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800937c:	07dc      	lsls	r4, r3, #31
 800937e:	d504      	bpl.n	800938a <_vfiprintf_r+0x4e>
 8009380:	f04f 30ff 	mov.w	r0, #4294967295
 8009384:	b01d      	add	sp, #116	@ 0x74
 8009386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800938a:	89ab      	ldrh	r3, [r5, #12]
 800938c:	0598      	lsls	r0, r3, #22
 800938e:	d4f7      	bmi.n	8009380 <_vfiprintf_r+0x44>
 8009390:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009392:	f7fe f9f7 	bl	8007784 <__retarget_lock_release_recursive>
 8009396:	e7f3      	b.n	8009380 <_vfiprintf_r+0x44>
 8009398:	2300      	movs	r3, #0
 800939a:	9309      	str	r3, [sp, #36]	@ 0x24
 800939c:	2320      	movs	r3, #32
 800939e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80093a6:	2330      	movs	r3, #48	@ 0x30
 80093a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009558 <_vfiprintf_r+0x21c>
 80093ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093b0:	f04f 0901 	mov.w	r9, #1
 80093b4:	4623      	mov	r3, r4
 80093b6:	469a      	mov	sl, r3
 80093b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093bc:	b10a      	cbz	r2, 80093c2 <_vfiprintf_r+0x86>
 80093be:	2a25      	cmp	r2, #37	@ 0x25
 80093c0:	d1f9      	bne.n	80093b6 <_vfiprintf_r+0x7a>
 80093c2:	ebba 0b04 	subs.w	fp, sl, r4
 80093c6:	d00b      	beq.n	80093e0 <_vfiprintf_r+0xa4>
 80093c8:	465b      	mov	r3, fp
 80093ca:	4622      	mov	r2, r4
 80093cc:	4629      	mov	r1, r5
 80093ce:	4630      	mov	r0, r6
 80093d0:	f7ff ffa2 	bl	8009318 <__sfputs_r>
 80093d4:	3001      	adds	r0, #1
 80093d6:	f000 80a7 	beq.w	8009528 <_vfiprintf_r+0x1ec>
 80093da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093dc:	445a      	add	r2, fp
 80093de:	9209      	str	r2, [sp, #36]	@ 0x24
 80093e0:	f89a 3000 	ldrb.w	r3, [sl]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	f000 809f 	beq.w	8009528 <_vfiprintf_r+0x1ec>
 80093ea:	2300      	movs	r3, #0
 80093ec:	f04f 32ff 	mov.w	r2, #4294967295
 80093f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093f4:	f10a 0a01 	add.w	sl, sl, #1
 80093f8:	9304      	str	r3, [sp, #16]
 80093fa:	9307      	str	r3, [sp, #28]
 80093fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009400:	931a      	str	r3, [sp, #104]	@ 0x68
 8009402:	4654      	mov	r4, sl
 8009404:	2205      	movs	r2, #5
 8009406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800940a:	4853      	ldr	r0, [pc, #332]	@ (8009558 <_vfiprintf_r+0x21c>)
 800940c:	f7f6 fee0 	bl	80001d0 <memchr>
 8009410:	9a04      	ldr	r2, [sp, #16]
 8009412:	b9d8      	cbnz	r0, 800944c <_vfiprintf_r+0x110>
 8009414:	06d1      	lsls	r1, r2, #27
 8009416:	bf44      	itt	mi
 8009418:	2320      	movmi	r3, #32
 800941a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800941e:	0713      	lsls	r3, r2, #28
 8009420:	bf44      	itt	mi
 8009422:	232b      	movmi	r3, #43	@ 0x2b
 8009424:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009428:	f89a 3000 	ldrb.w	r3, [sl]
 800942c:	2b2a      	cmp	r3, #42	@ 0x2a
 800942e:	d015      	beq.n	800945c <_vfiprintf_r+0x120>
 8009430:	9a07      	ldr	r2, [sp, #28]
 8009432:	4654      	mov	r4, sl
 8009434:	2000      	movs	r0, #0
 8009436:	f04f 0c0a 	mov.w	ip, #10
 800943a:	4621      	mov	r1, r4
 800943c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009440:	3b30      	subs	r3, #48	@ 0x30
 8009442:	2b09      	cmp	r3, #9
 8009444:	d94b      	bls.n	80094de <_vfiprintf_r+0x1a2>
 8009446:	b1b0      	cbz	r0, 8009476 <_vfiprintf_r+0x13a>
 8009448:	9207      	str	r2, [sp, #28]
 800944a:	e014      	b.n	8009476 <_vfiprintf_r+0x13a>
 800944c:	eba0 0308 	sub.w	r3, r0, r8
 8009450:	fa09 f303 	lsl.w	r3, r9, r3
 8009454:	4313      	orrs	r3, r2
 8009456:	9304      	str	r3, [sp, #16]
 8009458:	46a2      	mov	sl, r4
 800945a:	e7d2      	b.n	8009402 <_vfiprintf_r+0xc6>
 800945c:	9b03      	ldr	r3, [sp, #12]
 800945e:	1d19      	adds	r1, r3, #4
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	9103      	str	r1, [sp, #12]
 8009464:	2b00      	cmp	r3, #0
 8009466:	bfbb      	ittet	lt
 8009468:	425b      	neglt	r3, r3
 800946a:	f042 0202 	orrlt.w	r2, r2, #2
 800946e:	9307      	strge	r3, [sp, #28]
 8009470:	9307      	strlt	r3, [sp, #28]
 8009472:	bfb8      	it	lt
 8009474:	9204      	strlt	r2, [sp, #16]
 8009476:	7823      	ldrb	r3, [r4, #0]
 8009478:	2b2e      	cmp	r3, #46	@ 0x2e
 800947a:	d10a      	bne.n	8009492 <_vfiprintf_r+0x156>
 800947c:	7863      	ldrb	r3, [r4, #1]
 800947e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009480:	d132      	bne.n	80094e8 <_vfiprintf_r+0x1ac>
 8009482:	9b03      	ldr	r3, [sp, #12]
 8009484:	1d1a      	adds	r2, r3, #4
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	9203      	str	r2, [sp, #12]
 800948a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800948e:	3402      	adds	r4, #2
 8009490:	9305      	str	r3, [sp, #20]
 8009492:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009568 <_vfiprintf_r+0x22c>
 8009496:	7821      	ldrb	r1, [r4, #0]
 8009498:	2203      	movs	r2, #3
 800949a:	4650      	mov	r0, sl
 800949c:	f7f6 fe98 	bl	80001d0 <memchr>
 80094a0:	b138      	cbz	r0, 80094b2 <_vfiprintf_r+0x176>
 80094a2:	9b04      	ldr	r3, [sp, #16]
 80094a4:	eba0 000a 	sub.w	r0, r0, sl
 80094a8:	2240      	movs	r2, #64	@ 0x40
 80094aa:	4082      	lsls	r2, r0
 80094ac:	4313      	orrs	r3, r2
 80094ae:	3401      	adds	r4, #1
 80094b0:	9304      	str	r3, [sp, #16]
 80094b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094b6:	4829      	ldr	r0, [pc, #164]	@ (800955c <_vfiprintf_r+0x220>)
 80094b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094bc:	2206      	movs	r2, #6
 80094be:	f7f6 fe87 	bl	80001d0 <memchr>
 80094c2:	2800      	cmp	r0, #0
 80094c4:	d03f      	beq.n	8009546 <_vfiprintf_r+0x20a>
 80094c6:	4b26      	ldr	r3, [pc, #152]	@ (8009560 <_vfiprintf_r+0x224>)
 80094c8:	bb1b      	cbnz	r3, 8009512 <_vfiprintf_r+0x1d6>
 80094ca:	9b03      	ldr	r3, [sp, #12]
 80094cc:	3307      	adds	r3, #7
 80094ce:	f023 0307 	bic.w	r3, r3, #7
 80094d2:	3308      	adds	r3, #8
 80094d4:	9303      	str	r3, [sp, #12]
 80094d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094d8:	443b      	add	r3, r7
 80094da:	9309      	str	r3, [sp, #36]	@ 0x24
 80094dc:	e76a      	b.n	80093b4 <_vfiprintf_r+0x78>
 80094de:	fb0c 3202 	mla	r2, ip, r2, r3
 80094e2:	460c      	mov	r4, r1
 80094e4:	2001      	movs	r0, #1
 80094e6:	e7a8      	b.n	800943a <_vfiprintf_r+0xfe>
 80094e8:	2300      	movs	r3, #0
 80094ea:	3401      	adds	r4, #1
 80094ec:	9305      	str	r3, [sp, #20]
 80094ee:	4619      	mov	r1, r3
 80094f0:	f04f 0c0a 	mov.w	ip, #10
 80094f4:	4620      	mov	r0, r4
 80094f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094fa:	3a30      	subs	r2, #48	@ 0x30
 80094fc:	2a09      	cmp	r2, #9
 80094fe:	d903      	bls.n	8009508 <_vfiprintf_r+0x1cc>
 8009500:	2b00      	cmp	r3, #0
 8009502:	d0c6      	beq.n	8009492 <_vfiprintf_r+0x156>
 8009504:	9105      	str	r1, [sp, #20]
 8009506:	e7c4      	b.n	8009492 <_vfiprintf_r+0x156>
 8009508:	fb0c 2101 	mla	r1, ip, r1, r2
 800950c:	4604      	mov	r4, r0
 800950e:	2301      	movs	r3, #1
 8009510:	e7f0      	b.n	80094f4 <_vfiprintf_r+0x1b8>
 8009512:	ab03      	add	r3, sp, #12
 8009514:	9300      	str	r3, [sp, #0]
 8009516:	462a      	mov	r2, r5
 8009518:	4b12      	ldr	r3, [pc, #72]	@ (8009564 <_vfiprintf_r+0x228>)
 800951a:	a904      	add	r1, sp, #16
 800951c:	4630      	mov	r0, r6
 800951e:	f7fd fbd5 	bl	8006ccc <_printf_float>
 8009522:	4607      	mov	r7, r0
 8009524:	1c78      	adds	r0, r7, #1
 8009526:	d1d6      	bne.n	80094d6 <_vfiprintf_r+0x19a>
 8009528:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800952a:	07d9      	lsls	r1, r3, #31
 800952c:	d405      	bmi.n	800953a <_vfiprintf_r+0x1fe>
 800952e:	89ab      	ldrh	r3, [r5, #12]
 8009530:	059a      	lsls	r2, r3, #22
 8009532:	d402      	bmi.n	800953a <_vfiprintf_r+0x1fe>
 8009534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009536:	f7fe f925 	bl	8007784 <__retarget_lock_release_recursive>
 800953a:	89ab      	ldrh	r3, [r5, #12]
 800953c:	065b      	lsls	r3, r3, #25
 800953e:	f53f af1f 	bmi.w	8009380 <_vfiprintf_r+0x44>
 8009542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009544:	e71e      	b.n	8009384 <_vfiprintf_r+0x48>
 8009546:	ab03      	add	r3, sp, #12
 8009548:	9300      	str	r3, [sp, #0]
 800954a:	462a      	mov	r2, r5
 800954c:	4b05      	ldr	r3, [pc, #20]	@ (8009564 <_vfiprintf_r+0x228>)
 800954e:	a904      	add	r1, sp, #16
 8009550:	4630      	mov	r0, r6
 8009552:	f7fd fe53 	bl	80071fc <_printf_i>
 8009556:	e7e4      	b.n	8009522 <_vfiprintf_r+0x1e6>
 8009558:	0800a4f2 	.word	0x0800a4f2
 800955c:	0800a4fc 	.word	0x0800a4fc
 8009560:	08006ccd 	.word	0x08006ccd
 8009564:	08009319 	.word	0x08009319
 8009568:	0800a4f8 	.word	0x0800a4f8

0800956c <__swbuf_r>:
 800956c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800956e:	460e      	mov	r6, r1
 8009570:	4614      	mov	r4, r2
 8009572:	4605      	mov	r5, r0
 8009574:	b118      	cbz	r0, 800957e <__swbuf_r+0x12>
 8009576:	6a03      	ldr	r3, [r0, #32]
 8009578:	b90b      	cbnz	r3, 800957e <__swbuf_r+0x12>
 800957a:	f7fd ffe9 	bl	8007550 <__sinit>
 800957e:	69a3      	ldr	r3, [r4, #24]
 8009580:	60a3      	str	r3, [r4, #8]
 8009582:	89a3      	ldrh	r3, [r4, #12]
 8009584:	071a      	lsls	r2, r3, #28
 8009586:	d501      	bpl.n	800958c <__swbuf_r+0x20>
 8009588:	6923      	ldr	r3, [r4, #16]
 800958a:	b943      	cbnz	r3, 800959e <__swbuf_r+0x32>
 800958c:	4621      	mov	r1, r4
 800958e:	4628      	mov	r0, r5
 8009590:	f000 f82a 	bl	80095e8 <__swsetup_r>
 8009594:	b118      	cbz	r0, 800959e <__swbuf_r+0x32>
 8009596:	f04f 37ff 	mov.w	r7, #4294967295
 800959a:	4638      	mov	r0, r7
 800959c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800959e:	6823      	ldr	r3, [r4, #0]
 80095a0:	6922      	ldr	r2, [r4, #16]
 80095a2:	1a98      	subs	r0, r3, r2
 80095a4:	6963      	ldr	r3, [r4, #20]
 80095a6:	b2f6      	uxtb	r6, r6
 80095a8:	4283      	cmp	r3, r0
 80095aa:	4637      	mov	r7, r6
 80095ac:	dc05      	bgt.n	80095ba <__swbuf_r+0x4e>
 80095ae:	4621      	mov	r1, r4
 80095b0:	4628      	mov	r0, r5
 80095b2:	f7ff fda7 	bl	8009104 <_fflush_r>
 80095b6:	2800      	cmp	r0, #0
 80095b8:	d1ed      	bne.n	8009596 <__swbuf_r+0x2a>
 80095ba:	68a3      	ldr	r3, [r4, #8]
 80095bc:	3b01      	subs	r3, #1
 80095be:	60a3      	str	r3, [r4, #8]
 80095c0:	6823      	ldr	r3, [r4, #0]
 80095c2:	1c5a      	adds	r2, r3, #1
 80095c4:	6022      	str	r2, [r4, #0]
 80095c6:	701e      	strb	r6, [r3, #0]
 80095c8:	6962      	ldr	r2, [r4, #20]
 80095ca:	1c43      	adds	r3, r0, #1
 80095cc:	429a      	cmp	r2, r3
 80095ce:	d004      	beq.n	80095da <__swbuf_r+0x6e>
 80095d0:	89a3      	ldrh	r3, [r4, #12]
 80095d2:	07db      	lsls	r3, r3, #31
 80095d4:	d5e1      	bpl.n	800959a <__swbuf_r+0x2e>
 80095d6:	2e0a      	cmp	r6, #10
 80095d8:	d1df      	bne.n	800959a <__swbuf_r+0x2e>
 80095da:	4621      	mov	r1, r4
 80095dc:	4628      	mov	r0, r5
 80095de:	f7ff fd91 	bl	8009104 <_fflush_r>
 80095e2:	2800      	cmp	r0, #0
 80095e4:	d0d9      	beq.n	800959a <__swbuf_r+0x2e>
 80095e6:	e7d6      	b.n	8009596 <__swbuf_r+0x2a>

080095e8 <__swsetup_r>:
 80095e8:	b538      	push	{r3, r4, r5, lr}
 80095ea:	4b29      	ldr	r3, [pc, #164]	@ (8009690 <__swsetup_r+0xa8>)
 80095ec:	4605      	mov	r5, r0
 80095ee:	6818      	ldr	r0, [r3, #0]
 80095f0:	460c      	mov	r4, r1
 80095f2:	b118      	cbz	r0, 80095fc <__swsetup_r+0x14>
 80095f4:	6a03      	ldr	r3, [r0, #32]
 80095f6:	b90b      	cbnz	r3, 80095fc <__swsetup_r+0x14>
 80095f8:	f7fd ffaa 	bl	8007550 <__sinit>
 80095fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009600:	0719      	lsls	r1, r3, #28
 8009602:	d422      	bmi.n	800964a <__swsetup_r+0x62>
 8009604:	06da      	lsls	r2, r3, #27
 8009606:	d407      	bmi.n	8009618 <__swsetup_r+0x30>
 8009608:	2209      	movs	r2, #9
 800960a:	602a      	str	r2, [r5, #0]
 800960c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009610:	81a3      	strh	r3, [r4, #12]
 8009612:	f04f 30ff 	mov.w	r0, #4294967295
 8009616:	e033      	b.n	8009680 <__swsetup_r+0x98>
 8009618:	0758      	lsls	r0, r3, #29
 800961a:	d512      	bpl.n	8009642 <__swsetup_r+0x5a>
 800961c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800961e:	b141      	cbz	r1, 8009632 <__swsetup_r+0x4a>
 8009620:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009624:	4299      	cmp	r1, r3
 8009626:	d002      	beq.n	800962e <__swsetup_r+0x46>
 8009628:	4628      	mov	r0, r5
 800962a:	f7fe ff15 	bl	8008458 <_free_r>
 800962e:	2300      	movs	r3, #0
 8009630:	6363      	str	r3, [r4, #52]	@ 0x34
 8009632:	89a3      	ldrh	r3, [r4, #12]
 8009634:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009638:	81a3      	strh	r3, [r4, #12]
 800963a:	2300      	movs	r3, #0
 800963c:	6063      	str	r3, [r4, #4]
 800963e:	6923      	ldr	r3, [r4, #16]
 8009640:	6023      	str	r3, [r4, #0]
 8009642:	89a3      	ldrh	r3, [r4, #12]
 8009644:	f043 0308 	orr.w	r3, r3, #8
 8009648:	81a3      	strh	r3, [r4, #12]
 800964a:	6923      	ldr	r3, [r4, #16]
 800964c:	b94b      	cbnz	r3, 8009662 <__swsetup_r+0x7a>
 800964e:	89a3      	ldrh	r3, [r4, #12]
 8009650:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009658:	d003      	beq.n	8009662 <__swsetup_r+0x7a>
 800965a:	4621      	mov	r1, r4
 800965c:	4628      	mov	r0, r5
 800965e:	f000 f883 	bl	8009768 <__smakebuf_r>
 8009662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009666:	f013 0201 	ands.w	r2, r3, #1
 800966a:	d00a      	beq.n	8009682 <__swsetup_r+0x9a>
 800966c:	2200      	movs	r2, #0
 800966e:	60a2      	str	r2, [r4, #8]
 8009670:	6962      	ldr	r2, [r4, #20]
 8009672:	4252      	negs	r2, r2
 8009674:	61a2      	str	r2, [r4, #24]
 8009676:	6922      	ldr	r2, [r4, #16]
 8009678:	b942      	cbnz	r2, 800968c <__swsetup_r+0xa4>
 800967a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800967e:	d1c5      	bne.n	800960c <__swsetup_r+0x24>
 8009680:	bd38      	pop	{r3, r4, r5, pc}
 8009682:	0799      	lsls	r1, r3, #30
 8009684:	bf58      	it	pl
 8009686:	6962      	ldrpl	r2, [r4, #20]
 8009688:	60a2      	str	r2, [r4, #8]
 800968a:	e7f4      	b.n	8009676 <__swsetup_r+0x8e>
 800968c:	2000      	movs	r0, #0
 800968e:	e7f7      	b.n	8009680 <__swsetup_r+0x98>
 8009690:	20000048 	.word	0x20000048

08009694 <_raise_r>:
 8009694:	291f      	cmp	r1, #31
 8009696:	b538      	push	{r3, r4, r5, lr}
 8009698:	4605      	mov	r5, r0
 800969a:	460c      	mov	r4, r1
 800969c:	d904      	bls.n	80096a8 <_raise_r+0x14>
 800969e:	2316      	movs	r3, #22
 80096a0:	6003      	str	r3, [r0, #0]
 80096a2:	f04f 30ff 	mov.w	r0, #4294967295
 80096a6:	bd38      	pop	{r3, r4, r5, pc}
 80096a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80096aa:	b112      	cbz	r2, 80096b2 <_raise_r+0x1e>
 80096ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80096b0:	b94b      	cbnz	r3, 80096c6 <_raise_r+0x32>
 80096b2:	4628      	mov	r0, r5
 80096b4:	f000 f830 	bl	8009718 <_getpid_r>
 80096b8:	4622      	mov	r2, r4
 80096ba:	4601      	mov	r1, r0
 80096bc:	4628      	mov	r0, r5
 80096be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096c2:	f000 b817 	b.w	80096f4 <_kill_r>
 80096c6:	2b01      	cmp	r3, #1
 80096c8:	d00a      	beq.n	80096e0 <_raise_r+0x4c>
 80096ca:	1c59      	adds	r1, r3, #1
 80096cc:	d103      	bne.n	80096d6 <_raise_r+0x42>
 80096ce:	2316      	movs	r3, #22
 80096d0:	6003      	str	r3, [r0, #0]
 80096d2:	2001      	movs	r0, #1
 80096d4:	e7e7      	b.n	80096a6 <_raise_r+0x12>
 80096d6:	2100      	movs	r1, #0
 80096d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80096dc:	4620      	mov	r0, r4
 80096de:	4798      	blx	r3
 80096e0:	2000      	movs	r0, #0
 80096e2:	e7e0      	b.n	80096a6 <_raise_r+0x12>

080096e4 <raise>:
 80096e4:	4b02      	ldr	r3, [pc, #8]	@ (80096f0 <raise+0xc>)
 80096e6:	4601      	mov	r1, r0
 80096e8:	6818      	ldr	r0, [r3, #0]
 80096ea:	f7ff bfd3 	b.w	8009694 <_raise_r>
 80096ee:	bf00      	nop
 80096f0:	20000048 	.word	0x20000048

080096f4 <_kill_r>:
 80096f4:	b538      	push	{r3, r4, r5, lr}
 80096f6:	4d07      	ldr	r5, [pc, #28]	@ (8009714 <_kill_r+0x20>)
 80096f8:	2300      	movs	r3, #0
 80096fa:	4604      	mov	r4, r0
 80096fc:	4608      	mov	r0, r1
 80096fe:	4611      	mov	r1, r2
 8009700:	602b      	str	r3, [r5, #0]
 8009702:	f7f9 fd9f 	bl	8003244 <_kill>
 8009706:	1c43      	adds	r3, r0, #1
 8009708:	d102      	bne.n	8009710 <_kill_r+0x1c>
 800970a:	682b      	ldr	r3, [r5, #0]
 800970c:	b103      	cbz	r3, 8009710 <_kill_r+0x1c>
 800970e:	6023      	str	r3, [r4, #0]
 8009710:	bd38      	pop	{r3, r4, r5, pc}
 8009712:	bf00      	nop
 8009714:	20000af0 	.word	0x20000af0

08009718 <_getpid_r>:
 8009718:	f7f9 bd8c 	b.w	8003234 <_getpid>

0800971c <__swhatbuf_r>:
 800971c:	b570      	push	{r4, r5, r6, lr}
 800971e:	460c      	mov	r4, r1
 8009720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009724:	2900      	cmp	r1, #0
 8009726:	b096      	sub	sp, #88	@ 0x58
 8009728:	4615      	mov	r5, r2
 800972a:	461e      	mov	r6, r3
 800972c:	da0d      	bge.n	800974a <__swhatbuf_r+0x2e>
 800972e:	89a3      	ldrh	r3, [r4, #12]
 8009730:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009734:	f04f 0100 	mov.w	r1, #0
 8009738:	bf14      	ite	ne
 800973a:	2340      	movne	r3, #64	@ 0x40
 800973c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009740:	2000      	movs	r0, #0
 8009742:	6031      	str	r1, [r6, #0]
 8009744:	602b      	str	r3, [r5, #0]
 8009746:	b016      	add	sp, #88	@ 0x58
 8009748:	bd70      	pop	{r4, r5, r6, pc}
 800974a:	466a      	mov	r2, sp
 800974c:	f000 f848 	bl	80097e0 <_fstat_r>
 8009750:	2800      	cmp	r0, #0
 8009752:	dbec      	blt.n	800972e <__swhatbuf_r+0x12>
 8009754:	9901      	ldr	r1, [sp, #4]
 8009756:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800975a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800975e:	4259      	negs	r1, r3
 8009760:	4159      	adcs	r1, r3
 8009762:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009766:	e7eb      	b.n	8009740 <__swhatbuf_r+0x24>

08009768 <__smakebuf_r>:
 8009768:	898b      	ldrh	r3, [r1, #12]
 800976a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800976c:	079d      	lsls	r5, r3, #30
 800976e:	4606      	mov	r6, r0
 8009770:	460c      	mov	r4, r1
 8009772:	d507      	bpl.n	8009784 <__smakebuf_r+0x1c>
 8009774:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009778:	6023      	str	r3, [r4, #0]
 800977a:	6123      	str	r3, [r4, #16]
 800977c:	2301      	movs	r3, #1
 800977e:	6163      	str	r3, [r4, #20]
 8009780:	b003      	add	sp, #12
 8009782:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009784:	ab01      	add	r3, sp, #4
 8009786:	466a      	mov	r2, sp
 8009788:	f7ff ffc8 	bl	800971c <__swhatbuf_r>
 800978c:	9f00      	ldr	r7, [sp, #0]
 800978e:	4605      	mov	r5, r0
 8009790:	4639      	mov	r1, r7
 8009792:	4630      	mov	r0, r6
 8009794:	f7fe fed4 	bl	8008540 <_malloc_r>
 8009798:	b948      	cbnz	r0, 80097ae <__smakebuf_r+0x46>
 800979a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800979e:	059a      	lsls	r2, r3, #22
 80097a0:	d4ee      	bmi.n	8009780 <__smakebuf_r+0x18>
 80097a2:	f023 0303 	bic.w	r3, r3, #3
 80097a6:	f043 0302 	orr.w	r3, r3, #2
 80097aa:	81a3      	strh	r3, [r4, #12]
 80097ac:	e7e2      	b.n	8009774 <__smakebuf_r+0xc>
 80097ae:	89a3      	ldrh	r3, [r4, #12]
 80097b0:	6020      	str	r0, [r4, #0]
 80097b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097b6:	81a3      	strh	r3, [r4, #12]
 80097b8:	9b01      	ldr	r3, [sp, #4]
 80097ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80097be:	b15b      	cbz	r3, 80097d8 <__smakebuf_r+0x70>
 80097c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097c4:	4630      	mov	r0, r6
 80097c6:	f000 f81d 	bl	8009804 <_isatty_r>
 80097ca:	b128      	cbz	r0, 80097d8 <__smakebuf_r+0x70>
 80097cc:	89a3      	ldrh	r3, [r4, #12]
 80097ce:	f023 0303 	bic.w	r3, r3, #3
 80097d2:	f043 0301 	orr.w	r3, r3, #1
 80097d6:	81a3      	strh	r3, [r4, #12]
 80097d8:	89a3      	ldrh	r3, [r4, #12]
 80097da:	431d      	orrs	r5, r3
 80097dc:	81a5      	strh	r5, [r4, #12]
 80097de:	e7cf      	b.n	8009780 <__smakebuf_r+0x18>

080097e0 <_fstat_r>:
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	4d07      	ldr	r5, [pc, #28]	@ (8009800 <_fstat_r+0x20>)
 80097e4:	2300      	movs	r3, #0
 80097e6:	4604      	mov	r4, r0
 80097e8:	4608      	mov	r0, r1
 80097ea:	4611      	mov	r1, r2
 80097ec:	602b      	str	r3, [r5, #0]
 80097ee:	f7f9 fd89 	bl	8003304 <_fstat>
 80097f2:	1c43      	adds	r3, r0, #1
 80097f4:	d102      	bne.n	80097fc <_fstat_r+0x1c>
 80097f6:	682b      	ldr	r3, [r5, #0]
 80097f8:	b103      	cbz	r3, 80097fc <_fstat_r+0x1c>
 80097fa:	6023      	str	r3, [r4, #0]
 80097fc:	bd38      	pop	{r3, r4, r5, pc}
 80097fe:	bf00      	nop
 8009800:	20000af0 	.word	0x20000af0

08009804 <_isatty_r>:
 8009804:	b538      	push	{r3, r4, r5, lr}
 8009806:	4d06      	ldr	r5, [pc, #24]	@ (8009820 <_isatty_r+0x1c>)
 8009808:	2300      	movs	r3, #0
 800980a:	4604      	mov	r4, r0
 800980c:	4608      	mov	r0, r1
 800980e:	602b      	str	r3, [r5, #0]
 8009810:	f7f9 fd88 	bl	8003324 <_isatty>
 8009814:	1c43      	adds	r3, r0, #1
 8009816:	d102      	bne.n	800981e <_isatty_r+0x1a>
 8009818:	682b      	ldr	r3, [r5, #0]
 800981a:	b103      	cbz	r3, 800981e <_isatty_r+0x1a>
 800981c:	6023      	str	r3, [r4, #0]
 800981e:	bd38      	pop	{r3, r4, r5, pc}
 8009820:	20000af0 	.word	0x20000af0

08009824 <_init>:
 8009824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009826:	bf00      	nop
 8009828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800982a:	bc08      	pop	{r3}
 800982c:	469e      	mov	lr, r3
 800982e:	4770      	bx	lr

08009830 <_fini>:
 8009830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009832:	bf00      	nop
 8009834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009836:	bc08      	pop	{r3}
 8009838:	469e      	mov	lr, r3
 800983a:	4770      	bx	lr
