<stg><name>pgconv64_1bit</name>


<trans_list>

<trans id="3060" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="2" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="24" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %stride_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %stride)

]]></Node>
<StgValue><ssdm name="stride_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="4">
<![CDATA[
:1  %trunc_ln500 = trunc i4 %stride_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln500"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln500 = icmp eq i2 %trunc_ln500, 1

]]></Node>
<StgValue><ssdm name="icmp_ln500"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  %select_ln500 = select i1 %icmp_ln500, i3 -1, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln500"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %bn_weights_V_addr = getelementptr [4 x i11]* %bn_weights_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bn_bias_V_addr = getelementptr [4 x i11]* %bn_bias_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %relu_shiftx_V_addr = getelementptr [2 x i11]* %relu_shiftx_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %relu_shifty_V_addr = getelementptr [2 x i11]* %relu_shifty_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %relu_weights_V_addr = getelementptr [2 x i11]* %relu_weights_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %bn_weights_V71_addr = getelementptr [4 x i11]* %bn_weights_V71, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V71_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bn_bias_V102_addr = getelementptr [4 x i11]* %bn_bias_V102, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V102_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %relu_shiftx_V133_add = getelementptr [2 x i11]* %relu_shiftx_V133, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V133_add"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %relu_shifty_V164_add = getelementptr [2 x i11]* %relu_shifty_V164, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V164_add"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %relu_weights_V195_ad = getelementptr [2 x i11]* %relu_weights_V195, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V195_ad"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %bn_weights_V72_addr = getelementptr [4 x i11]* %bn_weights_V72, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V72_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bn_bias_V103_addr = getelementptr [4 x i11]* %bn_bias_V103, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V103_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %relu_shiftx_V134_add = getelementptr [2 x i11]* %relu_shiftx_V134, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V134_add"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %relu_shifty_V165_add = getelementptr [2 x i11]* %relu_shifty_V165, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V165_add"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %relu_weights_V196_ad = getelementptr [2 x i11]* %relu_weights_V196, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V196_ad"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %bn_weights_V73_addr = getelementptr [4 x i11]* %bn_weights_V73, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V73_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %bn_bias_V104_addr = getelementptr [4 x i11]* %bn_bias_V104, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V104_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %relu_shiftx_V135_add = getelementptr [2 x i11]* %relu_shiftx_V135, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V135_add"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %relu_shifty_V166_add = getelementptr [2 x i11]* %relu_shifty_V166, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V166_add"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %relu_weights_V197_ad = getelementptr [2 x i11]* %relu_weights_V197, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V197_ad"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %bn_weights_V74_addr = getelementptr [4 x i11]* %bn_weights_V74, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V74_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %bn_bias_V105_addr = getelementptr [4 x i11]* %bn_bias_V105, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V105_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %relu_shiftx_V136_add = getelementptr [2 x i11]* %relu_shiftx_V136, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V136_add"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %relu_shifty_V167_add = getelementptr [2 x i11]* %relu_shifty_V167, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V167_add"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %relu_weights_V198_ad = getelementptr [2 x i11]* %relu_weights_V198, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V198_ad"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %bn_weights_V75_addr = getelementptr [4 x i11]* %bn_weights_V75, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V75_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %bn_bias_V106_addr = getelementptr [4 x i11]* %bn_bias_V106, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V106_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %relu_shiftx_V137_add = getelementptr [2 x i11]* %relu_shiftx_V137, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V137_add"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %relu_shifty_V168_add = getelementptr [2 x i11]* %relu_shifty_V168, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V168_add"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %relu_weights_V199_ad = getelementptr [2 x i11]* %relu_weights_V199, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V199_ad"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %bn_weights_V76_addr = getelementptr [4 x i11]* %bn_weights_V76, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V76_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %bn_bias_V107_addr = getelementptr [4 x i11]* %bn_bias_V107, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V107_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %relu_shiftx_V138_add = getelementptr [2 x i11]* %relu_shiftx_V138, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V138_add"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %relu_shifty_V169_add = getelementptr [2 x i11]* %relu_shifty_V169, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V169_add"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %relu_weights_V200_ad = getelementptr [2 x i11]* %relu_weights_V200, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V200_ad"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %bn_weights_V77_addr = getelementptr [4 x i11]* %bn_weights_V77, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V77_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %bn_bias_V108_addr = getelementptr [4 x i11]* %bn_bias_V108, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V108_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %relu_shiftx_V139_add = getelementptr [2 x i11]* %relu_shiftx_V139, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V139_add"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %relu_shifty_V170_add = getelementptr [2 x i11]* %relu_shifty_V170, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V170_add"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %relu_weights_V201_ad = getelementptr [2 x i11]* %relu_weights_V201, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V201_ad"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %bn_weights_V78_addr = getelementptr [4 x i11]* %bn_weights_V78, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V78_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %bn_bias_V109_addr = getelementptr [4 x i11]* %bn_bias_V109, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V109_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %relu_shiftx_V140_add = getelementptr [2 x i11]* %relu_shiftx_V140, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V140_add"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %relu_shifty_V171_add = getelementptr [2 x i11]* %relu_shifty_V171, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V171_add"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %relu_weights_V202_ad = getelementptr [2 x i11]* %relu_weights_V202, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V202_ad"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %bn_weights_V79_addr = getelementptr [4 x i11]* %bn_weights_V79, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V79_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %bn_bias_V110_addr = getelementptr [4 x i11]* %bn_bias_V110, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V110_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %relu_shiftx_V141_add = getelementptr [2 x i11]* %relu_shiftx_V141, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V141_add"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %relu_shifty_V172_add = getelementptr [2 x i11]* %relu_shifty_V172, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V172_add"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %relu_weights_V203_ad = getelementptr [2 x i11]* %relu_weights_V203, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V203_ad"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %bn_weights_V80_addr = getelementptr [4 x i11]* %bn_weights_V80, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V80_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %bn_bias_V111_addr = getelementptr [4 x i11]* %bn_bias_V111, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V111_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %relu_shiftx_V142_add = getelementptr [2 x i11]* %relu_shiftx_V142, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V142_add"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %relu_shifty_V173_add = getelementptr [2 x i11]* %relu_shifty_V173, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V173_add"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %relu_weights_V204_ad = getelementptr [2 x i11]* %relu_weights_V204, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V204_ad"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %bn_weights_V81_addr = getelementptr [4 x i11]* %bn_weights_V81, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V81_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %bn_bias_V112_addr = getelementptr [4 x i11]* %bn_bias_V112, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V112_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %relu_shiftx_V143_add = getelementptr [2 x i11]* %relu_shiftx_V143, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V143_add"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %relu_shifty_V174_add = getelementptr [2 x i11]* %relu_shifty_V174, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V174_add"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %relu_weights_V205_ad = getelementptr [2 x i11]* %relu_weights_V205, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V205_ad"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %bn_weights_V82_addr = getelementptr [4 x i11]* %bn_weights_V82, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V82_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %bn_bias_V113_addr = getelementptr [4 x i11]* %bn_bias_V113, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V113_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %relu_shiftx_V144_add = getelementptr [2 x i11]* %relu_shiftx_V144, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V144_add"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %relu_shifty_V175_add = getelementptr [2 x i11]* %relu_shifty_V175, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V175_add"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %relu_weights_V206_ad = getelementptr [2 x i11]* %relu_weights_V206, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V206_ad"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %bn_weights_V83_addr = getelementptr [4 x i11]* %bn_weights_V83, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V83_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %bn_bias_V114_addr = getelementptr [4 x i11]* %bn_bias_V114, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V114_addr"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %relu_shiftx_V145_add = getelementptr [2 x i11]* %relu_shiftx_V145, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V145_add"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %relu_shifty_V176_add = getelementptr [2 x i11]* %relu_shifty_V176, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V176_add"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %relu_weights_V207_ad = getelementptr [2 x i11]* %relu_weights_V207, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V207_ad"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %bn_weights_V84_addr = getelementptr [4 x i11]* %bn_weights_V84, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V84_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %bn_bias_V115_addr = getelementptr [4 x i11]* %bn_bias_V115, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V115_addr"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %relu_shiftx_V146_add = getelementptr [2 x i11]* %relu_shiftx_V146, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V146_add"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %relu_shifty_V177_add = getelementptr [2 x i11]* %relu_shifty_V177, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V177_add"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %relu_weights_V208_ad = getelementptr [2 x i11]* %relu_weights_V208, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V208_ad"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %bn_weights_V85_addr = getelementptr [4 x i11]* %bn_weights_V85, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V85_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %bn_bias_V116_addr = getelementptr [4 x i11]* %bn_bias_V116, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V116_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %relu_shiftx_V147_add = getelementptr [2 x i11]* %relu_shiftx_V147, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V147_add"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %relu_shifty_V178_add = getelementptr [2 x i11]* %relu_shifty_V178, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V178_add"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %relu_weights_V209_ad = getelementptr [2 x i11]* %relu_weights_V209, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V209_ad"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %bn_weights_V86_addr = getelementptr [4 x i11]* %bn_weights_V86, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V86_addr"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %bn_bias_V117_addr = getelementptr [4 x i11]* %bn_bias_V117, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V117_addr"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %relu_shiftx_V148_add = getelementptr [2 x i11]* %relu_shiftx_V148, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V148_add"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %relu_shifty_V179_add = getelementptr [2 x i11]* %relu_shifty_V179, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V179_add"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %relu_weights_V210_ad = getelementptr [2 x i11]* %relu_weights_V210, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V210_ad"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %bn_weights_V87_addr = getelementptr [4 x i11]* %bn_weights_V87, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V87_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %bn_bias_V118_addr = getelementptr [4 x i11]* %bn_bias_V118, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V118_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %relu_shiftx_V149_add = getelementptr [2 x i11]* %relu_shiftx_V149, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V149_add"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %relu_shifty_V180_add = getelementptr [2 x i11]* %relu_shifty_V180, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V180_add"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %relu_weights_V211_ad = getelementptr [2 x i11]* %relu_weights_V211, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V211_ad"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %bn_weights_V88_addr = getelementptr [4 x i11]* %bn_weights_V88, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V88_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %bn_bias_V119_addr = getelementptr [4 x i11]* %bn_bias_V119, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V119_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %relu_shiftx_V150_add = getelementptr [2 x i11]* %relu_shiftx_V150, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V150_add"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %relu_shifty_V181_add = getelementptr [2 x i11]* %relu_shifty_V181, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V181_add"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %relu_weights_V212_ad = getelementptr [2 x i11]* %relu_weights_V212, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V212_ad"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %bn_weights_V89_addr = getelementptr [4 x i11]* %bn_weights_V89, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V89_addr"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %bn_bias_V120_addr = getelementptr [4 x i11]* %bn_bias_V120, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V120_addr"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %relu_shiftx_V151_add = getelementptr [2 x i11]* %relu_shiftx_V151, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V151_add"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %relu_shifty_V182_add = getelementptr [2 x i11]* %relu_shifty_V182, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V182_add"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %relu_weights_V213_ad = getelementptr [2 x i11]* %relu_weights_V213, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V213_ad"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %bn_weights_V90_addr = getelementptr [4 x i11]* %bn_weights_V90, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V90_addr"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %bn_bias_V121_addr = getelementptr [4 x i11]* %bn_bias_V121, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V121_addr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %relu_shiftx_V152_add = getelementptr [2 x i11]* %relu_shiftx_V152, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V152_add"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %relu_shifty_V183_add = getelementptr [2 x i11]* %relu_shifty_V183, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V183_add"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %relu_weights_V214_ad = getelementptr [2 x i11]* %relu_weights_V214, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V214_ad"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %bn_weights_V91_addr = getelementptr [4 x i11]* %bn_weights_V91, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V91_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %bn_bias_V122_addr = getelementptr [4 x i11]* %bn_bias_V122, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V122_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %relu_shiftx_V153_add = getelementptr [2 x i11]* %relu_shiftx_V153, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V153_add"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %relu_shifty_V184_add = getelementptr [2 x i11]* %relu_shifty_V184, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V184_add"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %relu_weights_V215_ad = getelementptr [2 x i11]* %relu_weights_V215, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V215_ad"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %bn_weights_V92_addr = getelementptr [4 x i11]* %bn_weights_V92, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V92_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %bn_bias_V123_addr = getelementptr [4 x i11]* %bn_bias_V123, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V123_addr"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %relu_shiftx_V154_add = getelementptr [2 x i11]* %relu_shiftx_V154, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V154_add"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %relu_shifty_V185_add = getelementptr [2 x i11]* %relu_shifty_V185, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V185_add"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %relu_weights_V216_ad = getelementptr [2 x i11]* %relu_weights_V216, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V216_ad"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %bn_weights_V93_addr = getelementptr [4 x i11]* %bn_weights_V93, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V93_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %bn_bias_V124_addr = getelementptr [4 x i11]* %bn_bias_V124, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V124_addr"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %relu_shiftx_V155_add = getelementptr [2 x i11]* %relu_shiftx_V155, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V155_add"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %relu_shifty_V186_add = getelementptr [2 x i11]* %relu_shifty_V186, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V186_add"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %relu_weights_V217_ad = getelementptr [2 x i11]* %relu_weights_V217, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V217_ad"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %bn_weights_V94_addr = getelementptr [4 x i11]* %bn_weights_V94, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V94_addr"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %bn_bias_V125_addr = getelementptr [4 x i11]* %bn_bias_V125, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V125_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %relu_shiftx_V156_add = getelementptr [2 x i11]* %relu_shiftx_V156, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V156_add"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %relu_shifty_V187_add = getelementptr [2 x i11]* %relu_shifty_V187, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V187_add"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %relu_weights_V218_ad = getelementptr [2 x i11]* %relu_weights_V218, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V218_ad"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %bn_weights_V95_addr = getelementptr [4 x i11]* %bn_weights_V95, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V95_addr"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %bn_bias_V126_addr = getelementptr [4 x i11]* %bn_bias_V126, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V126_addr"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %relu_shiftx_V157_add = getelementptr [2 x i11]* %relu_shiftx_V157, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V157_add"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %relu_shifty_V188_add = getelementptr [2 x i11]* %relu_shifty_V188, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V188_add"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %relu_weights_V219_ad = getelementptr [2 x i11]* %relu_weights_V219, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V219_ad"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %bn_weights_V96_addr = getelementptr [4 x i11]* %bn_weights_V96, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V96_addr"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %bn_bias_V127_addr = getelementptr [4 x i11]* %bn_bias_V127, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V127_addr"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %relu_shiftx_V158_add = getelementptr [2 x i11]* %relu_shiftx_V158, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V158_add"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %relu_shifty_V189_add = getelementptr [2 x i11]* %relu_shifty_V189, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V189_add"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %relu_weights_V220_ad = getelementptr [2 x i11]* %relu_weights_V220, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V220_ad"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %bn_weights_V97_addr = getelementptr [4 x i11]* %bn_weights_V97, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V97_addr"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %bn_bias_V128_addr = getelementptr [4 x i11]* %bn_bias_V128, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V128_addr"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %relu_shiftx_V159_add = getelementptr [2 x i11]* %relu_shiftx_V159, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V159_add"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %relu_shifty_V190_add = getelementptr [2 x i11]* %relu_shifty_V190, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V190_add"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %relu_weights_V221_ad = getelementptr [2 x i11]* %relu_weights_V221, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V221_ad"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %bn_weights_V98_addr = getelementptr [4 x i11]* %bn_weights_V98, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V98_addr"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %bn_bias_V129_addr = getelementptr [4 x i11]* %bn_bias_V129, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V129_addr"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %relu_shiftx_V160_add = getelementptr [2 x i11]* %relu_shiftx_V160, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V160_add"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %relu_shifty_V191_add = getelementptr [2 x i11]* %relu_shifty_V191, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V191_add"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %relu_weights_V222_ad = getelementptr [2 x i11]* %relu_weights_V222, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V222_ad"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %bn_weights_V99_addr = getelementptr [4 x i11]* %bn_weights_V99, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V99_addr"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %bn_bias_V130_addr = getelementptr [4 x i11]* %bn_bias_V130, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V130_addr"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %relu_shiftx_V161_add = getelementptr [2 x i11]* %relu_shiftx_V161, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V161_add"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %relu_shifty_V192_add = getelementptr [2 x i11]* %relu_shifty_V192, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V192_add"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %relu_weights_V223_ad = getelementptr [2 x i11]* %relu_weights_V223, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V223_ad"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %bn_weights_V100_addr = getelementptr [4 x i11]* %bn_weights_V100, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V100_addr"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %bn_bias_V131_addr = getelementptr [4 x i11]* %bn_bias_V131, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V131_addr"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %relu_shiftx_V162_add = getelementptr [2 x i11]* %relu_shiftx_V162, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V162_add"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %relu_shifty_V193_add = getelementptr [2 x i11]* %relu_shifty_V193, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V193_add"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %relu_weights_V224_ad = getelementptr [2 x i11]* %relu_weights_V224, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V224_ad"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %bn_weights_V101_addr = getelementptr [4 x i11]* %bn_weights_V101, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V101_addr"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %bn_bias_V132_addr = getelementptr [4 x i11]* %bn_bias_V132, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V132_addr"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %relu_shiftx_V163_add = getelementptr [2 x i11]* %relu_shiftx_V163, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V163_add"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %relu_shifty_V194_add = getelementptr [2 x i11]* %relu_shifty_V194, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V194_add"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %relu_weights_V225_ad = getelementptr [2 x i11]* %relu_weights_V225, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V225_ad"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:164  %select_ln477 = select i1 %icmp_ln500, i6 -15, i6 16

]]></Node>
<StgValue><ssdm name="select_ln477"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
:165  br label %.preheader102

]]></Node>
<StgValue><ssdm name="br_ln505"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader102:0  %indvar_flatten = phi i6 [ 0, %0 ], [ %add_ln505_1, %hls_label_16 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader102:1  %row0_0 = phi i3 [ 0, %0 ], [ %select_ln505_9, %hls_label_16 ]

]]></Node>
<StgValue><ssdm name="row0_0"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader102:2  %col0_0 = phi i3 [ 0, %0 ], [ %col, %hls_label_16 ]

]]></Node>
<StgValue><ssdm name="col0_0"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader102:3  %row0 = add i3 %row0_0, 1

]]></Node>
<StgValue><ssdm name="row0"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="3">
<![CDATA[
.preheader102:4  %zext_ln510 = zext i3 %row0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader102:5  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %row0_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102:6  %row_1 = or i4 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader102:7  %row_2 = select i1 %icmp_ln500, i4 %zext_ln510, i4 %row_1

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102:8  %icmp_ln538 = icmp eq i4 %row_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln538"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102:9  %icmp_ln538_1 = icmp eq i4 %row_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln538_1"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102:10  %icmp_ln538_2 = icmp eq i4 %row_2, 2

]]></Node>
<StgValue><ssdm name="icmp_ln538_2"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102:11  %icmp_ln538_3 = icmp eq i4 %row_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln538_3"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102:12  %icmp_ln538_4 = icmp eq i4 %row_2, 4

]]></Node>
<StgValue><ssdm name="icmp_ln538_4"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102:13  %icmp_ln538_5 = icmp eq i4 %row_2, 5

]]></Node>
<StgValue><ssdm name="icmp_ln538_5"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102:14  %icmp_ln538_6 = icmp eq i4 %row_2, 6

]]></Node>
<StgValue><ssdm name="icmp_ln538_6"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader102:15  %icmp_ln505 = icmp eq i6 %indvar_flatten, %select_ln477

]]></Node>
<StgValue><ssdm name="icmp_ln505"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader102:16  %add_ln505_1 = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln505_1"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader102:17  br i1 %icmp_ln505, label %1, label %hls_label_16

]]></Node>
<StgValue><ssdm name="br_ln505"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_16:1  %icmp_ln506 = icmp eq i3 %col0_0, %select_ln500

]]></Node>
<StgValue><ssdm name="icmp_ln506"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_16:2  %select_ln505 = select i1 %icmp_ln506, i3 0, i3 %col0_0

]]></Node>
<StgValue><ssdm name="select_ln505"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_16:3  %add_ln510 = add i3 %row0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="3">
<![CDATA[
hls_label_16:4  %zext_ln510_1 = zext i3 %add_ln510 to i4

]]></Node>
<StgValue><ssdm name="zext_ln510_1"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
hls_label_16:5  %shl_ln513_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %row0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln513_mid1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_16:6  %or_ln513_1 = or i4 %shl_ln513_mid1, 1

]]></Node>
<StgValue><ssdm name="or_ln513_1"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_16:7  %select_ln500_2 = select i1 %icmp_ln500, i4 %zext_ln510_1, i4 %or_ln513_1

]]></Node>
<StgValue><ssdm name="select_ln500_2"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_16:8  %select_ln505_1 = select i1 %icmp_ln506, i4 %select_ln500_2, i4 %row_2

]]></Node>
<StgValue><ssdm name="select_ln505_1"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_16:13  %add_ln505 = add i4 %select_ln505_1, -1

]]></Node>
<StgValue><ssdm name="add_ln505"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_16:14  %icmp_ln538_7 = icmp eq i4 %select_ln500_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln538_7"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_16:15  %select_ln505_2 = select i1 %icmp_ln506, i1 %icmp_ln538_7, i1 %icmp_ln538

]]></Node>
<StgValue><ssdm name="select_ln505_2"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_16:16  %icmp_ln538_8 = icmp eq i4 %select_ln500_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln538_8"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_16:17  %select_ln505_3 = select i1 %icmp_ln506, i1 %icmp_ln538_8, i1 %icmp_ln538_1

]]></Node>
<StgValue><ssdm name="select_ln505_3"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_16:18  %icmp_ln538_9 = icmp eq i4 %select_ln500_2, 2

]]></Node>
<StgValue><ssdm name="icmp_ln538_9"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_16:19  %select_ln505_4 = select i1 %icmp_ln506, i1 %icmp_ln538_9, i1 %icmp_ln538_2

]]></Node>
<StgValue><ssdm name="select_ln505_4"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_16:20  %icmp_ln538_10 = icmp eq i4 %select_ln500_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln538_10"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_16:21  %select_ln505_5 = select i1 %icmp_ln506, i1 %icmp_ln538_10, i1 %icmp_ln538_3

]]></Node>
<StgValue><ssdm name="select_ln505_5"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_16:22  %icmp_ln538_11 = icmp eq i4 %select_ln500_2, 4

]]></Node>
<StgValue><ssdm name="icmp_ln538_11"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_16:23  %select_ln505_6 = select i1 %icmp_ln506, i1 %icmp_ln538_11, i1 %icmp_ln538_4

]]></Node>
<StgValue><ssdm name="select_ln505_6"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_16:24  %icmp_ln538_12 = icmp eq i4 %select_ln500_2, 5

]]></Node>
<StgValue><ssdm name="icmp_ln538_12"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_16:25  %select_ln505_7 = select i1 %icmp_ln506, i1 %icmp_ln538_12, i1 %icmp_ln538_5

]]></Node>
<StgValue><ssdm name="select_ln505_7"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_16:26  %icmp_ln538_13 = icmp eq i4 %select_ln500_2, 6

]]></Node>
<StgValue><ssdm name="icmp_ln538_13"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_16:27  %select_ln505_8 = select i1 %icmp_ln506, i1 %icmp_ln538_13, i1 %icmp_ln538_6

]]></Node>
<StgValue><ssdm name="select_ln505_8"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_16:28  %select_ln505_9 = select i1 %icmp_ln506, i3 %row0, i3 %row0_0

]]></Node>
<StgValue><ssdm name="select_ln505_9"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_16:31  %col = add i3 %select_ln505, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="3">
<![CDATA[
hls_label_16:32  %zext_ln511 = zext i3 %col to i4

]]></Node>
<StgValue><ssdm name="zext_ln511"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
hls_label_16:33  %shl_ln6 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln505, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_16:34  %col_1 = or i4 %shl_ln6, 1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_16:35  %col_2 = select i1 %icmp_ln500, i4 %zext_ln511, i4 %col_1

]]></Node>
<StgValue><ssdm name="col_2"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:37  %zext_ln531 = zext i4 %col_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln531"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:85  %bottom_1_V_addr_1 = getelementptr [9 x i64]* %bottom_1_V, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:86  %bottom_2_V_addr_1 = getelementptr [9 x i64]* %bottom_2_V, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:87  %bottom_3_V_addr_1 = getelementptr [9 x i64]* %bottom_3_V, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:88  %bottom_4_V_addr_1 = getelementptr [9 x i64]* %bottom_4_V, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:89  %bottom_5_V_addr_1 = getelementptr [9 x i64]* %bottom_5_V, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr_1"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:90  %bottom_6_V_addr_1 = getelementptr [9 x i64]* %bottom_6_V, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="bottom_6_V_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:91  %bottom_7_V_addr_1 = getelementptr [9 x i64]* %bottom_7_V, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="bottom_7_V_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:92  %bottom_8_V_addr_1 = getelementptr [9 x i64]* %bottom_8_V, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="bottom_8_V_addr_1"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:113  %weight_buf_3x3_V_0_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:115  %bottom_0_V_addr_1 = getelementptr [9 x i64]* %bottom_0_V, i64 0, i64 %zext_ln531

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:116  %bottom_0_V_load_1 = load i64* %bottom_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:117  %bottom_1_V_load_2 = load i64* %bottom_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_2"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:118  %bottom_2_V_load_2 = load i64* %bottom_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_2"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:119  %bottom_3_V_load_2 = load i64* %bottom_3_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_2"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:120  %bottom_4_V_load_2 = load i64* %bottom_4_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_2"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:121  %bottom_5_V_load_2 = load i64* %bottom_5_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_2"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:122  %bottom_6_V_load_2 = load i64* %bottom_6_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_6_V_load_2"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:123  %bottom_7_V_load_2 = load i64* %bottom_7_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_7_V_load_2"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:124  %bottom_8_V_load_1 = load i64* %bottom_8_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_8_V_load_1"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:126  %weight_buf_3x3_V_0_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_1"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:201  %weight_buf_3x3_V_1_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:203  %weight_buf_3x3_V_1_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_1"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:243  %weight_buf_3x3_V_2_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:245  %weight_buf_3x3_V_2_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_1"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:285  %weight_buf_3x3_V_3_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:287  %weight_buf_3x3_V_3_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_1"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:327  %weight_buf_3x3_V_4_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:329  %weight_buf_3x3_V_4_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_1"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:369  %weight_buf_3x3_V_5_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:371  %weight_buf_3x3_V_5_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_1"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:411  %weight_buf_3x3_V_6_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:413  %weight_buf_3x3_V_6_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_1"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:453  %weight_buf_3x3_V_7_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:455  %weight_buf_3x3_V_7_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_1"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:495  %weight_buf_3x3_V_8_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:497  %weight_buf_3x3_V_8_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_1"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:537  %weight_buf_3x3_V_9_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:539  %weight_buf_3x3_V_9_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_1"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:579  %weight_buf_3x3_V_10_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_s"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:581  %weight_buf_3x3_V_10_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_1"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:621  %weight_buf_3x3_V_11_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_s"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:623  %weight_buf_3x3_V_11_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_1"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:663  %weight_buf_3x3_V_12_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_s"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:665  %weight_buf_3x3_V_12_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_1"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:705  %weight_buf_3x3_V_13_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_s"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:707  %weight_buf_3x3_V_13_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_1"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:747  %weight_buf_3x3_V_14_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_s"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:749  %weight_buf_3x3_V_14_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_1"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:789  %weight_buf_3x3_V_15_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_s"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:791  %weight_buf_3x3_V_15_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_1"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:831  %weight_buf_3x3_V_16_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_s"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:833  %weight_buf_3x3_V_16_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_1"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:873  %weight_buf_3x3_V_17_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_s"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:875  %weight_buf_3x3_V_17_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_1"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:916  %weight_buf_3x3_V_18_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_s"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:919  %weight_buf_3x3_V_18_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_1"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:963  %weight_buf_3x3_V_19_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_s"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:965  %weight_buf_3x3_V_19_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_1"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1005  %weight_buf_3x3_V_20_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_s"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1007  %weight_buf_3x3_V_20_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_1"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1047  %weight_buf_3x3_V_21_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_s"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1049  %weight_buf_3x3_V_21_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_1"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1089  %weight_buf_3x3_V_22_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_s"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1091  %weight_buf_3x3_V_22_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_1"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1131  %weight_buf_3x3_V_23_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_s"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1133  %weight_buf_3x3_V_23_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_1"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1173  %weight_buf_3x3_V_24_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_s"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1175  %weight_buf_3x3_V_24_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_1"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1215  %weight_buf_3x3_V_25_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_s"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1217  %weight_buf_3x3_V_25_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_1"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1257  %weight_buf_3x3_V_26_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_s"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1259  %weight_buf_3x3_V_26_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_1"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1299  %weight_buf_3x3_V_27_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_s"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1301  %weight_buf_3x3_V_27_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_1"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1341  %weight_buf_3x3_V_28_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_s"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1343  %weight_buf_3x3_V_28_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_1"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1383  %weight_buf_3x3_V_29_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_s"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1385  %weight_buf_3x3_V_29_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_1"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1425  %weight_buf_3x3_V_30_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_s"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1427  %weight_buf_3x3_V_30_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_1"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1467  %weight_buf_3x3_V_31_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_s"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1469  %weight_buf_3x3_V_31_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="4">
<![CDATA[
hls_label_16:36  %zext_ln500 = zext i4 %col_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln500"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_16:73  %add_ln532 = add i5 %zext_ln500, -1

]]></Node>
<StgValue><ssdm name="add_ln532"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="5">
<![CDATA[
hls_label_16:74  %sext_ln532 = sext i5 %add_ln532 to i64

]]></Node>
<StgValue><ssdm name="sext_ln532"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_16:75  %add_ln534 = add i5 %zext_ln500, 1

]]></Node>
<StgValue><ssdm name="add_ln534"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="5">
<![CDATA[
hls_label_16:76  %zext_ln534 = zext i5 %add_ln534 to i64

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:77  %bottom_1_V_addr = getelementptr [9 x i64]* %bottom_1_V, i64 0, i64 %sext_ln532

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:78  %bottom_2_V_addr = getelementptr [9 x i64]* %bottom_2_V, i64 0, i64 %sext_ln532

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:79  %bottom_3_V_addr = getelementptr [9 x i64]* %bottom_3_V, i64 0, i64 %sext_ln532

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:80  %bottom_4_V_addr = getelementptr [9 x i64]* %bottom_4_V, i64 0, i64 %sext_ln532

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:81  %bottom_5_V_addr = getelementptr [9 x i64]* %bottom_5_V, i64 0, i64 %sext_ln532

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:82  %bottom_6_V_addr = getelementptr [9 x i64]* %bottom_6_V, i64 0, i64 %sext_ln532

]]></Node>
<StgValue><ssdm name="bottom_6_V_addr"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:83  %bottom_7_V_addr = getelementptr [9 x i64]* %bottom_7_V, i64 0, i64 %sext_ln532

]]></Node>
<StgValue><ssdm name="bottom_7_V_addr"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:84  %bottom_8_V_addr = getelementptr [9 x i64]* %bottom_8_V, i64 0, i64 %sext_ln532

]]></Node>
<StgValue><ssdm name="bottom_8_V_addr"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:93  %bottom_1_V_addr_2 = getelementptr [9 x i64]* %bottom_1_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr_2"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:94  %bottom_2_V_addr_2 = getelementptr [9 x i64]* %bottom_2_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr_2"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:95  %bottom_3_V_addr_2 = getelementptr [9 x i64]* %bottom_3_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr_2"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:96  %bottom_4_V_addr_2 = getelementptr [9 x i64]* %bottom_4_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr_2"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:97  %bottom_5_V_addr_2 = getelementptr [9 x i64]* %bottom_5_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:98  %bottom_6_V_addr_2 = getelementptr [9 x i64]* %bottom_6_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="bottom_6_V_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:99  %bottom_7_V_addr_2 = getelementptr [9 x i64]* %bottom_7_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="bottom_7_V_addr_2"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:100  %bottom_8_V_addr_2 = getelementptr [9 x i64]* %bottom_8_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="bottom_8_V_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:102  %bottom_0_V_addr = getelementptr [9 x i64]* %bottom_0_V, i64 0, i64 %sext_ln532

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:103  %bottom_0_V_load = load i64* %bottom_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_0_V_load"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:104  %bottom_1_V_load = load i64* %bottom_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_1_V_load"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:105  %bottom_2_V_load = load i64* %bottom_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_2_V_load"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:106  %bottom_3_V_load = load i64* %bottom_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_3_V_load"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:107  %bottom_4_V_load = load i64* %bottom_4_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_4_V_load"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:108  %bottom_5_V_load = load i64* %bottom_5_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_5_V_load"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:109  %bottom_6_V_load = load i64* %bottom_6_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_6_V_load"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:110  %bottom_7_V_load = load i64* %bottom_7_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_7_V_load"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:111  %bottom_8_V_load = load i64* %bottom_8_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_8_V_load"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:113  %weight_buf_3x3_V_0_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:116  %bottom_0_V_load_1 = load i64* %bottom_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_1"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:117  %bottom_1_V_load_2 = load i64* %bottom_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_2"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:118  %bottom_2_V_load_2 = load i64* %bottom_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_2"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:119  %bottom_3_V_load_2 = load i64* %bottom_3_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_2"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:120  %bottom_4_V_load_2 = load i64* %bottom_4_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_2"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:121  %bottom_5_V_load_2 = load i64* %bottom_5_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_2"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:122  %bottom_6_V_load_2 = load i64* %bottom_6_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_6_V_load_2"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:123  %bottom_7_V_load_2 = load i64* %bottom_7_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_7_V_load_2"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:124  %bottom_8_V_load_1 = load i64* %bottom_8_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="bottom_8_V_load_1"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:125  %tmp_4 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load_1, i64 %bottom_1_V_load_2, i64 %bottom_2_V_load_2, i64 %bottom_3_V_load_2, i64 %bottom_4_V_load_2, i64 %bottom_5_V_load_2, i64 %bottom_6_V_load_2, i64 %bottom_7_V_load_2, i64 %bottom_8_V_load_1, i4 %add_ln505)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:126  %weight_buf_3x3_V_0_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_1"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:127  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_0_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:128  %bottom_0_V_addr_2 = getelementptr [9 x i64]* %bottom_0_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr_2"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:129  %bottom_0_V_load_2 = load i64* %bottom_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_2"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:130  %bottom_1_V_load_3 = load i64* %bottom_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_3"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:131  %bottom_2_V_load_3 = load i64* %bottom_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_3"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:132  %bottom_3_V_load_3 = load i64* %bottom_3_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_3"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:133  %bottom_4_V_load_3 = load i64* %bottom_4_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_3"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:134  %bottom_5_V_load_3 = load i64* %bottom_5_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_3"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:135  %bottom_6_V_load_3 = load i64* %bottom_6_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_6_V_load_3"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:136  %bottom_7_V_load_3 = load i64* %bottom_7_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_7_V_load_3"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:137  %bottom_8_V_load_2 = load i64* %bottom_8_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_8_V_load_2"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:139  %weight_buf_3x3_V_0_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_2"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:142  %weight_buf_3x3_V_0_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_3"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:144  %tmp_7 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load_1, i64 %bottom_1_V_load_2, i64 %bottom_2_V_load_2, i64 %bottom_3_V_load_2, i64 %bottom_4_V_load_2, i64 %bottom_5_V_load_2, i64 %bottom_6_V_load_2, i64 %bottom_7_V_load_2, i64 %bottom_8_V_load_1, i4 %select_ln505_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_3" val="0"/>
<literal name="select_ln505_4" val="0"/>
<literal name="select_ln505_5" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:159  %select_ln539 = select i1 %select_ln505_2, i64 %bottom_1_V_load_2, i64 %bottom_8_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln539"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_4" val="0"/>
<literal name="select_ln505_5" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:160  %select_ln539_1 = select i1 %select_ln505_3, i64 %bottom_2_V_load_2, i64 %select_ln539

]]></Node>
<StgValue><ssdm name="select_ln539_1"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_5" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:161  %select_ln539_2 = select i1 %select_ln505_4, i64 %bottom_3_V_load_2, i64 %select_ln539_1

]]></Node>
<StgValue><ssdm name="select_ln539_2"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:162  %select_ln539_3 = select i1 %select_ln505_5, i64 %bottom_4_V_load_2, i64 %select_ln539_2

]]></Node>
<StgValue><ssdm name="select_ln539_3"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:163  %select_ln539_4 = select i1 %select_ln505_6, i64 %bottom_5_V_load_2, i64 %select_ln539_3

]]></Node>
<StgValue><ssdm name="select_ln539_4"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:164  %select_ln539_5 = select i1 %select_ln505_7, i64 %bottom_6_V_load_2, i64 %select_ln539_4

]]></Node>
<StgValue><ssdm name="select_ln539_5"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:165  %select_ln539_6 = select i1 %select_ln505_8, i64 %bottom_7_V_load_2, i64 %select_ln539_5

]]></Node>
<StgValue><ssdm name="select_ln539_6"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:201  %weight_buf_3x3_V_1_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:203  %weight_buf_3x3_V_1_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_1"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:204  %tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_1_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:205  %weight_buf_3x3_V_1_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_2"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:207  %weight_buf_3x3_V_1_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_3"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:243  %weight_buf_3x3_V_2_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:245  %weight_buf_3x3_V_2_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_1"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:246  %tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_2_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:247  %weight_buf_3x3_V_2_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_2"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:249  %weight_buf_3x3_V_2_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_3"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:285  %weight_buf_3x3_V_3_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:287  %weight_buf_3x3_V_3_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_1"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:288  %tmp1_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_3_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_3"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:289  %weight_buf_3x3_V_3_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_2"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:291  %weight_buf_3x3_V_3_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_3"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:327  %weight_buf_3x3_V_4_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:329  %weight_buf_3x3_V_4_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_1"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:330  %tmp1_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_4_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_4"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:331  %weight_buf_3x3_V_4_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_2"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:333  %weight_buf_3x3_V_4_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_3"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:369  %weight_buf_3x3_V_5_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:371  %weight_buf_3x3_V_5_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_1"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:372  %tmp1_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_5_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_5"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:373  %weight_buf_3x3_V_5_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_2"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:375  %weight_buf_3x3_V_5_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_3"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:411  %weight_buf_3x3_V_6_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:413  %weight_buf_3x3_V_6_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_1"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:414  %tmp1_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_6_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_6"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:415  %weight_buf_3x3_V_6_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_2"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:417  %weight_buf_3x3_V_6_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_3"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:453  %weight_buf_3x3_V_7_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:455  %weight_buf_3x3_V_7_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_1"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:456  %tmp1_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_7_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_7"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:457  %weight_buf_3x3_V_7_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_2"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:459  %weight_buf_3x3_V_7_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_3"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:495  %weight_buf_3x3_V_8_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:497  %weight_buf_3x3_V_8_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_1"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:498  %tmp1_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_8_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_8"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:499  %weight_buf_3x3_V_8_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_2"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:501  %weight_buf_3x3_V_8_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_3"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:537  %weight_buf_3x3_V_9_l = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:539  %weight_buf_3x3_V_9_l_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_1"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:540  %tmp1_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_9_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_9"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:541  %weight_buf_3x3_V_9_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_2"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:543  %weight_buf_3x3_V_9_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_3"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:579  %weight_buf_3x3_V_10_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_s"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:581  %weight_buf_3x3_V_10_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_1"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:582  %tmp1_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_10_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_10"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:583  %weight_buf_3x3_V_10_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_2"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:585  %weight_buf_3x3_V_10_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_3"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:621  %weight_buf_3x3_V_11_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_s"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:623  %weight_buf_3x3_V_11_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_1"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:624  %tmp1_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_11_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_11"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:625  %weight_buf_3x3_V_11_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_2"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:627  %weight_buf_3x3_V_11_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_3"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:663  %weight_buf_3x3_V_12_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_s"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:665  %weight_buf_3x3_V_12_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_1"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:666  %tmp1_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_12_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_12"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:667  %weight_buf_3x3_V_12_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_2"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:669  %weight_buf_3x3_V_12_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_3"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:705  %weight_buf_3x3_V_13_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_s"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:707  %weight_buf_3x3_V_13_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_1"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:708  %tmp1_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_13_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_13"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:709  %weight_buf_3x3_V_13_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_2"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:711  %weight_buf_3x3_V_13_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_3"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:747  %weight_buf_3x3_V_14_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_s"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:749  %weight_buf_3x3_V_14_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_1"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:750  %tmp1_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_14_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_14"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:751  %weight_buf_3x3_V_14_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_2"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:753  %weight_buf_3x3_V_14_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_3"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:789  %weight_buf_3x3_V_15_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_s"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:791  %weight_buf_3x3_V_15_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_1"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:792  %tmp1_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_15_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_15"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:793  %weight_buf_3x3_V_15_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_2"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:795  %weight_buf_3x3_V_15_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_3"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:831  %weight_buf_3x3_V_16_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_s"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:833  %weight_buf_3x3_V_16_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_1"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:834  %tmp1_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_16_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_16"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:835  %weight_buf_3x3_V_16_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_2"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:837  %weight_buf_3x3_V_16_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_3"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:873  %weight_buf_3x3_V_17_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_s"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:875  %weight_buf_3x3_V_17_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_1"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:876  %tmp1_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_17_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_17"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:877  %weight_buf_3x3_V_17_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_2"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:879  %weight_buf_3x3_V_17_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_3"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:916  %weight_buf_3x3_V_18_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_s"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:918  %tmp_s = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load_1, i64 %bottom_1_V_load_2, i64 %bottom_2_V_load_2, i64 %bottom_3_V_load_2, i64 %bottom_4_V_load_2, i64 %bottom_5_V_load_2, i64 %bottom_6_V_load_2, i64 %bottom_7_V_load_2, i64 %bottom_8_V_load_1, i4 %add_ln505)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:919  %weight_buf_3x3_V_18_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_1"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:920  %tmp1_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_18_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_18"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:922  %weight_buf_3x3_V_18_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_2"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:925  %weight_buf_3x3_V_18_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_3"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:927  %tmp_10 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load_1, i64 %bottom_1_V_load_2, i64 %bottom_2_V_load_2, i64 %bottom_3_V_load_2, i64 %bottom_4_V_load_2, i64 %bottom_5_V_load_2, i64 %bottom_6_V_load_2, i64 %bottom_7_V_load_2, i64 %bottom_8_V_load_1, i4 %select_ln505_1)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:963  %weight_buf_3x3_V_19_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_s"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:965  %weight_buf_3x3_V_19_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_1"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:966  %tmp1_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_19_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_19"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:967  %weight_buf_3x3_V_19_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_2"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:969  %weight_buf_3x3_V_19_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_3"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1005  %weight_buf_3x3_V_20_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_s"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1007  %weight_buf_3x3_V_20_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_1"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1008  %tmp1_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_20_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_20"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1009  %weight_buf_3x3_V_20_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_2"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1011  %weight_buf_3x3_V_20_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_3"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1047  %weight_buf_3x3_V_21_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_s"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1049  %weight_buf_3x3_V_21_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_1"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1050  %tmp1_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_21_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_21"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1051  %weight_buf_3x3_V_21_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_2"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1053  %weight_buf_3x3_V_21_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_3"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1089  %weight_buf_3x3_V_22_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_s"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1091  %weight_buf_3x3_V_22_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_1"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1092  %tmp1_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_22_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_22"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1093  %weight_buf_3x3_V_22_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_2"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1095  %weight_buf_3x3_V_22_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_3"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1131  %weight_buf_3x3_V_23_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_s"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1133  %weight_buf_3x3_V_23_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_1"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1134  %tmp1_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_23_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_23"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1135  %weight_buf_3x3_V_23_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_2"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1137  %weight_buf_3x3_V_23_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_3"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1173  %weight_buf_3x3_V_24_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_s"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1175  %weight_buf_3x3_V_24_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_1"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1176  %tmp1_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_24_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_24"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1177  %weight_buf_3x3_V_24_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_2"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1179  %weight_buf_3x3_V_24_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_3"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1215  %weight_buf_3x3_V_25_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_s"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1217  %weight_buf_3x3_V_25_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_1"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1218  %tmp1_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_25_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_25"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1219  %weight_buf_3x3_V_25_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_2"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1221  %weight_buf_3x3_V_25_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_3"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1257  %weight_buf_3x3_V_26_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_s"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1259  %weight_buf_3x3_V_26_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_1"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1260  %tmp1_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_26_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_26"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1261  %weight_buf_3x3_V_26_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_2"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1263  %weight_buf_3x3_V_26_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_3"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1299  %weight_buf_3x3_V_27_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_s"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1301  %weight_buf_3x3_V_27_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_1"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1302  %tmp1_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_27_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_27"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1303  %weight_buf_3x3_V_27_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_2"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1305  %weight_buf_3x3_V_27_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_3"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1341  %weight_buf_3x3_V_28_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_s"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1343  %weight_buf_3x3_V_28_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_1"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1344  %tmp1_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_28_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_28"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1345  %weight_buf_3x3_V_28_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_2"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1347  %weight_buf_3x3_V_28_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_3"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1383  %weight_buf_3x3_V_29_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_s"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1385  %weight_buf_3x3_V_29_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_1"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1386  %tmp1_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_29_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_29"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1387  %weight_buf_3x3_V_29_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_2"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1389  %weight_buf_3x3_V_29_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_3"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1425  %weight_buf_3x3_V_30_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_s"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1427  %weight_buf_3x3_V_30_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_1"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1428  %tmp1_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_30_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_30"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1429  %weight_buf_3x3_V_30_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_2"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1431  %weight_buf_3x3_V_30_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_3"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1467  %weight_buf_3x3_V_31_s = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_s"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1469  %weight_buf_3x3_V_31_1 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_1"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1470  %tmp1_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_31_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_s"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1471  %weight_buf_3x3_V_31_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_2"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1473  %weight_buf_3x3_V_31_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="543" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:103  %bottom_0_V_load = load i64* %bottom_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_0_V_load"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:104  %bottom_1_V_load = load i64* %bottom_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_1_V_load"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:105  %bottom_2_V_load = load i64* %bottom_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_2_V_load"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:106  %bottom_3_V_load = load i64* %bottom_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_3_V_load"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:107  %bottom_4_V_load = load i64* %bottom_4_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_4_V_load"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:108  %bottom_5_V_load = load i64* %bottom_5_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_5_V_load"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:109  %bottom_6_V_load = load i64* %bottom_6_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_6_V_load"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:110  %bottom_7_V_load = load i64* %bottom_7_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_7_V_load"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:111  %bottom_8_V_load = load i64* %bottom_8_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_8_V_load"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:112  %tmp_3 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load, i64 %bottom_1_V_load, i64 %bottom_2_V_load, i64 %bottom_3_V_load, i64 %bottom_4_V_load, i64 %bottom_5_V_load, i64 %bottom_6_V_load, i64 %bottom_7_V_load, i64 %bottom_8_V_load, i4 %add_ln505)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:114  %p_s = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_0_l)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:127  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_0_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:129  %bottom_0_V_load_2 = load i64* %bottom_0_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_2"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:130  %bottom_1_V_load_3 = load i64* %bottom_1_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_3"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:131  %bottom_2_V_load_3 = load i64* %bottom_2_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_3"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:132  %bottom_3_V_load_3 = load i64* %bottom_3_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_3"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:133  %bottom_4_V_load_3 = load i64* %bottom_4_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_3"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:134  %bottom_5_V_load_3 = load i64* %bottom_5_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_3"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:135  %bottom_6_V_load_3 = load i64* %bottom_6_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_6_V_load_3"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:136  %bottom_7_V_load_3 = load i64* %bottom_7_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_7_V_load_3"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="4">
<![CDATA[
hls_label_16:137  %bottom_8_V_load_2 = load i64* %bottom_8_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="bottom_8_V_load_2"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:138  %tmp_5 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load_2, i64 %bottom_1_V_load_3, i64 %bottom_2_V_load_3, i64 %bottom_3_V_load_3, i64 %bottom_4_V_load_3, i64 %bottom_5_V_load_3, i64 %bottom_6_V_load_3, i64 %bottom_7_V_load_3, i64 %bottom_8_V_load_2, i4 %add_ln505)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:139  %weight_buf_3x3_V_0_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_2"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:140  %tmp2_V = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_0_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:141  %tmp_6 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load, i64 %bottom_1_V_load, i64 %bottom_2_V_load, i64 %bottom_3_V_load, i64 %bottom_4_V_load, i64 %bottom_5_V_load, i64 %bottom_6_V_load, i64 %bottom_7_V_load, i64 %bottom_8_V_load, i4 %select_ln505_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:142  %weight_buf_3x3_V_0_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_3"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:143  %tmp3_V = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_0_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:145  %weight_buf_3x3_V_0_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_4"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:147  %tmp_8 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load_2, i64 %bottom_1_V_load_3, i64 %bottom_2_V_load_3, i64 %bottom_3_V_load_3, i64 %bottom_4_V_load_3, i64 %bottom_5_V_load_3, i64 %bottom_6_V_load_3, i64 %bottom_7_V_load_3, i64 %bottom_8_V_load_2, i4 %select_ln505_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:148  %weight_buf_3x3_V_0_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_5"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_3" val="0"/>
<literal name="select_ln505_4" val="0"/>
<literal name="select_ln505_5" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:150  %select_ln538 = select i1 %select_ln505_2, i64 %bottom_1_V_load, i64 %bottom_8_V_load

]]></Node>
<StgValue><ssdm name="select_ln538"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_4" val="0"/>
<literal name="select_ln505_5" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:151  %select_ln538_1 = select i1 %select_ln505_3, i64 %bottom_2_V_load, i64 %select_ln538

]]></Node>
<StgValue><ssdm name="select_ln538_1"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_5" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:152  %select_ln538_2 = select i1 %select_ln505_4, i64 %bottom_3_V_load, i64 %select_ln538_1

]]></Node>
<StgValue><ssdm name="select_ln538_2"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:153  %select_ln538_3 = select i1 %select_ln505_5, i64 %bottom_4_V_load, i64 %select_ln538_2

]]></Node>
<StgValue><ssdm name="select_ln538_3"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:154  %select_ln538_4 = select i1 %select_ln505_6, i64 %bottom_5_V_load, i64 %select_ln538_3

]]></Node>
<StgValue><ssdm name="select_ln538_4"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:155  %select_ln538_5 = select i1 %select_ln505_7, i64 %bottom_6_V_load, i64 %select_ln538_4

]]></Node>
<StgValue><ssdm name="select_ln538_5"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:156  %select_ln538_6 = select i1 %select_ln505_8, i64 %bottom_7_V_load, i64 %select_ln538_5

]]></Node>
<StgValue><ssdm name="select_ln538_6"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_3" val="0"/>
<literal name="select_ln505_4" val="0"/>
<literal name="select_ln505_5" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:168  %select_ln540 = select i1 %select_ln505_2, i64 %bottom_1_V_load_3, i64 %bottom_8_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln540"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_4" val="0"/>
<literal name="select_ln505_5" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:169  %select_ln540_1 = select i1 %select_ln505_3, i64 %bottom_2_V_load_3, i64 %select_ln540

]]></Node>
<StgValue><ssdm name="select_ln540_1"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_5" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:170  %select_ln540_2 = select i1 %select_ln505_4, i64 %bottom_3_V_load_3, i64 %select_ln540_1

]]></Node>
<StgValue><ssdm name="select_ln540_2"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_6" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:171  %select_ln540_3 = select i1 %select_ln505_5, i64 %bottom_4_V_load_3, i64 %select_ln540_2

]]></Node>
<StgValue><ssdm name="select_ln540_3"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_7" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:172  %select_ln540_4 = select i1 %select_ln505_6, i64 %bottom_5_V_load_3, i64 %select_ln540_3

]]></Node>
<StgValue><ssdm name="select_ln540_4"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="select_ln505_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:173  %select_ln540_5 = select i1 %select_ln505_7, i64 %bottom_6_V_load_3, i64 %select_ln540_4

]]></Node>
<StgValue><ssdm name="select_ln540_5"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:174  %select_ln540_6 = select i1 %select_ln505_8, i64 %bottom_7_V_load_3, i64 %select_ln540_5

]]></Node>
<StgValue><ssdm name="select_ln540_6"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:202  %p_036_1 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_1_l)

]]></Node>
<StgValue><ssdm name="p_036_1"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:204  %tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_1_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:205  %weight_buf_3x3_V_1_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_2"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:206  %tmp2_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_1_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_1"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:207  %weight_buf_3x3_V_1_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_3"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:208  %tmp3_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_1_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_1"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:209  %weight_buf_3x3_V_1_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_4"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:211  %weight_buf_3x3_V_1_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_5"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:244  %p_036_2 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_2_l)

]]></Node>
<StgValue><ssdm name="p_036_2"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:246  %tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_2_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:247  %weight_buf_3x3_V_2_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_2"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:248  %tmp2_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_2_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:249  %weight_buf_3x3_V_2_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_3"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:250  %tmp3_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_2_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_2"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:251  %weight_buf_3x3_V_2_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_4"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:253  %weight_buf_3x3_V_2_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_5"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:286  %p_036_3 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_3_l)

]]></Node>
<StgValue><ssdm name="p_036_3"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:288  %tmp1_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_3_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_3"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:289  %weight_buf_3x3_V_3_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_2"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:290  %tmp2_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_3_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_3"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:291  %weight_buf_3x3_V_3_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_3"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:292  %tmp3_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_3_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_3"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:293  %weight_buf_3x3_V_3_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_4"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:295  %weight_buf_3x3_V_3_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_5"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:328  %p_036_4 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_4_l)

]]></Node>
<StgValue><ssdm name="p_036_4"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:330  %tmp1_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_4_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_4"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:331  %weight_buf_3x3_V_4_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_2"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:332  %tmp2_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_4_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_4"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:333  %weight_buf_3x3_V_4_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_3"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:334  %tmp3_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_4_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_4"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:335  %weight_buf_3x3_V_4_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_4"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:337  %weight_buf_3x3_V_4_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_5"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:370  %p_036_5 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_5_l)

]]></Node>
<StgValue><ssdm name="p_036_5"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:372  %tmp1_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_5_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_5"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:373  %weight_buf_3x3_V_5_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_2"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:374  %tmp2_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_5_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_5"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:375  %weight_buf_3x3_V_5_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_3"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:376  %tmp3_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_5_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_5"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:377  %weight_buf_3x3_V_5_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_4"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:379  %weight_buf_3x3_V_5_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_5"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:412  %p_036_6 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_6_l)

]]></Node>
<StgValue><ssdm name="p_036_6"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:414  %tmp1_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_6_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_6"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:415  %weight_buf_3x3_V_6_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_2"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:416  %tmp2_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_6_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_6"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:417  %weight_buf_3x3_V_6_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_3"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:418  %tmp3_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_6_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_6"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:419  %weight_buf_3x3_V_6_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_4"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:421  %weight_buf_3x3_V_6_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_5"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:454  %p_036_7 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_7_l)

]]></Node>
<StgValue><ssdm name="p_036_7"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:456  %tmp1_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_7_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_7"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:457  %weight_buf_3x3_V_7_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_2"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:458  %tmp2_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_7_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_7"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:459  %weight_buf_3x3_V_7_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_3"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:460  %tmp3_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_7_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_7"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:461  %weight_buf_3x3_V_7_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_4"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:463  %weight_buf_3x3_V_7_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_5"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:496  %p_036_8 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_8_l)

]]></Node>
<StgValue><ssdm name="p_036_8"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:498  %tmp1_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_8_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_8"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:499  %weight_buf_3x3_V_8_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_2"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:500  %tmp2_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_8_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_8"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:501  %weight_buf_3x3_V_8_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_3"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:502  %tmp3_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_8_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_8"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:503  %weight_buf_3x3_V_8_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_4"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:505  %weight_buf_3x3_V_8_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_5"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:538  %p_036_9 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_9_l)

]]></Node>
<StgValue><ssdm name="p_036_9"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:540  %tmp1_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_9_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_9"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:541  %weight_buf_3x3_V_9_l_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_2"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:542  %tmp2_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_9_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_9"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:543  %weight_buf_3x3_V_9_l_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_3"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:544  %tmp3_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_9_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_9"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:545  %weight_buf_3x3_V_9_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_4"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:547  %weight_buf_3x3_V_9_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_5"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:580  %p_036_s = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_10_s)

]]></Node>
<StgValue><ssdm name="p_036_s"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:582  %tmp1_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_10_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_10"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:583  %weight_buf_3x3_V_10_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_2"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:584  %tmp2_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_10_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_s"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:585  %weight_buf_3x3_V_10_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_3"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:586  %tmp3_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_10_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_s"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:587  %weight_buf_3x3_V_10_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_4"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:589  %weight_buf_3x3_V_10_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_5"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:622  %p_036_10 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_11_s)

]]></Node>
<StgValue><ssdm name="p_036_10"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:624  %tmp1_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_11_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_11"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:625  %weight_buf_3x3_V_11_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_2"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:626  %tmp2_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_11_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_10"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:627  %weight_buf_3x3_V_11_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_3"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:628  %tmp3_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_11_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_10"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:629  %weight_buf_3x3_V_11_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_4"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:631  %weight_buf_3x3_V_11_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_5"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:664  %p_036_11 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_12_s)

]]></Node>
<StgValue><ssdm name="p_036_11"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:666  %tmp1_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_12_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_12"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:667  %weight_buf_3x3_V_12_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_2"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:668  %tmp2_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_12_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_11"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:669  %weight_buf_3x3_V_12_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_3"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:670  %tmp3_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_12_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_11"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:671  %weight_buf_3x3_V_12_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_4"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:673  %weight_buf_3x3_V_12_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_5"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:706  %p_036_12 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_13_s)

]]></Node>
<StgValue><ssdm name="p_036_12"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:708  %tmp1_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_13_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_13"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:709  %weight_buf_3x3_V_13_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_2"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:710  %tmp2_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_13_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_12"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:711  %weight_buf_3x3_V_13_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_3"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:712  %tmp3_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_13_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_12"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:713  %weight_buf_3x3_V_13_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_4"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:715  %weight_buf_3x3_V_13_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_5"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:748  %p_036_13 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_14_s)

]]></Node>
<StgValue><ssdm name="p_036_13"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:750  %tmp1_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_14_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_14"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:751  %weight_buf_3x3_V_14_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_2"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:752  %tmp2_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_14_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_13"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:753  %weight_buf_3x3_V_14_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_3"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:754  %tmp3_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_14_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_13"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:755  %weight_buf_3x3_V_14_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_4"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:757  %weight_buf_3x3_V_14_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_5"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:790  %p_036_14 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_15_s)

]]></Node>
<StgValue><ssdm name="p_036_14"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:792  %tmp1_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_15_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_15"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:793  %weight_buf_3x3_V_15_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_2"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:794  %tmp2_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_15_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_14"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:795  %weight_buf_3x3_V_15_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_3"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:796  %tmp3_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_15_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_14"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:797  %weight_buf_3x3_V_15_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_4"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:799  %weight_buf_3x3_V_15_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_5"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:832  %p_036_15 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_16_s)

]]></Node>
<StgValue><ssdm name="p_036_15"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:834  %tmp1_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_16_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_16"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:835  %weight_buf_3x3_V_16_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_2"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:836  %tmp2_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_16_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_15"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:837  %weight_buf_3x3_V_16_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_3"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:838  %tmp3_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_16_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_15"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:839  %weight_buf_3x3_V_16_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_4"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:841  %weight_buf_3x3_V_16_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_5"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:874  %p_036_16 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_17_s)

]]></Node>
<StgValue><ssdm name="p_036_16"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:876  %tmp1_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_17_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_17"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:877  %weight_buf_3x3_V_17_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_2"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:878  %tmp2_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_17_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_16"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:879  %weight_buf_3x3_V_17_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_3"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:880  %tmp3_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_17_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_16"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:881  %weight_buf_3x3_V_17_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_4"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:883  %weight_buf_3x3_V_17_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_5"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:915  %tmp_9 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load, i64 %bottom_1_V_load, i64 %bottom_2_V_load, i64 %bottom_3_V_load, i64 %bottom_4_V_load, i64 %bottom_5_V_load, i64 %bottom_6_V_load, i64 %bottom_7_V_load, i64 %bottom_8_V_load, i4 %add_ln505)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:917  %p_036_17 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_18_s)

]]></Node>
<StgValue><ssdm name="p_036_17"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:920  %tmp1_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_18_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_18"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:921  %tmp_1 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load_2, i64 %bottom_1_V_load_3, i64 %bottom_2_V_load_3, i64 %bottom_3_V_load_3, i64 %bottom_4_V_load_3, i64 %bottom_5_V_load_3, i64 %bottom_6_V_load_3, i64 %bottom_7_V_load_3, i64 %bottom_8_V_load_2, i4 %add_ln505)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:922  %weight_buf_3x3_V_18_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_2"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:923  %tmp2_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_18_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_17"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:924  %tmp_2 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load, i64 %bottom_1_V_load, i64 %bottom_2_V_load, i64 %bottom_3_V_load, i64 %bottom_4_V_load, i64 %bottom_5_V_load, i64 %bottom_6_V_load, i64 %bottom_7_V_load, i64 %bottom_8_V_load, i4 %select_ln505_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:925  %weight_buf_3x3_V_18_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_3"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:926  %tmp3_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_18_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_17"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:928  %weight_buf_3x3_V_18_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_4"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
hls_label_16:930  %tmp_11 = call i64 @_ssdm_op_Mux.ap_auto.9i64.i4(i64 %bottom_0_V_load_2, i64 %bottom_1_V_load_3, i64 %bottom_2_V_load_3, i64 %bottom_3_V_load_3, i64 %bottom_4_V_load_3, i64 %bottom_5_V_load_3, i64 %bottom_6_V_load_3, i64 %bottom_7_V_load_3, i64 %bottom_8_V_load_2, i4 %select_ln505_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:931  %weight_buf_3x3_V_18_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_5"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:964  %p_036_18 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_19_s)

]]></Node>
<StgValue><ssdm name="p_036_18"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:966  %tmp1_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_19_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_19"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:967  %weight_buf_3x3_V_19_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_2"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:969  %weight_buf_3x3_V_19_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_3"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:971  %weight_buf_3x3_V_19_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_4"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:973  %weight_buf_3x3_V_19_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_5"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1008  %tmp1_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_20_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_20"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1009  %weight_buf_3x3_V_20_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_2"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1011  %weight_buf_3x3_V_20_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_3"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1013  %weight_buf_3x3_V_20_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_4"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1015  %weight_buf_3x3_V_20_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_5"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1050  %tmp1_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_21_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_21"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1051  %weight_buf_3x3_V_21_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_2"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1053  %weight_buf_3x3_V_21_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_3"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1055  %weight_buf_3x3_V_21_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_4"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1057  %weight_buf_3x3_V_21_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_5"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1092  %tmp1_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_22_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_22"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1093  %weight_buf_3x3_V_22_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_2"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1095  %weight_buf_3x3_V_22_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_3"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1097  %weight_buf_3x3_V_22_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_4"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1099  %weight_buf_3x3_V_22_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_5"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1134  %tmp1_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_23_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_23"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1135  %weight_buf_3x3_V_23_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_2"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1137  %weight_buf_3x3_V_23_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_3"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1139  %weight_buf_3x3_V_23_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_4"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1141  %weight_buf_3x3_V_23_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_5"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1176  %tmp1_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_24_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_24"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1177  %weight_buf_3x3_V_24_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_2"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1179  %weight_buf_3x3_V_24_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_3"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1181  %weight_buf_3x3_V_24_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_4"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1183  %weight_buf_3x3_V_24_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_5"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1218  %tmp1_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_25_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_25"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1219  %weight_buf_3x3_V_25_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_2"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1221  %weight_buf_3x3_V_25_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_3"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1223  %weight_buf_3x3_V_25_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_4"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1225  %weight_buf_3x3_V_25_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_5"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1260  %tmp1_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_26_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_26"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1261  %weight_buf_3x3_V_26_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_2"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1263  %weight_buf_3x3_V_26_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_3"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1265  %weight_buf_3x3_V_26_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_4"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1267  %weight_buf_3x3_V_26_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_5"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1302  %tmp1_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_27_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_27"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1303  %weight_buf_3x3_V_27_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_2"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1305  %weight_buf_3x3_V_27_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_3"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1307  %weight_buf_3x3_V_27_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_4"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1309  %weight_buf_3x3_V_27_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_5"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1344  %tmp1_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_28_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_28"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1345  %weight_buf_3x3_V_28_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_2"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1347  %weight_buf_3x3_V_28_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_3"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1349  %weight_buf_3x3_V_28_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_4"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1351  %weight_buf_3x3_V_28_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_5"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1386  %tmp1_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_29_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_29"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1387  %weight_buf_3x3_V_29_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_2"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1389  %weight_buf_3x3_V_29_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_3"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1391  %weight_buf_3x3_V_29_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_4"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1393  %weight_buf_3x3_V_29_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_5"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1428  %tmp1_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_30_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_30"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1429  %weight_buf_3x3_V_30_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_2"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1431  %weight_buf_3x3_V_30_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_3"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1433  %weight_buf_3x3_V_30_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_4"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1435  %weight_buf_3x3_V_30_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_5"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1470  %tmp1_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_31_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_s"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1471  %weight_buf_3x3_V_31_2 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_2"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1473  %weight_buf_3x3_V_31_3 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_3"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1475  %weight_buf_3x3_V_31_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_4"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1477  %weight_buf_3x3_V_31_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="801" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:114  %p_s = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_0_l)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:127  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_0_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:140  %tmp2_V = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_0_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:143  %tmp3_V = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_0_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:145  %weight_buf_3x3_V_0_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_4"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:146  %tmp4_V = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_0_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:148  %weight_buf_3x3_V_0_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_5"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:149  %tmp5_V = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_0_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:157  %weight_buf_3x3_V_0_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_6"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:166  %weight_buf_3x3_V_0_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_7"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:202  %p_036_1 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_1_l)

]]></Node>
<StgValue><ssdm name="p_036_1"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:204  %tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_1_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:206  %tmp2_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_1_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_1"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:208  %tmp3_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_1_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_1"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:209  %weight_buf_3x3_V_1_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_4"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:210  %tmp4_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_1_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_1"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:211  %weight_buf_3x3_V_1_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_5"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:212  %tmp5_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_1_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_1"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:213  %weight_buf_3x3_V_1_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_6"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:215  %weight_buf_3x3_V_1_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_7"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:244  %p_036_2 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_2_l)

]]></Node>
<StgValue><ssdm name="p_036_2"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:246  %tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_2_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:248  %tmp2_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_2_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:250  %tmp3_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_2_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_2"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:251  %weight_buf_3x3_V_2_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_4"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:252  %tmp4_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_2_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_2"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:253  %weight_buf_3x3_V_2_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_5"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:254  %tmp5_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_2_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_2"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:255  %weight_buf_3x3_V_2_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_6"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:257  %weight_buf_3x3_V_2_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_7"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:286  %p_036_3 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_3_l)

]]></Node>
<StgValue><ssdm name="p_036_3"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:288  %tmp1_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_3_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_3"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:290  %tmp2_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_3_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_3"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:292  %tmp3_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_3_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_3"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:293  %weight_buf_3x3_V_3_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_4"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:294  %tmp4_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_3_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_3"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:295  %weight_buf_3x3_V_3_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_5"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:296  %tmp5_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_3_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_3"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:297  %weight_buf_3x3_V_3_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_6"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:299  %weight_buf_3x3_V_3_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_7"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:328  %p_036_4 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_4_l)

]]></Node>
<StgValue><ssdm name="p_036_4"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:330  %tmp1_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_4_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_4"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:332  %tmp2_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_4_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_4"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:334  %tmp3_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_4_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_4"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:335  %weight_buf_3x3_V_4_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_4"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:336  %tmp4_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_4_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_4"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:337  %weight_buf_3x3_V_4_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_5"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:338  %tmp5_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_4_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_4"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:339  %weight_buf_3x3_V_4_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_6"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:341  %weight_buf_3x3_V_4_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_7"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:370  %p_036_5 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_5_l)

]]></Node>
<StgValue><ssdm name="p_036_5"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:372  %tmp1_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_5_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_5"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:374  %tmp2_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_5_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_5"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:376  %tmp3_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_5_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_5"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:377  %weight_buf_3x3_V_5_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_4"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:378  %tmp4_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_5_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_5"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:379  %weight_buf_3x3_V_5_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_5"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:380  %tmp5_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_5_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_5"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:381  %weight_buf_3x3_V_5_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_6"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:383  %weight_buf_3x3_V_5_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_7"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:412  %p_036_6 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_6_l)

]]></Node>
<StgValue><ssdm name="p_036_6"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:414  %tmp1_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_6_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_6"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:416  %tmp2_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_6_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_6"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:418  %tmp3_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_6_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_6"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:419  %weight_buf_3x3_V_6_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_4"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:420  %tmp4_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_6_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_6"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:421  %weight_buf_3x3_V_6_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_5"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:422  %tmp5_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_6_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_6"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:423  %weight_buf_3x3_V_6_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_6"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:425  %weight_buf_3x3_V_6_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_7"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:454  %p_036_7 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_7_l)

]]></Node>
<StgValue><ssdm name="p_036_7"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:456  %tmp1_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_7_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_7"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:458  %tmp2_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_7_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_7"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:460  %tmp3_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_7_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_7"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:461  %weight_buf_3x3_V_7_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_4"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:462  %tmp4_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_7_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_7"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:463  %weight_buf_3x3_V_7_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_5"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:464  %tmp5_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_7_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_7"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:465  %weight_buf_3x3_V_7_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_6"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:467  %weight_buf_3x3_V_7_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_7"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:496  %p_036_8 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_8_l)

]]></Node>
<StgValue><ssdm name="p_036_8"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:498  %tmp1_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_8_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_8"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:500  %tmp2_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_8_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_8"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:502  %tmp3_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_8_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_8"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:503  %weight_buf_3x3_V_8_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_4"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:504  %tmp4_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_8_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_8"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:505  %weight_buf_3x3_V_8_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_5"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:506  %tmp5_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_8_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_8"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:507  %weight_buf_3x3_V_8_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_6"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:509  %weight_buf_3x3_V_8_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_7"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:538  %p_036_9 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_9_l)

]]></Node>
<StgValue><ssdm name="p_036_9"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:540  %tmp1_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_9_l_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_9"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:542  %tmp2_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_9_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_9"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:544  %tmp3_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_9_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_9"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:545  %weight_buf_3x3_V_9_l_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_4"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:546  %tmp4_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_9_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_9"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:547  %weight_buf_3x3_V_9_l_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_5"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:548  %tmp5_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_9_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_9"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:549  %weight_buf_3x3_V_9_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_6"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:551  %weight_buf_3x3_V_9_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_7"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:580  %p_036_s = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_10_s)

]]></Node>
<StgValue><ssdm name="p_036_s"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:582  %tmp1_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_10_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_10"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:584  %tmp2_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_10_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_s"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:586  %tmp3_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_10_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_s"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:587  %weight_buf_3x3_V_10_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_4"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:588  %tmp4_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_10_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_s"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:589  %weight_buf_3x3_V_10_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_5"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:590  %tmp5_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_10_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_s"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:591  %weight_buf_3x3_V_10_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_6"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:593  %weight_buf_3x3_V_10_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_7"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:622  %p_036_10 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_11_s)

]]></Node>
<StgValue><ssdm name="p_036_10"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:624  %tmp1_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_11_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_11"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:626  %tmp2_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_11_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_10"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:628  %tmp3_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_11_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_10"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:629  %weight_buf_3x3_V_11_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_4"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:630  %tmp4_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_11_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_10"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:631  %weight_buf_3x3_V_11_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_5"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:632  %tmp5_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_11_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_10"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:633  %weight_buf_3x3_V_11_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_6"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:635  %weight_buf_3x3_V_11_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_7"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:664  %p_036_11 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_12_s)

]]></Node>
<StgValue><ssdm name="p_036_11"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:666  %tmp1_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_12_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_12"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:668  %tmp2_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_12_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_11"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:670  %tmp3_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_12_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_11"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:671  %weight_buf_3x3_V_12_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_4"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:672  %tmp4_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_12_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_11"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:673  %weight_buf_3x3_V_12_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_5"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:674  %tmp5_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_12_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_11"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:675  %weight_buf_3x3_V_12_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_6"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:677  %weight_buf_3x3_V_12_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_7"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:706  %p_036_12 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_13_s)

]]></Node>
<StgValue><ssdm name="p_036_12"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:708  %tmp1_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_13_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_13"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:710  %tmp2_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_13_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_12"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:712  %tmp3_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_13_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_12"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:713  %weight_buf_3x3_V_13_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_4"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:714  %tmp4_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_13_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_12"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:715  %weight_buf_3x3_V_13_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_5"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:716  %tmp5_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_13_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_12"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:717  %weight_buf_3x3_V_13_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_6"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:719  %weight_buf_3x3_V_13_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_7"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:748  %p_036_13 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_14_s)

]]></Node>
<StgValue><ssdm name="p_036_13"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:750  %tmp1_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_14_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_14"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:752  %tmp2_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_14_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_13"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:754  %tmp3_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_14_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_13"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:755  %weight_buf_3x3_V_14_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_4"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:756  %tmp4_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_14_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_13"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:757  %weight_buf_3x3_V_14_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_5"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:758  %tmp5_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_14_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_13"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:759  %weight_buf_3x3_V_14_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_6"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:761  %weight_buf_3x3_V_14_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_7"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:790  %p_036_14 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_15_s)

]]></Node>
<StgValue><ssdm name="p_036_14"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:792  %tmp1_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_15_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_15"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:794  %tmp2_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_15_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_14"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:796  %tmp3_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_15_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_14"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:797  %weight_buf_3x3_V_15_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_4"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:798  %tmp4_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_15_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_14"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:799  %weight_buf_3x3_V_15_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_5"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:800  %tmp5_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_15_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_14"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:801  %weight_buf_3x3_V_15_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_6"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:803  %weight_buf_3x3_V_15_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_7"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:832  %p_036_15 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_16_s)

]]></Node>
<StgValue><ssdm name="p_036_15"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:834  %tmp1_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_16_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_16"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:836  %tmp2_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_16_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_15"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:838  %tmp3_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_16_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_15"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:839  %weight_buf_3x3_V_16_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_4"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:840  %tmp4_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_16_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_15"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:841  %weight_buf_3x3_V_16_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_5"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:842  %tmp5_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_16_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_15"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:843  %weight_buf_3x3_V_16_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_6"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:845  %weight_buf_3x3_V_16_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_7"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:874  %p_036_16 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_17_s)

]]></Node>
<StgValue><ssdm name="p_036_16"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:876  %tmp1_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_4, i64 %weight_buf_3x3_V_17_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_17"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:878  %tmp2_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_17_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_16"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:880  %tmp3_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_17_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_16"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:881  %weight_buf_3x3_V_17_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_4"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:882  %tmp4_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_17_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_16"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:883  %weight_buf_3x3_V_17_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_5"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:884  %tmp5_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_17_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_16"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:885  %weight_buf_3x3_V_17_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_6"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:887  %weight_buf_3x3_V_17_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_7"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:917  %p_036_17 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_18_s)

]]></Node>
<StgValue><ssdm name="p_036_17"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:920  %tmp1_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_18_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_18"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:923  %tmp2_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_18_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_17"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:926  %tmp3_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_18_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_17"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:928  %weight_buf_3x3_V_18_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_4"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:929  %tmp4_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_18_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_17"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:931  %weight_buf_3x3_V_18_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_5"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:932  %tmp5_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_18_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_17"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:933  %weight_buf_3x3_V_18_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_6"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:935  %weight_buf_3x3_V_18_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_7"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:964  %p_036_18 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_19_s)

]]></Node>
<StgValue><ssdm name="p_036_18"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:966  %tmp1_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_19_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_19"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:968  %tmp2_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_19_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_18"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:970  %tmp3_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_19_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_18"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:971  %weight_buf_3x3_V_19_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_4"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:972  %tmp4_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_19_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_18"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:973  %weight_buf_3x3_V_19_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_5"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:974  %tmp5_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_19_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_18"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:975  %weight_buf_3x3_V_19_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_6"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:977  %weight_buf_3x3_V_19_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_7"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1006  %p_036_19 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_20_s)

]]></Node>
<StgValue><ssdm name="p_036_19"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1008  %tmp1_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_20_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_20"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1010  %tmp2_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_20_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_19"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1012  %tmp3_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_20_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_19"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1013  %weight_buf_3x3_V_20_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_4"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1014  %tmp4_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_20_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_19"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1015  %weight_buf_3x3_V_20_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_5"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1016  %tmp5_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_20_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_19"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1017  %weight_buf_3x3_V_20_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_6"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1019  %weight_buf_3x3_V_20_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_7"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1050  %tmp1_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_21_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_21"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1055  %weight_buf_3x3_V_21_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_4"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1056  %tmp4_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_21_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_20"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1057  %weight_buf_3x3_V_21_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_5"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1059  %weight_buf_3x3_V_21_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_6"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1061  %weight_buf_3x3_V_21_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_7"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1092  %tmp1_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_22_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_22"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1097  %weight_buf_3x3_V_22_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_4"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1098  %tmp4_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_22_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_21"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1099  %weight_buf_3x3_V_22_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_5"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1101  %weight_buf_3x3_V_22_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_6"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1103  %weight_buf_3x3_V_22_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_7"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1134  %tmp1_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_23_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_23"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1139  %weight_buf_3x3_V_23_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_4"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1140  %tmp4_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_23_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_22"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1141  %weight_buf_3x3_V_23_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_5"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1143  %weight_buf_3x3_V_23_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_6"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1145  %weight_buf_3x3_V_23_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_7"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1176  %tmp1_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_24_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_24"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1181  %weight_buf_3x3_V_24_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_4"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1182  %tmp4_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_24_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_23"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1183  %weight_buf_3x3_V_24_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_5"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1185  %weight_buf_3x3_V_24_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_6"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1187  %weight_buf_3x3_V_24_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_7"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1218  %tmp1_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_25_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_25"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1223  %weight_buf_3x3_V_25_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_4"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1224  %tmp4_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_25_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_24"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1225  %weight_buf_3x3_V_25_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_5"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1227  %weight_buf_3x3_V_25_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_6"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1229  %weight_buf_3x3_V_25_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_7"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1260  %tmp1_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_26_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_26"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1265  %weight_buf_3x3_V_26_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_4"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1266  %tmp4_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_26_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_25"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1267  %weight_buf_3x3_V_26_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_5"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1269  %weight_buf_3x3_V_26_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_6"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1271  %weight_buf_3x3_V_26_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_7"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1302  %tmp1_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_27_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_27"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1307  %weight_buf_3x3_V_27_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_4"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1308  %tmp4_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_27_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_26"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1309  %weight_buf_3x3_V_27_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_5"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1311  %weight_buf_3x3_V_27_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_6"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1313  %weight_buf_3x3_V_27_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_7"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1344  %tmp1_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_28_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_28"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1349  %weight_buf_3x3_V_28_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_4"/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1350  %tmp4_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_28_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_27"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1351  %weight_buf_3x3_V_28_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_5"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1353  %weight_buf_3x3_V_28_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_6"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1355  %weight_buf_3x3_V_28_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_7"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1386  %tmp1_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_29_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_29"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1391  %weight_buf_3x3_V_29_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_4"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1392  %tmp4_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_29_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_28"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1393  %weight_buf_3x3_V_29_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_5"/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1395  %weight_buf_3x3_V_29_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_6"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1397  %weight_buf_3x3_V_29_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_7"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1428  %tmp1_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_30_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_30"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1433  %weight_buf_3x3_V_30_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_4"/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1434  %tmp4_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_30_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_29"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1435  %weight_buf_3x3_V_30_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_5"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1437  %weight_buf_3x3_V_30_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_6"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1439  %weight_buf_3x3_V_30_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_7"/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1470  %tmp1_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_s, i64 %weight_buf_3x3_V_31_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_s"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1475  %weight_buf_3x3_V_31_4 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_4"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1476  %tmp4_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_31_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_30"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1477  %weight_buf_3x3_V_31_5 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_5"/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1479  %weight_buf_3x3_V_31_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_6"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1481  %weight_buf_3x3_V_31_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1077" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:114  %p_s = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_0_l)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="1078" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:140  %tmp2_V = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_0_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="1079" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:143  %tmp3_V = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_0_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="1080" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:146  %tmp4_V = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_0_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="1081" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:149  %tmp5_V = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_0_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V"/></StgValue>
</operation>

<operation id="1082" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:157  %weight_buf_3x3_V_0_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_6"/></StgValue>
</operation>

<operation id="1083" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:166  %weight_buf_3x3_V_0_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_7"/></StgValue>
</operation>

<operation id="1084" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:167  %tmp7_V = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_0_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V"/></StgValue>
</operation>

<operation id="1085" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:175  %weight_buf_3x3_V_0_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_8"/></StgValue>
</operation>

<operation id="1086" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:202  %p_036_1 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_1_l)

]]></Node>
<StgValue><ssdm name="p_036_1"/></StgValue>
</operation>

<operation id="1087" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:206  %tmp2_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_1_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_1"/></StgValue>
</operation>

<operation id="1088" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:208  %tmp3_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_1_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_1"/></StgValue>
</operation>

<operation id="1089" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:210  %tmp4_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_1_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_1"/></StgValue>
</operation>

<operation id="1090" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:212  %tmp5_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_1_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_1"/></StgValue>
</operation>

<operation id="1091" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:213  %weight_buf_3x3_V_1_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_6"/></StgValue>
</operation>

<operation id="1092" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:215  %weight_buf_3x3_V_1_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_7"/></StgValue>
</operation>

<operation id="1093" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:216  %tmp7_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_1_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_1"/></StgValue>
</operation>

<operation id="1094" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:217  %weight_buf_3x3_V_1_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_8"/></StgValue>
</operation>

<operation id="1095" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:244  %p_036_2 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_2_l)

]]></Node>
<StgValue><ssdm name="p_036_2"/></StgValue>
</operation>

<operation id="1096" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:248  %tmp2_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_2_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2"/></StgValue>
</operation>

<operation id="1097" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:250  %tmp3_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_2_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_2"/></StgValue>
</operation>

<operation id="1098" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:252  %tmp4_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_2_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_2"/></StgValue>
</operation>

<operation id="1099" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:254  %tmp5_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_2_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_2"/></StgValue>
</operation>

<operation id="1100" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:255  %weight_buf_3x3_V_2_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_6"/></StgValue>
</operation>

<operation id="1101" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:257  %weight_buf_3x3_V_2_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_7"/></StgValue>
</operation>

<operation id="1102" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:258  %tmp7_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_2_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_2"/></StgValue>
</operation>

<operation id="1103" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:259  %weight_buf_3x3_V_2_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_8"/></StgValue>
</operation>

<operation id="1104" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:286  %p_036_3 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_3_l)

]]></Node>
<StgValue><ssdm name="p_036_3"/></StgValue>
</operation>

<operation id="1105" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:290  %tmp2_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_3_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_3"/></StgValue>
</operation>

<operation id="1106" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:292  %tmp3_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_3_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_3"/></StgValue>
</operation>

<operation id="1107" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:294  %tmp4_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_3_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_3"/></StgValue>
</operation>

<operation id="1108" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:296  %tmp5_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_3_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_3"/></StgValue>
</operation>

<operation id="1109" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:297  %weight_buf_3x3_V_3_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_6"/></StgValue>
</operation>

<operation id="1110" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:299  %weight_buf_3x3_V_3_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_7"/></StgValue>
</operation>

<operation id="1111" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:300  %tmp7_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_3_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_3"/></StgValue>
</operation>

<operation id="1112" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:301  %weight_buf_3x3_V_3_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_8"/></StgValue>
</operation>

<operation id="1113" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:328  %p_036_4 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_4_l)

]]></Node>
<StgValue><ssdm name="p_036_4"/></StgValue>
</operation>

<operation id="1114" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:332  %tmp2_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_4_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_4"/></StgValue>
</operation>

<operation id="1115" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:334  %tmp3_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_4_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_4"/></StgValue>
</operation>

<operation id="1116" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:336  %tmp4_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_4_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_4"/></StgValue>
</operation>

<operation id="1117" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:338  %tmp5_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_4_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_4"/></StgValue>
</operation>

<operation id="1118" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:339  %weight_buf_3x3_V_4_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_6"/></StgValue>
</operation>

<operation id="1119" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:341  %weight_buf_3x3_V_4_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_7"/></StgValue>
</operation>

<operation id="1120" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:342  %tmp7_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_4_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_4"/></StgValue>
</operation>

<operation id="1121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:343  %weight_buf_3x3_V_4_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_8"/></StgValue>
</operation>

<operation id="1122" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:370  %p_036_5 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_5_l)

]]></Node>
<StgValue><ssdm name="p_036_5"/></StgValue>
</operation>

<operation id="1123" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:374  %tmp2_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_5_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_5"/></StgValue>
</operation>

<operation id="1124" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:376  %tmp3_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_5_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_5"/></StgValue>
</operation>

<operation id="1125" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:378  %tmp4_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_5_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_5"/></StgValue>
</operation>

<operation id="1126" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:380  %tmp5_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_5_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_5"/></StgValue>
</operation>

<operation id="1127" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:381  %weight_buf_3x3_V_5_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_6"/></StgValue>
</operation>

<operation id="1128" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:383  %weight_buf_3x3_V_5_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_7"/></StgValue>
</operation>

<operation id="1129" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:384  %tmp7_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_5_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_5"/></StgValue>
</operation>

<operation id="1130" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:385  %weight_buf_3x3_V_5_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_8"/></StgValue>
</operation>

<operation id="1131" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:412  %p_036_6 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_6_l)

]]></Node>
<StgValue><ssdm name="p_036_6"/></StgValue>
</operation>

<operation id="1132" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:416  %tmp2_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_6_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_6"/></StgValue>
</operation>

<operation id="1133" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:418  %tmp3_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_6_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_6"/></StgValue>
</operation>

<operation id="1134" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:420  %tmp4_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_6_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_6"/></StgValue>
</operation>

<operation id="1135" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:422  %tmp5_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_6_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_6"/></StgValue>
</operation>

<operation id="1136" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:423  %weight_buf_3x3_V_6_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_6"/></StgValue>
</operation>

<operation id="1137" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:425  %weight_buf_3x3_V_6_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_7"/></StgValue>
</operation>

<operation id="1138" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:426  %tmp7_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_6_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_6"/></StgValue>
</operation>

<operation id="1139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:427  %weight_buf_3x3_V_6_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_8"/></StgValue>
</operation>

<operation id="1140" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:454  %p_036_7 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_7_l)

]]></Node>
<StgValue><ssdm name="p_036_7"/></StgValue>
</operation>

<operation id="1141" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:458  %tmp2_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_7_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_7"/></StgValue>
</operation>

<operation id="1142" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:460  %tmp3_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_7_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_7"/></StgValue>
</operation>

<operation id="1143" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:462  %tmp4_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_7_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_7"/></StgValue>
</operation>

<operation id="1144" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:464  %tmp5_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_7_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_7"/></StgValue>
</operation>

<operation id="1145" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:465  %weight_buf_3x3_V_7_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_6"/></StgValue>
</operation>

<operation id="1146" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:467  %weight_buf_3x3_V_7_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_7"/></StgValue>
</operation>

<operation id="1147" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:468  %tmp7_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_7_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_7"/></StgValue>
</operation>

<operation id="1148" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:469  %weight_buf_3x3_V_7_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_8"/></StgValue>
</operation>

<operation id="1149" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:496  %p_036_8 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_8_l)

]]></Node>
<StgValue><ssdm name="p_036_8"/></StgValue>
</operation>

<operation id="1150" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:500  %tmp2_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_8_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_8"/></StgValue>
</operation>

<operation id="1151" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:502  %tmp3_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_8_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_8"/></StgValue>
</operation>

<operation id="1152" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:504  %tmp4_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_8_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_8"/></StgValue>
</operation>

<operation id="1153" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:506  %tmp5_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_8_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_8"/></StgValue>
</operation>

<operation id="1154" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:507  %weight_buf_3x3_V_8_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_6"/></StgValue>
</operation>

<operation id="1155" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:509  %weight_buf_3x3_V_8_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_7"/></StgValue>
</operation>

<operation id="1156" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:510  %tmp7_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_8_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_8"/></StgValue>
</operation>

<operation id="1157" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:511  %weight_buf_3x3_V_8_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_8"/></StgValue>
</operation>

<operation id="1158" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:538  %p_036_9 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_9_l)

]]></Node>
<StgValue><ssdm name="p_036_9"/></StgValue>
</operation>

<operation id="1159" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:542  %tmp2_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_9_l_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_9"/></StgValue>
</operation>

<operation id="1160" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:544  %tmp3_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_9_l_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_9"/></StgValue>
</operation>

<operation id="1161" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:546  %tmp4_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_9_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_9"/></StgValue>
</operation>

<operation id="1162" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:548  %tmp5_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_9_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_9"/></StgValue>
</operation>

<operation id="1163" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:549  %weight_buf_3x3_V_9_l_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_6"/></StgValue>
</operation>

<operation id="1164" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:551  %weight_buf_3x3_V_9_l_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_7"/></StgValue>
</operation>

<operation id="1165" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:552  %tmp7_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_9_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_9"/></StgValue>
</operation>

<operation id="1166" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:553  %weight_buf_3x3_V_9_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_8"/></StgValue>
</operation>

<operation id="1167" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:580  %p_036_s = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_10_s)

]]></Node>
<StgValue><ssdm name="p_036_s"/></StgValue>
</operation>

<operation id="1168" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:584  %tmp2_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_10_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_s"/></StgValue>
</operation>

<operation id="1169" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:586  %tmp3_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_10_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_s"/></StgValue>
</operation>

<operation id="1170" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:588  %tmp4_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_10_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_s"/></StgValue>
</operation>

<operation id="1171" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:590  %tmp5_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_10_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_s"/></StgValue>
</operation>

<operation id="1172" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:591  %weight_buf_3x3_V_10_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_6"/></StgValue>
</operation>

<operation id="1173" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:593  %weight_buf_3x3_V_10_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_7"/></StgValue>
</operation>

<operation id="1174" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:594  %tmp7_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_10_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_s"/></StgValue>
</operation>

<operation id="1175" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:595  %weight_buf_3x3_V_10_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_8"/></StgValue>
</operation>

<operation id="1176" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:622  %p_036_10 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_11_s)

]]></Node>
<StgValue><ssdm name="p_036_10"/></StgValue>
</operation>

<operation id="1177" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:626  %tmp2_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_11_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_10"/></StgValue>
</operation>

<operation id="1178" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:628  %tmp3_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_11_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_10"/></StgValue>
</operation>

<operation id="1179" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:630  %tmp4_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_11_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_10"/></StgValue>
</operation>

<operation id="1180" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:632  %tmp5_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_11_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_10"/></StgValue>
</operation>

<operation id="1181" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:633  %weight_buf_3x3_V_11_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_6"/></StgValue>
</operation>

<operation id="1182" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:635  %weight_buf_3x3_V_11_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_7"/></StgValue>
</operation>

<operation id="1183" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:636  %tmp7_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_11_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_10"/></StgValue>
</operation>

<operation id="1184" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:637  %weight_buf_3x3_V_11_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_8"/></StgValue>
</operation>

<operation id="1185" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:664  %p_036_11 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_12_s)

]]></Node>
<StgValue><ssdm name="p_036_11"/></StgValue>
</operation>

<operation id="1186" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:668  %tmp2_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_12_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_11"/></StgValue>
</operation>

<operation id="1187" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:670  %tmp3_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_12_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_11"/></StgValue>
</operation>

<operation id="1188" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:672  %tmp4_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_12_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_11"/></StgValue>
</operation>

<operation id="1189" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:674  %tmp5_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_12_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_11"/></StgValue>
</operation>

<operation id="1190" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:675  %weight_buf_3x3_V_12_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_6"/></StgValue>
</operation>

<operation id="1191" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:677  %weight_buf_3x3_V_12_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_7"/></StgValue>
</operation>

<operation id="1192" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:678  %tmp7_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_12_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_11"/></StgValue>
</operation>

<operation id="1193" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:679  %weight_buf_3x3_V_12_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_8"/></StgValue>
</operation>

<operation id="1194" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:706  %p_036_12 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_13_s)

]]></Node>
<StgValue><ssdm name="p_036_12"/></StgValue>
</operation>

<operation id="1195" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:710  %tmp2_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_13_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_12"/></StgValue>
</operation>

<operation id="1196" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:712  %tmp3_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_13_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_12"/></StgValue>
</operation>

<operation id="1197" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:714  %tmp4_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_13_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_12"/></StgValue>
</operation>

<operation id="1198" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:716  %tmp5_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_13_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_12"/></StgValue>
</operation>

<operation id="1199" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:717  %weight_buf_3x3_V_13_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_6"/></StgValue>
</operation>

<operation id="1200" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:719  %weight_buf_3x3_V_13_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_7"/></StgValue>
</operation>

<operation id="1201" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:720  %tmp7_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_13_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_12"/></StgValue>
</operation>

<operation id="1202" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:721  %weight_buf_3x3_V_13_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_8"/></StgValue>
</operation>

<operation id="1203" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:748  %p_036_13 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_14_s)

]]></Node>
<StgValue><ssdm name="p_036_13"/></StgValue>
</operation>

<operation id="1204" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:752  %tmp2_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_14_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_13"/></StgValue>
</operation>

<operation id="1205" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:754  %tmp3_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_14_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_13"/></StgValue>
</operation>

<operation id="1206" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:756  %tmp4_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_14_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_13"/></StgValue>
</operation>

<operation id="1207" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:758  %tmp5_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_14_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_13"/></StgValue>
</operation>

<operation id="1208" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:759  %weight_buf_3x3_V_14_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_6"/></StgValue>
</operation>

<operation id="1209" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:761  %weight_buf_3x3_V_14_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_7"/></StgValue>
</operation>

<operation id="1210" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:762  %tmp7_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_14_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_13"/></StgValue>
</operation>

<operation id="1211" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:763  %weight_buf_3x3_V_14_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_8"/></StgValue>
</operation>

<operation id="1212" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:790  %p_036_14 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_15_s)

]]></Node>
<StgValue><ssdm name="p_036_14"/></StgValue>
</operation>

<operation id="1213" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:794  %tmp2_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_15_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_14"/></StgValue>
</operation>

<operation id="1214" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:796  %tmp3_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_15_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_14"/></StgValue>
</operation>

<operation id="1215" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:798  %tmp4_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_15_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_14"/></StgValue>
</operation>

<operation id="1216" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:800  %tmp5_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_15_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_14"/></StgValue>
</operation>

<operation id="1217" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:801  %weight_buf_3x3_V_15_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_6"/></StgValue>
</operation>

<operation id="1218" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:803  %weight_buf_3x3_V_15_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_7"/></StgValue>
</operation>

<operation id="1219" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:804  %tmp7_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_15_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_14"/></StgValue>
</operation>

<operation id="1220" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:805  %weight_buf_3x3_V_15_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_8"/></StgValue>
</operation>

<operation id="1221" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:832  %p_036_15 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_16_s)

]]></Node>
<StgValue><ssdm name="p_036_15"/></StgValue>
</operation>

<operation id="1222" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:836  %tmp2_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_16_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_15"/></StgValue>
</operation>

<operation id="1223" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:838  %tmp3_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_16_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_15"/></StgValue>
</operation>

<operation id="1224" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:840  %tmp4_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_16_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_15"/></StgValue>
</operation>

<operation id="1225" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:842  %tmp5_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_16_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_15"/></StgValue>
</operation>

<operation id="1226" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:843  %weight_buf_3x3_V_16_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_6"/></StgValue>
</operation>

<operation id="1227" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:845  %weight_buf_3x3_V_16_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_7"/></StgValue>
</operation>

<operation id="1228" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:846  %tmp7_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_16_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_15"/></StgValue>
</operation>

<operation id="1229" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:847  %weight_buf_3x3_V_16_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_8"/></StgValue>
</operation>

<operation id="1230" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:874  %p_036_16 = call fastcc i6 @compute_engine_64(i64 %tmp_3, i64 %weight_buf_3x3_V_17_s)

]]></Node>
<StgValue><ssdm name="p_036_16"/></StgValue>
</operation>

<operation id="1231" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:878  %tmp2_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_5, i64 %weight_buf_3x3_V_17_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_16"/></StgValue>
</operation>

<operation id="1232" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:880  %tmp3_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_6, i64 %weight_buf_3x3_V_17_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_16"/></StgValue>
</operation>

<operation id="1233" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:882  %tmp4_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_17_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_16"/></StgValue>
</operation>

<operation id="1234" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:884  %tmp5_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_17_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_16"/></StgValue>
</operation>

<operation id="1235" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:885  %weight_buf_3x3_V_17_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_6"/></StgValue>
</operation>

<operation id="1236" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:887  %weight_buf_3x3_V_17_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_7"/></StgValue>
</operation>

<operation id="1237" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:888  %tmp7_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_17_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_16"/></StgValue>
</operation>

<operation id="1238" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:889  %weight_buf_3x3_V_17_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_8"/></StgValue>
</operation>

<operation id="1239" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:917  %p_036_17 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_18_s)

]]></Node>
<StgValue><ssdm name="p_036_17"/></StgValue>
</operation>

<operation id="1240" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:923  %tmp2_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_18_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_17"/></StgValue>
</operation>

<operation id="1241" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:926  %tmp3_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_18_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_17"/></StgValue>
</operation>

<operation id="1242" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:929  %tmp4_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_18_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_17"/></StgValue>
</operation>

<operation id="1243" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:932  %tmp5_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_18_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_17"/></StgValue>
</operation>

<operation id="1244" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:933  %weight_buf_3x3_V_18_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_6"/></StgValue>
</operation>

<operation id="1245" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:935  %weight_buf_3x3_V_18_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_7"/></StgValue>
</operation>

<operation id="1246" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:936  %tmp7_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_18_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_17"/></StgValue>
</operation>

<operation id="1247" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:937  %weight_buf_3x3_V_18_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_8"/></StgValue>
</operation>

<operation id="1248" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:964  %p_036_18 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_19_s)

]]></Node>
<StgValue><ssdm name="p_036_18"/></StgValue>
</operation>

<operation id="1249" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:968  %tmp2_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_19_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_18"/></StgValue>
</operation>

<operation id="1250" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:970  %tmp3_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_19_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_18"/></StgValue>
</operation>

<operation id="1251" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:972  %tmp4_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_19_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_18"/></StgValue>
</operation>

<operation id="1252" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:974  %tmp5_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_19_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_18"/></StgValue>
</operation>

<operation id="1253" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:975  %weight_buf_3x3_V_19_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_6"/></StgValue>
</operation>

<operation id="1254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:977  %weight_buf_3x3_V_19_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_7"/></StgValue>
</operation>

<operation id="1255" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:978  %tmp7_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_19_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_18"/></StgValue>
</operation>

<operation id="1256" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:979  %weight_buf_3x3_V_19_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_8"/></StgValue>
</operation>

<operation id="1257" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1006  %p_036_19 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_20_s)

]]></Node>
<StgValue><ssdm name="p_036_19"/></StgValue>
</operation>

<operation id="1258" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1010  %tmp2_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_20_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_19"/></StgValue>
</operation>

<operation id="1259" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1012  %tmp3_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_20_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_19"/></StgValue>
</operation>

<operation id="1260" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1014  %tmp4_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_20_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_19"/></StgValue>
</operation>

<operation id="1261" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1016  %tmp5_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_20_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_19"/></StgValue>
</operation>

<operation id="1262" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1017  %weight_buf_3x3_V_20_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_6"/></StgValue>
</operation>

<operation id="1263" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1019  %weight_buf_3x3_V_20_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_7"/></StgValue>
</operation>

<operation id="1264" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1020  %tmp7_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_20_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_19"/></StgValue>
</operation>

<operation id="1265" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1021  %weight_buf_3x3_V_20_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_8"/></StgValue>
</operation>

<operation id="1266" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1048  %p_036_20 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_21_s)

]]></Node>
<StgValue><ssdm name="p_036_20"/></StgValue>
</operation>

<operation id="1267" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1052  %tmp2_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_21_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_20"/></StgValue>
</operation>

<operation id="1268" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1054  %tmp3_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_21_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_20"/></StgValue>
</operation>

<operation id="1269" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1056  %tmp4_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_21_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_20"/></StgValue>
</operation>

<operation id="1270" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1058  %tmp5_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_21_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_20"/></StgValue>
</operation>

<operation id="1271" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1059  %weight_buf_3x3_V_21_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_6"/></StgValue>
</operation>

<operation id="1272" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1061  %weight_buf_3x3_V_21_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_7"/></StgValue>
</operation>

<operation id="1273" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1062  %tmp7_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_21_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_20"/></StgValue>
</operation>

<operation id="1274" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1063  %weight_buf_3x3_V_21_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_8"/></StgValue>
</operation>

<operation id="1275" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1090  %p_036_21 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_22_s)

]]></Node>
<StgValue><ssdm name="p_036_21"/></StgValue>
</operation>

<operation id="1276" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1094  %tmp2_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_22_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_21"/></StgValue>
</operation>

<operation id="1277" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1096  %tmp3_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_22_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_21"/></StgValue>
</operation>

<operation id="1278" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1098  %tmp4_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_22_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_21"/></StgValue>
</operation>

<operation id="1279" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1100  %tmp5_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_22_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_21"/></StgValue>
</operation>

<operation id="1280" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1101  %weight_buf_3x3_V_22_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_6"/></StgValue>
</operation>

<operation id="1281" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1103  %weight_buf_3x3_V_22_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_7"/></StgValue>
</operation>

<operation id="1282" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1104  %tmp7_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_22_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_21"/></StgValue>
</operation>

<operation id="1283" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1105  %weight_buf_3x3_V_22_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_8"/></StgValue>
</operation>

<operation id="1284" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1132  %p_036_22 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_23_s)

]]></Node>
<StgValue><ssdm name="p_036_22"/></StgValue>
</operation>

<operation id="1285" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1136  %tmp2_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_23_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_22"/></StgValue>
</operation>

<operation id="1286" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1138  %tmp3_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_23_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_22"/></StgValue>
</operation>

<operation id="1287" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1140  %tmp4_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_23_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_22"/></StgValue>
</operation>

<operation id="1288" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1142  %tmp5_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_23_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_22"/></StgValue>
</operation>

<operation id="1289" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1143  %weight_buf_3x3_V_23_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_6"/></StgValue>
</operation>

<operation id="1290" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1145  %weight_buf_3x3_V_23_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_7"/></StgValue>
</operation>

<operation id="1291" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1146  %tmp7_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_23_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_22"/></StgValue>
</operation>

<operation id="1292" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1147  %weight_buf_3x3_V_23_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_8"/></StgValue>
</operation>

<operation id="1293" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1174  %p_036_23 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_24_s)

]]></Node>
<StgValue><ssdm name="p_036_23"/></StgValue>
</operation>

<operation id="1294" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1178  %tmp2_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_24_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_23"/></StgValue>
</operation>

<operation id="1295" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1180  %tmp3_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_24_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_23"/></StgValue>
</operation>

<operation id="1296" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1182  %tmp4_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_24_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_23"/></StgValue>
</operation>

<operation id="1297" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1184  %tmp5_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_24_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_23"/></StgValue>
</operation>

<operation id="1298" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1185  %weight_buf_3x3_V_24_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_6"/></StgValue>
</operation>

<operation id="1299" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1187  %weight_buf_3x3_V_24_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_7"/></StgValue>
</operation>

<operation id="1300" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1188  %tmp7_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_24_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_23"/></StgValue>
</operation>

<operation id="1301" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1189  %weight_buf_3x3_V_24_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_8"/></StgValue>
</operation>

<operation id="1302" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1216  %p_036_24 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_25_s)

]]></Node>
<StgValue><ssdm name="p_036_24"/></StgValue>
</operation>

<operation id="1303" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1220  %tmp2_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_25_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_24"/></StgValue>
</operation>

<operation id="1304" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1222  %tmp3_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_25_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_24"/></StgValue>
</operation>

<operation id="1305" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1224  %tmp4_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_25_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_24"/></StgValue>
</operation>

<operation id="1306" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1226  %tmp5_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_25_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_24"/></StgValue>
</operation>

<operation id="1307" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1227  %weight_buf_3x3_V_25_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_6"/></StgValue>
</operation>

<operation id="1308" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1229  %weight_buf_3x3_V_25_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_7"/></StgValue>
</operation>

<operation id="1309" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1230  %tmp7_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_25_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_24"/></StgValue>
</operation>

<operation id="1310" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1231  %weight_buf_3x3_V_25_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_8"/></StgValue>
</operation>

<operation id="1311" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1258  %p_036_25 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_26_s)

]]></Node>
<StgValue><ssdm name="p_036_25"/></StgValue>
</operation>

<operation id="1312" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1262  %tmp2_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_26_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_25"/></StgValue>
</operation>

<operation id="1313" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1264  %tmp3_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_26_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_25"/></StgValue>
</operation>

<operation id="1314" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1266  %tmp4_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_26_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_25"/></StgValue>
</operation>

<operation id="1315" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1268  %tmp5_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_26_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_25"/></StgValue>
</operation>

<operation id="1316" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1269  %weight_buf_3x3_V_26_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_6"/></StgValue>
</operation>

<operation id="1317" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1271  %weight_buf_3x3_V_26_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_7"/></StgValue>
</operation>

<operation id="1318" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1272  %tmp7_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_26_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_25"/></StgValue>
</operation>

<operation id="1319" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1273  %weight_buf_3x3_V_26_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_8"/></StgValue>
</operation>

<operation id="1320" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1300  %p_036_26 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_27_s)

]]></Node>
<StgValue><ssdm name="p_036_26"/></StgValue>
</operation>

<operation id="1321" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1304  %tmp2_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_27_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_26"/></StgValue>
</operation>

<operation id="1322" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1306  %tmp3_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_27_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_26"/></StgValue>
</operation>

<operation id="1323" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1308  %tmp4_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_27_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_26"/></StgValue>
</operation>

<operation id="1324" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1310  %tmp5_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_27_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_26"/></StgValue>
</operation>

<operation id="1325" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1311  %weight_buf_3x3_V_27_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_6"/></StgValue>
</operation>

<operation id="1326" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1313  %weight_buf_3x3_V_27_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_7"/></StgValue>
</operation>

<operation id="1327" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1314  %tmp7_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_27_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_26"/></StgValue>
</operation>

<operation id="1328" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1315  %weight_buf_3x3_V_27_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_8"/></StgValue>
</operation>

<operation id="1329" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1342  %p_036_27 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_28_s)

]]></Node>
<StgValue><ssdm name="p_036_27"/></StgValue>
</operation>

<operation id="1330" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1346  %tmp2_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_28_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_27"/></StgValue>
</operation>

<operation id="1331" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1350  %tmp4_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_28_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_27"/></StgValue>
</operation>

<operation id="1332" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1353  %weight_buf_3x3_V_28_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_6"/></StgValue>
</operation>

<operation id="1333" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1355  %weight_buf_3x3_V_28_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_7"/></StgValue>
</operation>

<operation id="1334" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1357  %weight_buf_3x3_V_28_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_8"/></StgValue>
</operation>

<operation id="1335" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1392  %tmp4_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_29_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_28"/></StgValue>
</operation>

<operation id="1336" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1395  %weight_buf_3x3_V_29_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_6"/></StgValue>
</operation>

<operation id="1337" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1397  %weight_buf_3x3_V_29_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_7"/></StgValue>
</operation>

<operation id="1338" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1399  %weight_buf_3x3_V_29_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_8"/></StgValue>
</operation>

<operation id="1339" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1434  %tmp4_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_30_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_29"/></StgValue>
</operation>

<operation id="1340" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1437  %weight_buf_3x3_V_30_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_6"/></StgValue>
</operation>

<operation id="1341" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1439  %weight_buf_3x3_V_30_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_7"/></StgValue>
</operation>

<operation id="1342" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1441  %weight_buf_3x3_V_30_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_8"/></StgValue>
</operation>

<operation id="1343" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1476  %tmp4_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_31_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_30"/></StgValue>
</operation>

<operation id="1344" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1479  %weight_buf_3x3_V_31_6 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_6"/></StgValue>
</operation>

<operation id="1345" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1481  %weight_buf_3x3_V_31_7 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_7"/></StgValue>
</operation>

<operation id="1346" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1483  %weight_buf_3x3_V_31_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1347" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:146  %tmp4_V = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_0_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="1348" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:149  %tmp5_V = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_0_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V"/></StgValue>
</operation>

<operation id="1349" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:158  %tmp6_V = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_0_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V"/></StgValue>
</operation>

<operation id="1350" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:167  %tmp7_V = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_0_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V"/></StgValue>
</operation>

<operation id="1351" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:175  %weight_buf_3x3_V_0_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_0, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_0_l_8"/></StgValue>
</operation>

<operation id="1352" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:176  %tmp8_V = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_0_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V"/></StgValue>
</operation>

<operation id="1353" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:178  %bn_weights_V_load = load i11* %bn_weights_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V_load"/></StgValue>
</operation>

<operation id="1354" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:179  %bn_bias_V_load = load i11* %bn_bias_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V_load"/></StgValue>
</operation>

<operation id="1355" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:210  %tmp4_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_1_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_1"/></StgValue>
</operation>

<operation id="1356" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:212  %tmp5_V_0_1 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_1_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_1"/></StgValue>
</operation>

<operation id="1357" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:214  %tmp6_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_1_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_1"/></StgValue>
</operation>

<operation id="1358" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:216  %tmp7_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_1_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_1"/></StgValue>
</operation>

<operation id="1359" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:217  %weight_buf_3x3_V_1_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_1, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_1_l_8"/></StgValue>
</operation>

<operation id="1360" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:218  %tmp8_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_1_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_1"/></StgValue>
</operation>

<operation id="1361" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:220  %bn_weights_V71_load = load i11* %bn_weights_V71_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V71_load"/></StgValue>
</operation>

<operation id="1362" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:221  %bn_bias_V102_load = load i11* %bn_bias_V102_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V102_load"/></StgValue>
</operation>

<operation id="1363" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:252  %tmp4_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_2_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_2"/></StgValue>
</operation>

<operation id="1364" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:254  %tmp5_V_0_2 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_2_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_2"/></StgValue>
</operation>

<operation id="1365" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:256  %tmp6_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_2_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_2"/></StgValue>
</operation>

<operation id="1366" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:258  %tmp7_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_2_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_2"/></StgValue>
</operation>

<operation id="1367" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:259  %weight_buf_3x3_V_2_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_2, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_2_l_8"/></StgValue>
</operation>

<operation id="1368" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:260  %tmp8_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_2_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_2"/></StgValue>
</operation>

<operation id="1369" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:262  %bn_weights_V72_load = load i11* %bn_weights_V72_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V72_load"/></StgValue>
</operation>

<operation id="1370" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:263  %bn_bias_V103_load = load i11* %bn_bias_V103_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V103_load"/></StgValue>
</operation>

<operation id="1371" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:294  %tmp4_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_3_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_3"/></StgValue>
</operation>

<operation id="1372" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:296  %tmp5_V_0_3 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_3_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_3"/></StgValue>
</operation>

<operation id="1373" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:298  %tmp6_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_3_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_3"/></StgValue>
</operation>

<operation id="1374" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:300  %tmp7_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_3_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_3"/></StgValue>
</operation>

<operation id="1375" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:301  %weight_buf_3x3_V_3_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_3, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_3_l_8"/></StgValue>
</operation>

<operation id="1376" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:302  %tmp8_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_3_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_3"/></StgValue>
</operation>

<operation id="1377" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:304  %bn_weights_V73_load = load i11* %bn_weights_V73_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V73_load"/></StgValue>
</operation>

<operation id="1378" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:305  %bn_bias_V104_load = load i11* %bn_bias_V104_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V104_load"/></StgValue>
</operation>

<operation id="1379" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:336  %tmp4_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_4_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_4"/></StgValue>
</operation>

<operation id="1380" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:338  %tmp5_V_0_4 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_4_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_4"/></StgValue>
</operation>

<operation id="1381" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:340  %tmp6_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_4_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_4"/></StgValue>
</operation>

<operation id="1382" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:342  %tmp7_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_4_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_4"/></StgValue>
</operation>

<operation id="1383" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:343  %weight_buf_3x3_V_4_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_4, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_4_l_8"/></StgValue>
</operation>

<operation id="1384" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:344  %tmp8_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_4_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_4"/></StgValue>
</operation>

<operation id="1385" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:346  %bn_weights_V74_load = load i11* %bn_weights_V74_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V74_load"/></StgValue>
</operation>

<operation id="1386" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:347  %bn_bias_V105_load = load i11* %bn_bias_V105_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V105_load"/></StgValue>
</operation>

<operation id="1387" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:378  %tmp4_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_5_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_5"/></StgValue>
</operation>

<operation id="1388" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:380  %tmp5_V_0_5 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_5_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_5"/></StgValue>
</operation>

<operation id="1389" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:382  %tmp6_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_5_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_5"/></StgValue>
</operation>

<operation id="1390" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:384  %tmp7_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_5_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_5"/></StgValue>
</operation>

<operation id="1391" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:385  %weight_buf_3x3_V_5_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_5, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_5_l_8"/></StgValue>
</operation>

<operation id="1392" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:386  %tmp8_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_5_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_5"/></StgValue>
</operation>

<operation id="1393" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:388  %bn_weights_V75_load = load i11* %bn_weights_V75_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V75_load"/></StgValue>
</operation>

<operation id="1394" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:389  %bn_bias_V106_load = load i11* %bn_bias_V106_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V106_load"/></StgValue>
</operation>

<operation id="1395" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:420  %tmp4_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_6_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_6"/></StgValue>
</operation>

<operation id="1396" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:422  %tmp5_V_0_6 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_6_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_6"/></StgValue>
</operation>

<operation id="1397" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:424  %tmp6_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_6_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_6"/></StgValue>
</operation>

<operation id="1398" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:426  %tmp7_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_6_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_6"/></StgValue>
</operation>

<operation id="1399" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:427  %weight_buf_3x3_V_6_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_6, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_6_l_8"/></StgValue>
</operation>

<operation id="1400" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:428  %tmp8_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_6_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_6"/></StgValue>
</operation>

<operation id="1401" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:430  %bn_weights_V76_load = load i11* %bn_weights_V76_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V76_load"/></StgValue>
</operation>

<operation id="1402" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:431  %bn_bias_V107_load = load i11* %bn_bias_V107_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V107_load"/></StgValue>
</operation>

<operation id="1403" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:462  %tmp4_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_7_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_7"/></StgValue>
</operation>

<operation id="1404" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:464  %tmp5_V_0_7 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_7_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_7"/></StgValue>
</operation>

<operation id="1405" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:466  %tmp6_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_7_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_7"/></StgValue>
</operation>

<operation id="1406" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:468  %tmp7_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_7_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_7"/></StgValue>
</operation>

<operation id="1407" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:469  %weight_buf_3x3_V_7_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_7, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_7_l_8"/></StgValue>
</operation>

<operation id="1408" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:470  %tmp8_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_7_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_7"/></StgValue>
</operation>

<operation id="1409" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:472  %bn_weights_V77_load = load i11* %bn_weights_V77_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V77_load"/></StgValue>
</operation>

<operation id="1410" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:473  %bn_bias_V108_load = load i11* %bn_bias_V108_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V108_load"/></StgValue>
</operation>

<operation id="1411" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:504  %tmp4_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_8_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_8"/></StgValue>
</operation>

<operation id="1412" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:506  %tmp5_V_0_8 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_8_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_8"/></StgValue>
</operation>

<operation id="1413" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:508  %tmp6_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_8_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_8"/></StgValue>
</operation>

<operation id="1414" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:510  %tmp7_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_8_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_8"/></StgValue>
</operation>

<operation id="1415" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:511  %weight_buf_3x3_V_8_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_8, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_8_l_8"/></StgValue>
</operation>

<operation id="1416" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:512  %tmp8_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_8_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_8"/></StgValue>
</operation>

<operation id="1417" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:514  %bn_weights_V78_load = load i11* %bn_weights_V78_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V78_load"/></StgValue>
</operation>

<operation id="1418" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:515  %bn_bias_V109_load = load i11* %bn_bias_V109_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V109_load"/></StgValue>
</operation>

<operation id="1419" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:546  %tmp4_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_9_l_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_9"/></StgValue>
</operation>

<operation id="1420" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:548  %tmp5_V_0_9 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_9_l_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_9"/></StgValue>
</operation>

<operation id="1421" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:550  %tmp6_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_9_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_9"/></StgValue>
</operation>

<operation id="1422" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:552  %tmp7_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_9_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_9"/></StgValue>
</operation>

<operation id="1423" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:553  %weight_buf_3x3_V_9_l_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_9, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_9_l_8"/></StgValue>
</operation>

<operation id="1424" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:554  %tmp8_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_9_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_9"/></StgValue>
</operation>

<operation id="1425" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:556  %bn_weights_V79_load = load i11* %bn_weights_V79_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V79_load"/></StgValue>
</operation>

<operation id="1426" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:557  %bn_bias_V110_load = load i11* %bn_bias_V110_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V110_load"/></StgValue>
</operation>

<operation id="1427" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:588  %tmp4_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_10_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_s"/></StgValue>
</operation>

<operation id="1428" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:590  %tmp5_V_0_s = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_10_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_s"/></StgValue>
</operation>

<operation id="1429" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:592  %tmp6_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_10_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_s"/></StgValue>
</operation>

<operation id="1430" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:594  %tmp7_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_10_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_s"/></StgValue>
</operation>

<operation id="1431" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:595  %weight_buf_3x3_V_10_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_10, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_10_8"/></StgValue>
</operation>

<operation id="1432" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:596  %tmp8_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_10_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_s"/></StgValue>
</operation>

<operation id="1433" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:598  %bn_weights_V80_load = load i11* %bn_weights_V80_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V80_load"/></StgValue>
</operation>

<operation id="1434" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:599  %bn_bias_V111_load = load i11* %bn_bias_V111_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V111_load"/></StgValue>
</operation>

<operation id="1435" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:630  %tmp4_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_11_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_10"/></StgValue>
</operation>

<operation id="1436" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:632  %tmp5_V_0_10 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_11_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_10"/></StgValue>
</operation>

<operation id="1437" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:634  %tmp6_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_11_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_10"/></StgValue>
</operation>

<operation id="1438" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:636  %tmp7_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_11_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_10"/></StgValue>
</operation>

<operation id="1439" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:637  %weight_buf_3x3_V_11_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_11, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_11_8"/></StgValue>
</operation>

<operation id="1440" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:638  %tmp8_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_11_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_10"/></StgValue>
</operation>

<operation id="1441" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:640  %bn_weights_V81_load = load i11* %bn_weights_V81_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V81_load"/></StgValue>
</operation>

<operation id="1442" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:641  %bn_bias_V112_load = load i11* %bn_bias_V112_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V112_load"/></StgValue>
</operation>

<operation id="1443" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:672  %tmp4_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_12_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_11"/></StgValue>
</operation>

<operation id="1444" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:674  %tmp5_V_0_11 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_12_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_11"/></StgValue>
</operation>

<operation id="1445" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:676  %tmp6_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_12_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_11"/></StgValue>
</operation>

<operation id="1446" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:678  %tmp7_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_12_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_11"/></StgValue>
</operation>

<operation id="1447" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:679  %weight_buf_3x3_V_12_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_12, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_12_8"/></StgValue>
</operation>

<operation id="1448" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:680  %tmp8_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_12_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_11"/></StgValue>
</operation>

<operation id="1449" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:682  %bn_weights_V82_load = load i11* %bn_weights_V82_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V82_load"/></StgValue>
</operation>

<operation id="1450" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:683  %bn_bias_V113_load = load i11* %bn_bias_V113_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V113_load"/></StgValue>
</operation>

<operation id="1451" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:714  %tmp4_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_13_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_12"/></StgValue>
</operation>

<operation id="1452" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:716  %tmp5_V_0_12 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_13_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_12"/></StgValue>
</operation>

<operation id="1453" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:718  %tmp6_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_13_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_12"/></StgValue>
</operation>

<operation id="1454" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:720  %tmp7_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_13_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_12"/></StgValue>
</operation>

<operation id="1455" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:721  %weight_buf_3x3_V_13_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_13, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_13_8"/></StgValue>
</operation>

<operation id="1456" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:722  %tmp8_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_13_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_12"/></StgValue>
</operation>

<operation id="1457" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:724  %bn_weights_V83_load = load i11* %bn_weights_V83_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V83_load"/></StgValue>
</operation>

<operation id="1458" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:725  %bn_bias_V114_load = load i11* %bn_bias_V114_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V114_load"/></StgValue>
</operation>

<operation id="1459" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:756  %tmp4_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_14_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_13"/></StgValue>
</operation>

<operation id="1460" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:758  %tmp5_V_0_13 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_14_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_13"/></StgValue>
</operation>

<operation id="1461" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:760  %tmp6_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_14_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_13"/></StgValue>
</operation>

<operation id="1462" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:762  %tmp7_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_14_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_13"/></StgValue>
</operation>

<operation id="1463" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:763  %weight_buf_3x3_V_14_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_14, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_14_8"/></StgValue>
</operation>

<operation id="1464" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:764  %tmp8_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_14_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_13"/></StgValue>
</operation>

<operation id="1465" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:798  %tmp4_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_15_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_14"/></StgValue>
</operation>

<operation id="1466" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:800  %tmp5_V_0_14 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_15_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_14"/></StgValue>
</operation>

<operation id="1467" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:802  %tmp6_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_15_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_14"/></StgValue>
</operation>

<operation id="1468" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:804  %tmp7_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_15_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_14"/></StgValue>
</operation>

<operation id="1469" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:805  %weight_buf_3x3_V_15_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_15, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_15_8"/></StgValue>
</operation>

<operation id="1470" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:806  %tmp8_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_15_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_14"/></StgValue>
</operation>

<operation id="1471" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:840  %tmp4_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_16_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_15"/></StgValue>
</operation>

<operation id="1472" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:842  %tmp5_V_0_15 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_16_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_15"/></StgValue>
</operation>

<operation id="1473" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:844  %tmp6_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_16_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_15"/></StgValue>
</operation>

<operation id="1474" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:846  %tmp7_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_16_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_15"/></StgValue>
</operation>

<operation id="1475" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:847  %weight_buf_3x3_V_16_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_16, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_16_8"/></StgValue>
</operation>

<operation id="1476" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:848  %tmp8_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_16_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_15"/></StgValue>
</operation>

<operation id="1477" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:882  %tmp4_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_7, i64 %weight_buf_3x3_V_17_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_16"/></StgValue>
</operation>

<operation id="1478" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:884  %tmp5_V_0_16 = call fastcc i6 @compute_engine_64(i64 %tmp_8, i64 %weight_buf_3x3_V_17_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_16"/></StgValue>
</operation>

<operation id="1479" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:886  %tmp6_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_17_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_16"/></StgValue>
</operation>

<operation id="1480" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:888  %tmp7_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_17_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_16"/></StgValue>
</operation>

<operation id="1481" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:889  %weight_buf_3x3_V_17_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_17, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_17_8"/></StgValue>
</operation>

<operation id="1482" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:890  %tmp8_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_17_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_16"/></StgValue>
</operation>

<operation id="1483" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:929  %tmp4_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_18_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_17"/></StgValue>
</operation>

<operation id="1484" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:932  %tmp5_V_0_17 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_18_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_17"/></StgValue>
</operation>

<operation id="1485" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:934  %tmp6_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_18_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_17"/></StgValue>
</operation>

<operation id="1486" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:936  %tmp7_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_18_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_17"/></StgValue>
</operation>

<operation id="1487" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:937  %weight_buf_3x3_V_18_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_18, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_18_8"/></StgValue>
</operation>

<operation id="1488" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:938  %tmp8_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_18_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_17"/></StgValue>
</operation>

<operation id="1489" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:968  %tmp2_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_19_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_18"/></StgValue>
</operation>

<operation id="1490" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:970  %tmp3_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_19_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_18"/></StgValue>
</operation>

<operation id="1491" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:972  %tmp4_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_19_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_18"/></StgValue>
</operation>

<operation id="1492" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:974  %tmp5_V_0_18 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_19_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_18"/></StgValue>
</operation>

<operation id="1493" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:976  %tmp6_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_19_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_18"/></StgValue>
</operation>

<operation id="1494" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:978  %tmp7_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_19_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_18"/></StgValue>
</operation>

<operation id="1495" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:979  %weight_buf_3x3_V_19_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_19, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_19_8"/></StgValue>
</operation>

<operation id="1496" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:980  %tmp8_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_19_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_18"/></StgValue>
</operation>

<operation id="1497" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1006  %p_036_19 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_20_s)

]]></Node>
<StgValue><ssdm name="p_036_19"/></StgValue>
</operation>

<operation id="1498" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1010  %tmp2_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_20_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_19"/></StgValue>
</operation>

<operation id="1499" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1012  %tmp3_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_20_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_19"/></StgValue>
</operation>

<operation id="1500" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1014  %tmp4_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_20_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_19"/></StgValue>
</operation>

<operation id="1501" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1016  %tmp5_V_0_19 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_20_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_19"/></StgValue>
</operation>

<operation id="1502" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1020  %tmp7_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_20_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_19"/></StgValue>
</operation>

<operation id="1503" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1021  %weight_buf_3x3_V_20_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_20, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_20_8"/></StgValue>
</operation>

<operation id="1504" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1048  %p_036_20 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_21_s)

]]></Node>
<StgValue><ssdm name="p_036_20"/></StgValue>
</operation>

<operation id="1505" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1052  %tmp2_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_21_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_20"/></StgValue>
</operation>

<operation id="1506" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1054  %tmp3_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_21_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_20"/></StgValue>
</operation>

<operation id="1507" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1056  %tmp4_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_21_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_20"/></StgValue>
</operation>

<operation id="1508" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1058  %tmp5_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_21_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_20"/></StgValue>
</operation>

<operation id="1509" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1062  %tmp7_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_21_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_20"/></StgValue>
</operation>

<operation id="1510" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1063  %weight_buf_3x3_V_21_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_21, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_21_8"/></StgValue>
</operation>

<operation id="1511" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1090  %p_036_21 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_22_s)

]]></Node>
<StgValue><ssdm name="p_036_21"/></StgValue>
</operation>

<operation id="1512" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1094  %tmp2_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_22_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_21"/></StgValue>
</operation>

<operation id="1513" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1096  %tmp3_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_22_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_21"/></StgValue>
</operation>

<operation id="1514" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1098  %tmp4_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_22_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_21"/></StgValue>
</operation>

<operation id="1515" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1100  %tmp5_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_22_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_21"/></StgValue>
</operation>

<operation id="1516" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1104  %tmp7_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_22_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_21"/></StgValue>
</operation>

<operation id="1517" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1105  %weight_buf_3x3_V_22_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_22, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_22_8"/></StgValue>
</operation>

<operation id="1518" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1132  %p_036_22 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_23_s)

]]></Node>
<StgValue><ssdm name="p_036_22"/></StgValue>
</operation>

<operation id="1519" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1136  %tmp2_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_23_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_22"/></StgValue>
</operation>

<operation id="1520" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1138  %tmp3_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_23_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_22"/></StgValue>
</operation>

<operation id="1521" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1140  %tmp4_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_23_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_22"/></StgValue>
</operation>

<operation id="1522" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1142  %tmp5_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_23_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_22"/></StgValue>
</operation>

<operation id="1523" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1146  %tmp7_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_23_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_22"/></StgValue>
</operation>

<operation id="1524" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1147  %weight_buf_3x3_V_23_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_23, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_23_8"/></StgValue>
</operation>

<operation id="1525" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1174  %p_036_23 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_24_s)

]]></Node>
<StgValue><ssdm name="p_036_23"/></StgValue>
</operation>

<operation id="1526" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1178  %tmp2_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_24_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_23"/></StgValue>
</operation>

<operation id="1527" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1180  %tmp3_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_24_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_23"/></StgValue>
</operation>

<operation id="1528" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1182  %tmp4_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_24_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_23"/></StgValue>
</operation>

<operation id="1529" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1184  %tmp5_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_24_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_23"/></StgValue>
</operation>

<operation id="1530" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1188  %tmp7_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_24_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_23"/></StgValue>
</operation>

<operation id="1531" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1189  %weight_buf_3x3_V_24_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_24, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_24_8"/></StgValue>
</operation>

<operation id="1532" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1216  %p_036_24 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_25_s)

]]></Node>
<StgValue><ssdm name="p_036_24"/></StgValue>
</operation>

<operation id="1533" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1220  %tmp2_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_25_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_24"/></StgValue>
</operation>

<operation id="1534" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1222  %tmp3_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_25_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_24"/></StgValue>
</operation>

<operation id="1535" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1224  %tmp4_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_25_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_24"/></StgValue>
</operation>

<operation id="1536" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1226  %tmp5_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_25_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_24"/></StgValue>
</operation>

<operation id="1537" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1230  %tmp7_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_25_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_24"/></StgValue>
</operation>

<operation id="1538" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1231  %weight_buf_3x3_V_25_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_25, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_25_8"/></StgValue>
</operation>

<operation id="1539" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1258  %p_036_25 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_26_s)

]]></Node>
<StgValue><ssdm name="p_036_25"/></StgValue>
</operation>

<operation id="1540" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1262  %tmp2_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_26_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_25"/></StgValue>
</operation>

<operation id="1541" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1264  %tmp3_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_26_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_25"/></StgValue>
</operation>

<operation id="1542" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1266  %tmp4_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_26_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_25"/></StgValue>
</operation>

<operation id="1543" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1268  %tmp5_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_26_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_25"/></StgValue>
</operation>

<operation id="1544" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1272  %tmp7_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_26_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_25"/></StgValue>
</operation>

<operation id="1545" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1273  %weight_buf_3x3_V_26_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_26, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_26_8"/></StgValue>
</operation>

<operation id="1546" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1300  %p_036_26 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_27_s)

]]></Node>
<StgValue><ssdm name="p_036_26"/></StgValue>
</operation>

<operation id="1547" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1304  %tmp2_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_27_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_26"/></StgValue>
</operation>

<operation id="1548" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1306  %tmp3_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_27_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_26"/></StgValue>
</operation>

<operation id="1549" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1308  %tmp4_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_27_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_26"/></StgValue>
</operation>

<operation id="1550" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1310  %tmp5_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_27_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_26"/></StgValue>
</operation>

<operation id="1551" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1314  %tmp7_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_27_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_26"/></StgValue>
</operation>

<operation id="1552" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1315  %weight_buf_3x3_V_27_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_27, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_27_8"/></StgValue>
</operation>

<operation id="1553" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1342  %p_036_27 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_28_s)

]]></Node>
<StgValue><ssdm name="p_036_27"/></StgValue>
</operation>

<operation id="1554" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1346  %tmp2_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_28_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_27"/></StgValue>
</operation>

<operation id="1555" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1348  %tmp3_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_28_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_27"/></StgValue>
</operation>

<operation id="1556" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1350  %tmp4_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_28_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_27"/></StgValue>
</operation>

<operation id="1557" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1352  %tmp5_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_28_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_27"/></StgValue>
</operation>

<operation id="1558" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1356  %tmp7_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_28_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_27"/></StgValue>
</operation>

<operation id="1559" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1357  %weight_buf_3x3_V_28_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_28, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_28_8"/></StgValue>
</operation>

<operation id="1560" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1384  %p_036_28 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_29_s)

]]></Node>
<StgValue><ssdm name="p_036_28"/></StgValue>
</operation>

<operation id="1561" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1388  %tmp2_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_29_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_28"/></StgValue>
</operation>

<operation id="1562" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1390  %tmp3_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_29_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_28"/></StgValue>
</operation>

<operation id="1563" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1392  %tmp4_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_29_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_28"/></StgValue>
</operation>

<operation id="1564" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1394  %tmp5_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_29_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_28"/></StgValue>
</operation>

<operation id="1565" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1398  %tmp7_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_29_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_28"/></StgValue>
</operation>

<operation id="1566" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1399  %weight_buf_3x3_V_29_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_29, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_29_8"/></StgValue>
</operation>

<operation id="1567" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1426  %p_036_29 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_30_s)

]]></Node>
<StgValue><ssdm name="p_036_29"/></StgValue>
</operation>

<operation id="1568" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1430  %tmp2_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_30_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_29"/></StgValue>
</operation>

<operation id="1569" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1432  %tmp3_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_30_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_29"/></StgValue>
</operation>

<operation id="1570" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1434  %tmp4_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_30_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_29"/></StgValue>
</operation>

<operation id="1571" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1436  %tmp5_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_30_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_29"/></StgValue>
</operation>

<operation id="1572" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1440  %tmp7_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_30_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_29"/></StgValue>
</operation>

<operation id="1573" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1441  %weight_buf_3x3_V_30_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_30, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_30_8"/></StgValue>
</operation>

<operation id="1574" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1468  %p_036_30 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_31_s)

]]></Node>
<StgValue><ssdm name="p_036_30"/></StgValue>
</operation>

<operation id="1575" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1472  %tmp2_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_31_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_30"/></StgValue>
</operation>

<operation id="1576" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1474  %tmp3_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_31_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_30"/></StgValue>
</operation>

<operation id="1577" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1476  %tmp4_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_10, i64 %weight_buf_3x3_V_31_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_30"/></StgValue>
</operation>

<operation id="1578" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1478  %tmp5_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_31_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_30"/></StgValue>
</operation>

<operation id="1579" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1482  %tmp7_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_31_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_30"/></StgValue>
</operation>

<operation id="1580" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64">
<![CDATA[
hls_label_16:1483  %weight_buf_3x3_V_31_8 = load i64* getelementptr inbounds ([36 x i64]* @weight_buf_3x3_V_31, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_3x3_V_31_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1581" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:158  %tmp6_V = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_0_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V"/></StgValue>
</operation>

<operation id="1582" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:167  %tmp7_V = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_0_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V"/></StgValue>
</operation>

<operation id="1583" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:176  %tmp8_V = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_0_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V"/></StgValue>
</operation>

<operation id="1584" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:178  %bn_weights_V_load = load i11* %bn_weights_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V_load"/></StgValue>
</operation>

<operation id="1585" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:179  %bn_bias_V_load = load i11* %bn_bias_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V_load"/></StgValue>
</operation>

<operation id="1586" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:214  %tmp6_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_1_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_1"/></StgValue>
</operation>

<operation id="1587" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:216  %tmp7_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_1_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_1"/></StgValue>
</operation>

<operation id="1588" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:218  %tmp8_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_1_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_1"/></StgValue>
</operation>

<operation id="1589" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:220  %bn_weights_V71_load = load i11* %bn_weights_V71_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V71_load"/></StgValue>
</operation>

<operation id="1590" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:221  %bn_bias_V102_load = load i11* %bn_bias_V102_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V102_load"/></StgValue>
</operation>

<operation id="1591" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:256  %tmp6_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_2_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_2"/></StgValue>
</operation>

<operation id="1592" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:258  %tmp7_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_2_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_2"/></StgValue>
</operation>

<operation id="1593" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:260  %tmp8_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_2_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_2"/></StgValue>
</operation>

<operation id="1594" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:262  %bn_weights_V72_load = load i11* %bn_weights_V72_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V72_load"/></StgValue>
</operation>

<operation id="1595" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:263  %bn_bias_V103_load = load i11* %bn_bias_V103_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V103_load"/></StgValue>
</operation>

<operation id="1596" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:298  %tmp6_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_3_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_3"/></StgValue>
</operation>

<operation id="1597" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:300  %tmp7_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_3_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_3"/></StgValue>
</operation>

<operation id="1598" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:302  %tmp8_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_3_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_3"/></StgValue>
</operation>

<operation id="1599" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:304  %bn_weights_V73_load = load i11* %bn_weights_V73_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V73_load"/></StgValue>
</operation>

<operation id="1600" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:305  %bn_bias_V104_load = load i11* %bn_bias_V104_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V104_load"/></StgValue>
</operation>

<operation id="1601" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:340  %tmp6_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_4_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_4"/></StgValue>
</operation>

<operation id="1602" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:342  %tmp7_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_4_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_4"/></StgValue>
</operation>

<operation id="1603" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:344  %tmp8_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_4_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_4"/></StgValue>
</operation>

<operation id="1604" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:346  %bn_weights_V74_load = load i11* %bn_weights_V74_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V74_load"/></StgValue>
</operation>

<operation id="1605" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:347  %bn_bias_V105_load = load i11* %bn_bias_V105_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V105_load"/></StgValue>
</operation>

<operation id="1606" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:382  %tmp6_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_5_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_5"/></StgValue>
</operation>

<operation id="1607" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:384  %tmp7_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_5_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_5"/></StgValue>
</operation>

<operation id="1608" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:386  %tmp8_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_5_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_5"/></StgValue>
</operation>

<operation id="1609" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:388  %bn_weights_V75_load = load i11* %bn_weights_V75_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V75_load"/></StgValue>
</operation>

<operation id="1610" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:389  %bn_bias_V106_load = load i11* %bn_bias_V106_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V106_load"/></StgValue>
</operation>

<operation id="1611" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:424  %tmp6_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_6_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_6"/></StgValue>
</operation>

<operation id="1612" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:426  %tmp7_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_6_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_6"/></StgValue>
</operation>

<operation id="1613" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:428  %tmp8_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_6_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_6"/></StgValue>
</operation>

<operation id="1614" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:430  %bn_weights_V76_load = load i11* %bn_weights_V76_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V76_load"/></StgValue>
</operation>

<operation id="1615" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:431  %bn_bias_V107_load = load i11* %bn_bias_V107_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V107_load"/></StgValue>
</operation>

<operation id="1616" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:466  %tmp6_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_7_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_7"/></StgValue>
</operation>

<operation id="1617" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:468  %tmp7_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_7_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_7"/></StgValue>
</operation>

<operation id="1618" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:470  %tmp8_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_7_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_7"/></StgValue>
</operation>

<operation id="1619" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:472  %bn_weights_V77_load = load i11* %bn_weights_V77_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V77_load"/></StgValue>
</operation>

<operation id="1620" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:473  %bn_bias_V108_load = load i11* %bn_bias_V108_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V108_load"/></StgValue>
</operation>

<operation id="1621" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:508  %tmp6_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_8_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_8"/></StgValue>
</operation>

<operation id="1622" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:510  %tmp7_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_8_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_8"/></StgValue>
</operation>

<operation id="1623" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:512  %tmp8_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_8_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_8"/></StgValue>
</operation>

<operation id="1624" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:514  %bn_weights_V78_load = load i11* %bn_weights_V78_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V78_load"/></StgValue>
</operation>

<operation id="1625" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:515  %bn_bias_V109_load = load i11* %bn_bias_V109_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V109_load"/></StgValue>
</operation>

<operation id="1626" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:550  %tmp6_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_9_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_9"/></StgValue>
</operation>

<operation id="1627" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:552  %tmp7_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_9_l_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_9"/></StgValue>
</operation>

<operation id="1628" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:554  %tmp8_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_9_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_9"/></StgValue>
</operation>

<operation id="1629" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:556  %bn_weights_V79_load = load i11* %bn_weights_V79_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V79_load"/></StgValue>
</operation>

<operation id="1630" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:557  %bn_bias_V110_load = load i11* %bn_bias_V110_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V110_load"/></StgValue>
</operation>

<operation id="1631" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:592  %tmp6_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_10_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_s"/></StgValue>
</operation>

<operation id="1632" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:594  %tmp7_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_10_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_s"/></StgValue>
</operation>

<operation id="1633" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:596  %tmp8_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_10_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_s"/></StgValue>
</operation>

<operation id="1634" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:598  %bn_weights_V80_load = load i11* %bn_weights_V80_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V80_load"/></StgValue>
</operation>

<operation id="1635" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:599  %bn_bias_V111_load = load i11* %bn_bias_V111_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V111_load"/></StgValue>
</operation>

<operation id="1636" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:634  %tmp6_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_11_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_10"/></StgValue>
</operation>

<operation id="1637" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:636  %tmp7_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_11_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_10"/></StgValue>
</operation>

<operation id="1638" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:638  %tmp8_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_11_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_10"/></StgValue>
</operation>

<operation id="1639" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:640  %bn_weights_V81_load = load i11* %bn_weights_V81_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V81_load"/></StgValue>
</operation>

<operation id="1640" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:641  %bn_bias_V112_load = load i11* %bn_bias_V112_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V112_load"/></StgValue>
</operation>

<operation id="1641" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:676  %tmp6_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_12_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_11"/></StgValue>
</operation>

<operation id="1642" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:678  %tmp7_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_12_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_11"/></StgValue>
</operation>

<operation id="1643" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:680  %tmp8_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_12_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_11"/></StgValue>
</operation>

<operation id="1644" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:682  %bn_weights_V82_load = load i11* %bn_weights_V82_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V82_load"/></StgValue>
</operation>

<operation id="1645" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:683  %bn_bias_V113_load = load i11* %bn_bias_V113_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V113_load"/></StgValue>
</operation>

<operation id="1646" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:718  %tmp6_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_13_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_12"/></StgValue>
</operation>

<operation id="1647" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:720  %tmp7_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_13_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_12"/></StgValue>
</operation>

<operation id="1648" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:722  %tmp8_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_13_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_12"/></StgValue>
</operation>

<operation id="1649" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:724  %bn_weights_V83_load = load i11* %bn_weights_V83_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V83_load"/></StgValue>
</operation>

<operation id="1650" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:725  %bn_bias_V114_load = load i11* %bn_bias_V114_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V114_load"/></StgValue>
</operation>

<operation id="1651" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:760  %tmp6_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_14_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_13"/></StgValue>
</operation>

<operation id="1652" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:762  %tmp7_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_14_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_13"/></StgValue>
</operation>

<operation id="1653" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:764  %tmp8_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_14_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_13"/></StgValue>
</operation>

<operation id="1654" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:802  %tmp6_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_15_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_14"/></StgValue>
</operation>

<operation id="1655" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:804  %tmp7_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_15_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_14"/></StgValue>
</operation>

<operation id="1656" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:806  %tmp8_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_15_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_14"/></StgValue>
</operation>

<operation id="1657" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:844  %tmp6_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_16_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_15"/></StgValue>
</operation>

<operation id="1658" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:846  %tmp7_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_16_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_15"/></StgValue>
</operation>

<operation id="1659" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:848  %tmp8_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_16_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_15"/></StgValue>
</operation>

<operation id="1660" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:886  %tmp6_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_17_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_16"/></StgValue>
</operation>

<operation id="1661" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:888  %tmp7_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_17_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_16"/></StgValue>
</operation>

<operation id="1662" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:890  %tmp8_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_17_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_16"/></StgValue>
</operation>

<operation id="1663" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:934  %tmp6_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_18_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_17"/></StgValue>
</operation>

<operation id="1664" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:936  %tmp7_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_18_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_17"/></StgValue>
</operation>

<operation id="1665" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:938  %tmp8_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_18_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_17"/></StgValue>
</operation>

<operation id="1666" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:976  %tmp6_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_19_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_18"/></StgValue>
</operation>

<operation id="1667" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:978  %tmp7_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_19_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_18"/></StgValue>
</operation>

<operation id="1668" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:980  %tmp8_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_19_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_18"/></StgValue>
</operation>

<operation id="1669" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1018  %tmp6_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_20_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_19"/></StgValue>
</operation>

<operation id="1670" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1020  %tmp7_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_20_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_19"/></StgValue>
</operation>

<operation id="1671" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1022  %tmp8_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_20_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_19"/></StgValue>
</operation>

<operation id="1672" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1048  %p_036_20 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_21_s)

]]></Node>
<StgValue><ssdm name="p_036_20"/></StgValue>
</operation>

<operation id="1673" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1052  %tmp2_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_21_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_20"/></StgValue>
</operation>

<operation id="1674" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1054  %tmp3_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_21_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_20"/></StgValue>
</operation>

<operation id="1675" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1058  %tmp5_V_0_20 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_21_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_20"/></StgValue>
</operation>

<operation id="1676" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1060  %tmp6_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_21_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_20"/></StgValue>
</operation>

<operation id="1677" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1062  %tmp7_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_21_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_20"/></StgValue>
</operation>

<operation id="1678" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1064  %tmp8_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_21_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_20"/></StgValue>
</operation>

<operation id="1679" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1090  %p_036_21 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_22_s)

]]></Node>
<StgValue><ssdm name="p_036_21"/></StgValue>
</operation>

<operation id="1680" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1094  %tmp2_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_22_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_21"/></StgValue>
</operation>

<operation id="1681" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1096  %tmp3_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_22_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_21"/></StgValue>
</operation>

<operation id="1682" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1100  %tmp5_V_0_21 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_22_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_21"/></StgValue>
</operation>

<operation id="1683" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1102  %tmp6_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_22_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_21"/></StgValue>
</operation>

<operation id="1684" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1104  %tmp7_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_22_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_21"/></StgValue>
</operation>

<operation id="1685" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1106  %tmp8_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_22_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_21"/></StgValue>
</operation>

<operation id="1686" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1132  %p_036_22 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_23_s)

]]></Node>
<StgValue><ssdm name="p_036_22"/></StgValue>
</operation>

<operation id="1687" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1136  %tmp2_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_23_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_22"/></StgValue>
</operation>

<operation id="1688" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1138  %tmp3_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_23_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_22"/></StgValue>
</operation>

<operation id="1689" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1142  %tmp5_V_0_22 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_23_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_22"/></StgValue>
</operation>

<operation id="1690" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1144  %tmp6_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_23_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_22"/></StgValue>
</operation>

<operation id="1691" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1146  %tmp7_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_23_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_22"/></StgValue>
</operation>

<operation id="1692" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1148  %tmp8_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_23_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_22"/></StgValue>
</operation>

<operation id="1693" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1174  %p_036_23 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_24_s)

]]></Node>
<StgValue><ssdm name="p_036_23"/></StgValue>
</operation>

<operation id="1694" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1178  %tmp2_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_24_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_23"/></StgValue>
</operation>

<operation id="1695" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1180  %tmp3_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_24_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_23"/></StgValue>
</operation>

<operation id="1696" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1184  %tmp5_V_0_23 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_24_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_23"/></StgValue>
</operation>

<operation id="1697" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1186  %tmp6_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_24_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_23"/></StgValue>
</operation>

<operation id="1698" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1188  %tmp7_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_24_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_23"/></StgValue>
</operation>

<operation id="1699" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1190  %tmp8_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_24_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_23"/></StgValue>
</operation>

<operation id="1700" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1216  %p_036_24 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_25_s)

]]></Node>
<StgValue><ssdm name="p_036_24"/></StgValue>
</operation>

<operation id="1701" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1220  %tmp2_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_25_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_24"/></StgValue>
</operation>

<operation id="1702" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1222  %tmp3_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_25_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_24"/></StgValue>
</operation>

<operation id="1703" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1226  %tmp5_V_0_24 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_25_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_24"/></StgValue>
</operation>

<operation id="1704" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1228  %tmp6_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_25_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_24"/></StgValue>
</operation>

<operation id="1705" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1230  %tmp7_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_25_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_24"/></StgValue>
</operation>

<operation id="1706" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1232  %tmp8_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_25_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_24"/></StgValue>
</operation>

<operation id="1707" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1258  %p_036_25 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_26_s)

]]></Node>
<StgValue><ssdm name="p_036_25"/></StgValue>
</operation>

<operation id="1708" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1262  %tmp2_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_26_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_25"/></StgValue>
</operation>

<operation id="1709" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1264  %tmp3_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_26_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_25"/></StgValue>
</operation>

<operation id="1710" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1268  %tmp5_V_0_25 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_26_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_25"/></StgValue>
</operation>

<operation id="1711" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1270  %tmp6_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_26_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_25"/></StgValue>
</operation>

<operation id="1712" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1272  %tmp7_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_26_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_25"/></StgValue>
</operation>

<operation id="1713" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1274  %tmp8_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_26_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_25"/></StgValue>
</operation>

<operation id="1714" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1300  %p_036_26 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_27_s)

]]></Node>
<StgValue><ssdm name="p_036_26"/></StgValue>
</operation>

<operation id="1715" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1304  %tmp2_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_27_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_26"/></StgValue>
</operation>

<operation id="1716" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1306  %tmp3_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_27_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_26"/></StgValue>
</operation>

<operation id="1717" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1310  %tmp5_V_0_26 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_27_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_26"/></StgValue>
</operation>

<operation id="1718" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1312  %tmp6_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_27_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_26"/></StgValue>
</operation>

<operation id="1719" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1314  %tmp7_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_27_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_26"/></StgValue>
</operation>

<operation id="1720" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1316  %tmp8_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_27_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_26"/></StgValue>
</operation>

<operation id="1721" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1342  %p_036_27 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_28_s)

]]></Node>
<StgValue><ssdm name="p_036_27"/></StgValue>
</operation>

<operation id="1722" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1346  %tmp2_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_28_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_27"/></StgValue>
</operation>

<operation id="1723" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1348  %tmp3_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_28_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_27"/></StgValue>
</operation>

<operation id="1724" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1352  %tmp5_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_28_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_27"/></StgValue>
</operation>

<operation id="1725" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1354  %tmp6_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_28_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_27"/></StgValue>
</operation>

<operation id="1726" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1356  %tmp7_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_28_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_27"/></StgValue>
</operation>

<operation id="1727" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1358  %tmp8_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_28_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_27"/></StgValue>
</operation>

<operation id="1728" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1384  %p_036_28 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_29_s)

]]></Node>
<StgValue><ssdm name="p_036_28"/></StgValue>
</operation>

<operation id="1729" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1388  %tmp2_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_29_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_28"/></StgValue>
</operation>

<operation id="1730" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1390  %tmp3_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_29_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_28"/></StgValue>
</operation>

<operation id="1731" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1394  %tmp5_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_29_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_28"/></StgValue>
</operation>

<operation id="1732" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1396  %tmp6_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_29_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_28"/></StgValue>
</operation>

<operation id="1733" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1398  %tmp7_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_29_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_28"/></StgValue>
</operation>

<operation id="1734" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1400  %tmp8_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_29_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_28"/></StgValue>
</operation>

<operation id="1735" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1426  %p_036_29 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_30_s)

]]></Node>
<StgValue><ssdm name="p_036_29"/></StgValue>
</operation>

<operation id="1736" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1430  %tmp2_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_30_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_29"/></StgValue>
</operation>

<operation id="1737" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1432  %tmp3_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_30_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_29"/></StgValue>
</operation>

<operation id="1738" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1436  %tmp5_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_30_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_29"/></StgValue>
</operation>

<operation id="1739" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1438  %tmp6_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_30_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_29"/></StgValue>
</operation>

<operation id="1740" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1440  %tmp7_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_30_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_29"/></StgValue>
</operation>

<operation id="1741" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1442  %tmp8_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_30_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_29"/></StgValue>
</operation>

<operation id="1742" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1468  %p_036_30 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_31_s)

]]></Node>
<StgValue><ssdm name="p_036_30"/></StgValue>
</operation>

<operation id="1743" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1472  %tmp2_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_31_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_30"/></StgValue>
</operation>

<operation id="1744" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1474  %tmp3_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_31_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_30"/></StgValue>
</operation>

<operation id="1745" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1478  %tmp5_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_31_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_30"/></StgValue>
</operation>

<operation id="1746" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1480  %tmp6_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_31_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_30"/></StgValue>
</operation>

<operation id="1747" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1482  %tmp7_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_31_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_30"/></StgValue>
</operation>

<operation id="1748" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1484  %tmp8_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_31_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_30"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1749" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:158  %tmp6_V = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_0_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V"/></StgValue>
</operation>

<operation id="1750" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:176  %tmp8_V = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_0_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V"/></StgValue>
</operation>

<operation id="1751" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:214  %tmp6_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_1_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_1"/></StgValue>
</operation>

<operation id="1752" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:218  %tmp8_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_1_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_1"/></StgValue>
</operation>

<operation id="1753" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:256  %tmp6_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_2_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_2"/></StgValue>
</operation>

<operation id="1754" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:260  %tmp8_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_2_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_2"/></StgValue>
</operation>

<operation id="1755" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:298  %tmp6_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_3_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_3"/></StgValue>
</operation>

<operation id="1756" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:302  %tmp8_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_3_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_3"/></StgValue>
</operation>

<operation id="1757" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:340  %tmp6_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_4_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_4"/></StgValue>
</operation>

<operation id="1758" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:344  %tmp8_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_4_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_4"/></StgValue>
</operation>

<operation id="1759" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:382  %tmp6_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_5_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_5"/></StgValue>
</operation>

<operation id="1760" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:386  %tmp8_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_5_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_5"/></StgValue>
</operation>

<operation id="1761" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:424  %tmp6_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_6_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_6"/></StgValue>
</operation>

<operation id="1762" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:428  %tmp8_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_6_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_6"/></StgValue>
</operation>

<operation id="1763" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:466  %tmp6_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_7_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_7"/></StgValue>
</operation>

<operation id="1764" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:470  %tmp8_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_7_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_7"/></StgValue>
</operation>

<operation id="1765" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:508  %tmp6_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_8_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_8"/></StgValue>
</operation>

<operation id="1766" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:512  %tmp8_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_8_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_8"/></StgValue>
</operation>

<operation id="1767" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:550  %tmp6_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_9_l_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_9"/></StgValue>
</operation>

<operation id="1768" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:554  %tmp8_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_9_l_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_9"/></StgValue>
</operation>

<operation id="1769" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:592  %tmp6_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_10_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_s"/></StgValue>
</operation>

<operation id="1770" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:596  %tmp8_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_10_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_s"/></StgValue>
</operation>

<operation id="1771" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:634  %tmp6_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_11_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_10"/></StgValue>
</operation>

<operation id="1772" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:638  %tmp8_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_11_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_10"/></StgValue>
</operation>

<operation id="1773" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:676  %tmp6_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_12_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_11"/></StgValue>
</operation>

<operation id="1774" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:680  %tmp8_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_12_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_11"/></StgValue>
</operation>

<operation id="1775" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:718  %tmp6_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_13_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_12"/></StgValue>
</operation>

<operation id="1776" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:722  %tmp8_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_13_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_12"/></StgValue>
</operation>

<operation id="1777" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:760  %tmp6_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_14_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_13"/></StgValue>
</operation>

<operation id="1778" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:764  %tmp8_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_14_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_13"/></StgValue>
</operation>

<operation id="1779" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:802  %tmp6_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_15_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_14"/></StgValue>
</operation>

<operation id="1780" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:806  %tmp8_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_15_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_14"/></StgValue>
</operation>

<operation id="1781" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:844  %tmp6_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_16_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_15"/></StgValue>
</operation>

<operation id="1782" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:848  %tmp8_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_16_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_15"/></StgValue>
</operation>

<operation id="1783" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:886  %tmp6_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_17_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_16"/></StgValue>
</operation>

<operation id="1784" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:890  %tmp8_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_17_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_16"/></StgValue>
</operation>

<operation id="1785" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:934  %tmp6_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_18_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_17"/></StgValue>
</operation>

<operation id="1786" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:938  %tmp8_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_18_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_17"/></StgValue>
</operation>

<operation id="1787" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:976  %tmp6_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_19_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_18"/></StgValue>
</operation>

<operation id="1788" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:980  %tmp8_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_19_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_18"/></StgValue>
</operation>

<operation id="1789" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1018  %tmp6_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_20_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_19"/></StgValue>
</operation>

<operation id="1790" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1022  %tmp8_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_20_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_19"/></StgValue>
</operation>

<operation id="1791" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1060  %tmp6_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_21_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_20"/></StgValue>
</operation>

<operation id="1792" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1064  %tmp8_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_21_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_20"/></StgValue>
</operation>

<operation id="1793" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1102  %tmp6_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_22_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_21"/></StgValue>
</operation>

<operation id="1794" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1106  %tmp8_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_22_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_21"/></StgValue>
</operation>

<operation id="1795" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1144  %tmp6_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_23_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_22"/></StgValue>
</operation>

<operation id="1796" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1148  %tmp8_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_23_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_22"/></StgValue>
</operation>

<operation id="1797" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1186  %tmp6_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_24_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_23"/></StgValue>
</operation>

<operation id="1798" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1190  %tmp8_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_24_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_23"/></StgValue>
</operation>

<operation id="1799" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1228  %tmp6_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_25_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_24"/></StgValue>
</operation>

<operation id="1800" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1232  %tmp8_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_25_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_24"/></StgValue>
</operation>

<operation id="1801" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1270  %tmp6_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_26_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_25"/></StgValue>
</operation>

<operation id="1802" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1274  %tmp8_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_26_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_25"/></StgValue>
</operation>

<operation id="1803" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1312  %tmp6_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_27_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_26"/></StgValue>
</operation>

<operation id="1804" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1316  %tmp8_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_27_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_26"/></StgValue>
</operation>

<operation id="1805" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1348  %tmp3_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_28_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_27"/></StgValue>
</operation>

<operation id="1806" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1352  %tmp5_V_0_27 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_28_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_27"/></StgValue>
</operation>

<operation id="1807" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1354  %tmp6_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_28_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_27"/></StgValue>
</operation>

<operation id="1808" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1356  %tmp7_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_28_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_27"/></StgValue>
</operation>

<operation id="1809" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1358  %tmp8_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_28_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_27"/></StgValue>
</operation>

<operation id="1810" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1384  %p_036_28 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_29_s)

]]></Node>
<StgValue><ssdm name="p_036_28"/></StgValue>
</operation>

<operation id="1811" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1388  %tmp2_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_29_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_28"/></StgValue>
</operation>

<operation id="1812" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1390  %tmp3_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_29_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_28"/></StgValue>
</operation>

<operation id="1813" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1394  %tmp5_V_0_28 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_29_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_28"/></StgValue>
</operation>

<operation id="1814" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1396  %tmp6_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_29_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_28"/></StgValue>
</operation>

<operation id="1815" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1398  %tmp7_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_29_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_28"/></StgValue>
</operation>

<operation id="1816" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1400  %tmp8_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_29_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_28"/></StgValue>
</operation>

<operation id="1817" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1426  %p_036_29 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_30_s)

]]></Node>
<StgValue><ssdm name="p_036_29"/></StgValue>
</operation>

<operation id="1818" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1430  %tmp2_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_30_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_29"/></StgValue>
</operation>

<operation id="1819" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1432  %tmp3_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_30_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_29"/></StgValue>
</operation>

<operation id="1820" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1436  %tmp5_V_0_29 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_30_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_29"/></StgValue>
</operation>

<operation id="1821" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1438  %tmp6_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_30_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_29"/></StgValue>
</operation>

<operation id="1822" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1440  %tmp7_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_30_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_29"/></StgValue>
</operation>

<operation id="1823" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1442  %tmp8_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_30_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_29"/></StgValue>
</operation>

<operation id="1824" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1468  %p_036_30 = call fastcc i6 @compute_engine_64(i64 %tmp_9, i64 %weight_buf_3x3_V_31_s)

]]></Node>
<StgValue><ssdm name="p_036_30"/></StgValue>
</operation>

<operation id="1825" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1472  %tmp2_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_1, i64 %weight_buf_3x3_V_31_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_30"/></StgValue>
</operation>

<operation id="1826" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1474  %tmp3_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_2, i64 %weight_buf_3x3_V_31_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_30"/></StgValue>
</operation>

<operation id="1827" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1478  %tmp5_V_0_30 = call fastcc i6 @compute_engine_64(i64 %tmp_11, i64 %weight_buf_3x3_V_31_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_30"/></StgValue>
</operation>

<operation id="1828" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1480  %tmp6_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_31_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_30"/></StgValue>
</operation>

<operation id="1829" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1482  %tmp7_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln539_6, i64 %weight_buf_3x3_V_31_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_30"/></StgValue>
</operation>

<operation id="1830" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1484  %tmp8_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_31_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_30"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1831" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:177  %sum0_V = call fastcc i8 @sum_engine(i6 %p_s, i6 %tmp1_V, i6 %tmp2_V, i6 %tmp3_V, i6 %tmp4_V, i6 %tmp5_V, i6 %tmp6_V, i6 %tmp7_V, i6 %tmp8_V)

]]></Node>
<StgValue><ssdm name="sum0_V"/></StgValue>
</operation>

<operation id="1832" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:219  %sum0_V_0_1 = call fastcc i8 @sum_engine(i6 %p_036_1, i6 %tmp1_V_0_1, i6 %tmp2_V_0_1, i6 %tmp3_V_0_1, i6 %tmp4_V_0_1, i6 %tmp5_V_0_1, i6 %tmp6_V_0_1, i6 %tmp7_V_0_1, i6 %tmp8_V_0_1)

]]></Node>
<StgValue><ssdm name="sum0_V_0_1"/></StgValue>
</operation>

<operation id="1833" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:261  %sum0_V_0_2 = call fastcc i8 @sum_engine(i6 %p_036_2, i6 %tmp1_V_0_2, i6 %tmp2_V_0_2, i6 %tmp3_V_0_2, i6 %tmp4_V_0_2, i6 %tmp5_V_0_2, i6 %tmp6_V_0_2, i6 %tmp7_V_0_2, i6 %tmp8_V_0_2)

]]></Node>
<StgValue><ssdm name="sum0_V_0_2"/></StgValue>
</operation>

<operation id="1834" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:303  %sum0_V_0_3 = call fastcc i8 @sum_engine(i6 %p_036_3, i6 %tmp1_V_0_3, i6 %tmp2_V_0_3, i6 %tmp3_V_0_3, i6 %tmp4_V_0_3, i6 %tmp5_V_0_3, i6 %tmp6_V_0_3, i6 %tmp7_V_0_3, i6 %tmp8_V_0_3)

]]></Node>
<StgValue><ssdm name="sum0_V_0_3"/></StgValue>
</operation>

<operation id="1835" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:345  %sum0_V_0_4 = call fastcc i8 @sum_engine(i6 %p_036_4, i6 %tmp1_V_0_4, i6 %tmp2_V_0_4, i6 %tmp3_V_0_4, i6 %tmp4_V_0_4, i6 %tmp5_V_0_4, i6 %tmp6_V_0_4, i6 %tmp7_V_0_4, i6 %tmp8_V_0_4)

]]></Node>
<StgValue><ssdm name="sum0_V_0_4"/></StgValue>
</operation>

<operation id="1836" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:387  %sum0_V_0_5 = call fastcc i8 @sum_engine(i6 %p_036_5, i6 %tmp1_V_0_5, i6 %tmp2_V_0_5, i6 %tmp3_V_0_5, i6 %tmp4_V_0_5, i6 %tmp5_V_0_5, i6 %tmp6_V_0_5, i6 %tmp7_V_0_5, i6 %tmp8_V_0_5)

]]></Node>
<StgValue><ssdm name="sum0_V_0_5"/></StgValue>
</operation>

<operation id="1837" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:429  %sum0_V_0_6 = call fastcc i8 @sum_engine(i6 %p_036_6, i6 %tmp1_V_0_6, i6 %tmp2_V_0_6, i6 %tmp3_V_0_6, i6 %tmp4_V_0_6, i6 %tmp5_V_0_6, i6 %tmp6_V_0_6, i6 %tmp7_V_0_6, i6 %tmp8_V_0_6)

]]></Node>
<StgValue><ssdm name="sum0_V_0_6"/></StgValue>
</operation>

<operation id="1838" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1018  %tmp6_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_20_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_19"/></StgValue>
</operation>

<operation id="1839" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1022  %tmp8_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_20_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_19"/></StgValue>
</operation>

<operation id="1840" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1060  %tmp6_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_21_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_20"/></StgValue>
</operation>

<operation id="1841" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1064  %tmp8_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_21_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_20"/></StgValue>
</operation>

<operation id="1842" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1102  %tmp6_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_22_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_21"/></StgValue>
</operation>

<operation id="1843" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1106  %tmp8_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_22_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_21"/></StgValue>
</operation>

<operation id="1844" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1144  %tmp6_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_23_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_22"/></StgValue>
</operation>

<operation id="1845" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1148  %tmp8_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_23_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_22"/></StgValue>
</operation>

<operation id="1846" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1186  %tmp6_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_24_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_23"/></StgValue>
</operation>

<operation id="1847" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1190  %tmp8_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_24_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_23"/></StgValue>
</operation>

<operation id="1848" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1228  %tmp6_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_25_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_24"/></StgValue>
</operation>

<operation id="1849" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1232  %tmp8_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_25_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_24"/></StgValue>
</operation>

<operation id="1850" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1270  %tmp6_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_26_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_25"/></StgValue>
</operation>

<operation id="1851" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1274  %tmp8_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_26_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_25"/></StgValue>
</operation>

<operation id="1852" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1312  %tmp6_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_27_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_26"/></StgValue>
</operation>

<operation id="1853" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1316  %tmp8_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_27_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_26"/></StgValue>
</operation>

<operation id="1854" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1354  %tmp6_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_28_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_27"/></StgValue>
</operation>

<operation id="1855" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1358  %tmp8_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_28_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_27"/></StgValue>
</operation>

<operation id="1856" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1396  %tmp6_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_29_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_28"/></StgValue>
</operation>

<operation id="1857" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1400  %tmp8_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_29_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_28"/></StgValue>
</operation>

<operation id="1858" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1438  %tmp6_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_30_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_29"/></StgValue>
</operation>

<operation id="1859" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1442  %tmp8_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_30_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_29"/></StgValue>
</operation>

<operation id="1860" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1480  %tmp6_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln538_6, i64 %weight_buf_3x3_V_31_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_30"/></StgValue>
</operation>

<operation id="1861" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_16:1484  %tmp8_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln540_6, i64 %weight_buf_3x3_V_31_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1862" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:177  %sum0_V = call fastcc i8 @sum_engine(i6 %p_s, i6 %tmp1_V, i6 %tmp2_V, i6 %tmp3_V, i6 %tmp4_V, i6 %tmp5_V, i6 %tmp6_V, i6 %tmp7_V, i6 %tmp8_V)

]]></Node>
<StgValue><ssdm name="sum0_V"/></StgValue>
</operation>

<operation id="1863" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:219  %sum0_V_0_1 = call fastcc i8 @sum_engine(i6 %p_036_1, i6 %tmp1_V_0_1, i6 %tmp2_V_0_1, i6 %tmp3_V_0_1, i6 %tmp4_V_0_1, i6 %tmp5_V_0_1, i6 %tmp6_V_0_1, i6 %tmp7_V_0_1, i6 %tmp8_V_0_1)

]]></Node>
<StgValue><ssdm name="sum0_V_0_1"/></StgValue>
</operation>

<operation id="1864" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:261  %sum0_V_0_2 = call fastcc i8 @sum_engine(i6 %p_036_2, i6 %tmp1_V_0_2, i6 %tmp2_V_0_2, i6 %tmp3_V_0_2, i6 %tmp4_V_0_2, i6 %tmp5_V_0_2, i6 %tmp6_V_0_2, i6 %tmp7_V_0_2, i6 %tmp8_V_0_2)

]]></Node>
<StgValue><ssdm name="sum0_V_0_2"/></StgValue>
</operation>

<operation id="1865" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:303  %sum0_V_0_3 = call fastcc i8 @sum_engine(i6 %p_036_3, i6 %tmp1_V_0_3, i6 %tmp2_V_0_3, i6 %tmp3_V_0_3, i6 %tmp4_V_0_3, i6 %tmp5_V_0_3, i6 %tmp6_V_0_3, i6 %tmp7_V_0_3, i6 %tmp8_V_0_3)

]]></Node>
<StgValue><ssdm name="sum0_V_0_3"/></StgValue>
</operation>

<operation id="1866" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:345  %sum0_V_0_4 = call fastcc i8 @sum_engine(i6 %p_036_4, i6 %tmp1_V_0_4, i6 %tmp2_V_0_4, i6 %tmp3_V_0_4, i6 %tmp4_V_0_4, i6 %tmp5_V_0_4, i6 %tmp6_V_0_4, i6 %tmp7_V_0_4, i6 %tmp8_V_0_4)

]]></Node>
<StgValue><ssdm name="sum0_V_0_4"/></StgValue>
</operation>

<operation id="1867" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:387  %sum0_V_0_5 = call fastcc i8 @sum_engine(i6 %p_036_5, i6 %tmp1_V_0_5, i6 %tmp2_V_0_5, i6 %tmp3_V_0_5, i6 %tmp4_V_0_5, i6 %tmp5_V_0_5, i6 %tmp6_V_0_5, i6 %tmp7_V_0_5, i6 %tmp8_V_0_5)

]]></Node>
<StgValue><ssdm name="sum0_V_0_5"/></StgValue>
</operation>

<operation id="1868" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:429  %sum0_V_0_6 = call fastcc i8 @sum_engine(i6 %p_036_6, i6 %tmp1_V_0_6, i6 %tmp2_V_0_6, i6 %tmp3_V_0_6, i6 %tmp4_V_0_6, i6 %tmp5_V_0_6, i6 %tmp6_V_0_6, i6 %tmp7_V_0_6, i6 %tmp8_V_0_6)

]]></Node>
<StgValue><ssdm name="sum0_V_0_6"/></StgValue>
</operation>

<operation id="1869" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:471  %sum0_V_0_7 = call fastcc i8 @sum_engine(i6 %p_036_7, i6 %tmp1_V_0_7, i6 %tmp2_V_0_7, i6 %tmp3_V_0_7, i6 %tmp4_V_0_7, i6 %tmp5_V_0_7, i6 %tmp6_V_0_7, i6 %tmp7_V_0_7, i6 %tmp8_V_0_7)

]]></Node>
<StgValue><ssdm name="sum0_V_0_7"/></StgValue>
</operation>

<operation id="1870" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:513  %sum0_V_0_8 = call fastcc i8 @sum_engine(i6 %p_036_8, i6 %tmp1_V_0_8, i6 %tmp2_V_0_8, i6 %tmp3_V_0_8, i6 %tmp4_V_0_8, i6 %tmp5_V_0_8, i6 %tmp6_V_0_8, i6 %tmp7_V_0_8, i6 %tmp8_V_0_8)

]]></Node>
<StgValue><ssdm name="sum0_V_0_8"/></StgValue>
</operation>

<operation id="1871" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:555  %sum0_V_0_9 = call fastcc i8 @sum_engine(i6 %p_036_9, i6 %tmp1_V_0_9, i6 %tmp2_V_0_9, i6 %tmp3_V_0_9, i6 %tmp4_V_0_9, i6 %tmp5_V_0_9, i6 %tmp6_V_0_9, i6 %tmp7_V_0_9, i6 %tmp8_V_0_9)

]]></Node>
<StgValue><ssdm name="sum0_V_0_9"/></StgValue>
</operation>

<operation id="1872" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:597  %sum0_V_0_s = call fastcc i8 @sum_engine(i6 %p_036_s, i6 %tmp1_V_0_10, i6 %tmp2_V_0_s, i6 %tmp3_V_0_s, i6 %tmp4_V_0_s, i6 %tmp5_V_0_s, i6 %tmp6_V_0_s, i6 %tmp7_V_0_s, i6 %tmp8_V_0_s)

]]></Node>
<StgValue><ssdm name="sum0_V_0_s"/></StgValue>
</operation>

<operation id="1873" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:639  %sum0_V_0_10 = call fastcc i8 @sum_engine(i6 %p_036_10, i6 %tmp1_V_0_11, i6 %tmp2_V_0_10, i6 %tmp3_V_0_10, i6 %tmp4_V_0_10, i6 %tmp5_V_0_10, i6 %tmp6_V_0_10, i6 %tmp7_V_0_10, i6 %tmp8_V_0_10)

]]></Node>
<StgValue><ssdm name="sum0_V_0_10"/></StgValue>
</operation>

<operation id="1874" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:681  %sum0_V_0_11 = call fastcc i8 @sum_engine(i6 %p_036_11, i6 %tmp1_V_0_12, i6 %tmp2_V_0_11, i6 %tmp3_V_0_11, i6 %tmp4_V_0_11, i6 %tmp5_V_0_11, i6 %tmp6_V_0_11, i6 %tmp7_V_0_11, i6 %tmp8_V_0_11)

]]></Node>
<StgValue><ssdm name="sum0_V_0_11"/></StgValue>
</operation>

<operation id="1875" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:723  %sum0_V_0_12 = call fastcc i8 @sum_engine(i6 %p_036_12, i6 %tmp1_V_0_13, i6 %tmp2_V_0_12, i6 %tmp3_V_0_12, i6 %tmp4_V_0_12, i6 %tmp5_V_0_12, i6 %tmp6_V_0_12, i6 %tmp7_V_0_12, i6 %tmp8_V_0_12)

]]></Node>
<StgValue><ssdm name="sum0_V_0_12"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1876" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:180  %norm_V = call fastcc i14 @batch_norm(i8 %sum0_V, i11 %bn_weights_V_load, i11 %bn_bias_V_load)

]]></Node>
<StgValue><ssdm name="norm_V"/></StgValue>
</operation>

<operation id="1877" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:181  %relu_shiftx_V_load = load i11* %relu_shiftx_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V_load"/></StgValue>
</operation>

<operation id="1878" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:182  %relu_shifty_V_load = load i11* %relu_shifty_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V_load"/></StgValue>
</operation>

<operation id="1879" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:183  %relu_weights_V_load = load i11* %relu_weights_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V_load"/></StgValue>
</operation>

<operation id="1880" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:222  %norm_V_0_1 = call fastcc i14 @batch_norm(i8 %sum0_V_0_1, i11 %bn_weights_V71_load, i11 %bn_bias_V102_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_1"/></StgValue>
</operation>

<operation id="1881" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:223  %relu_shiftx_V133_loa = load i11* %relu_shiftx_V133_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V133_loa"/></StgValue>
</operation>

<operation id="1882" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:224  %relu_shifty_V164_loa = load i11* %relu_shifty_V164_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V164_loa"/></StgValue>
</operation>

<operation id="1883" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:225  %relu_weights_V195_lo = load i11* %relu_weights_V195_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V195_lo"/></StgValue>
</operation>

<operation id="1884" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:264  %norm_V_0_2 = call fastcc i14 @batch_norm(i8 %sum0_V_0_2, i11 %bn_weights_V72_load, i11 %bn_bias_V103_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_2"/></StgValue>
</operation>

<operation id="1885" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:265  %relu_shiftx_V134_loa = load i11* %relu_shiftx_V134_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V134_loa"/></StgValue>
</operation>

<operation id="1886" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:266  %relu_shifty_V165_loa = load i11* %relu_shifty_V165_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V165_loa"/></StgValue>
</operation>

<operation id="1887" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:267  %relu_weights_V196_lo = load i11* %relu_weights_V196_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V196_lo"/></StgValue>
</operation>

<operation id="1888" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:306  %norm_V_0_3 = call fastcc i14 @batch_norm(i8 %sum0_V_0_3, i11 %bn_weights_V73_load, i11 %bn_bias_V104_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_3"/></StgValue>
</operation>

<operation id="1889" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:307  %relu_shiftx_V135_loa = load i11* %relu_shiftx_V135_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V135_loa"/></StgValue>
</operation>

<operation id="1890" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:308  %relu_shifty_V166_loa = load i11* %relu_shifty_V166_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V166_loa"/></StgValue>
</operation>

<operation id="1891" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:309  %relu_weights_V197_lo = load i11* %relu_weights_V197_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V197_lo"/></StgValue>
</operation>

<operation id="1892" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:348  %norm_V_0_4 = call fastcc i14 @batch_norm(i8 %sum0_V_0_4, i11 %bn_weights_V74_load, i11 %bn_bias_V105_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_4"/></StgValue>
</operation>

<operation id="1893" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:349  %relu_shiftx_V136_loa = load i11* %relu_shiftx_V136_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V136_loa"/></StgValue>
</operation>

<operation id="1894" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:350  %relu_shifty_V167_loa = load i11* %relu_shifty_V167_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V167_loa"/></StgValue>
</operation>

<operation id="1895" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:351  %relu_weights_V198_lo = load i11* %relu_weights_V198_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V198_lo"/></StgValue>
</operation>

<operation id="1896" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:390  %norm_V_0_5 = call fastcc i14 @batch_norm(i8 %sum0_V_0_5, i11 %bn_weights_V75_load, i11 %bn_bias_V106_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_5"/></StgValue>
</operation>

<operation id="1897" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:391  %relu_shiftx_V137_loa = load i11* %relu_shiftx_V137_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V137_loa"/></StgValue>
</operation>

<operation id="1898" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:392  %relu_shifty_V168_loa = load i11* %relu_shifty_V168_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V168_loa"/></StgValue>
</operation>

<operation id="1899" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:393  %relu_weights_V199_lo = load i11* %relu_weights_V199_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V199_lo"/></StgValue>
</operation>

<operation id="1900" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:432  %norm_V_0_6 = call fastcc i14 @batch_norm(i8 %sum0_V_0_6, i11 %bn_weights_V76_load, i11 %bn_bias_V107_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_6"/></StgValue>
</operation>

<operation id="1901" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:433  %relu_shiftx_V138_loa = load i11* %relu_shiftx_V138_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V138_loa"/></StgValue>
</operation>

<operation id="1902" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:434  %relu_shifty_V169_loa = load i11* %relu_shifty_V169_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V169_loa"/></StgValue>
</operation>

<operation id="1903" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:435  %relu_weights_V200_lo = load i11* %relu_weights_V200_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V200_lo"/></StgValue>
</operation>

<operation id="1904" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:471  %sum0_V_0_7 = call fastcc i8 @sum_engine(i6 %p_036_7, i6 %tmp1_V_0_7, i6 %tmp2_V_0_7, i6 %tmp3_V_0_7, i6 %tmp4_V_0_7, i6 %tmp5_V_0_7, i6 %tmp6_V_0_7, i6 %tmp7_V_0_7, i6 %tmp8_V_0_7)

]]></Node>
<StgValue><ssdm name="sum0_V_0_7"/></StgValue>
</operation>

<operation id="1905" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:475  %relu_shiftx_V139_loa = load i11* %relu_shiftx_V139_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V139_loa"/></StgValue>
</operation>

<operation id="1906" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:476  %relu_shifty_V170_loa = load i11* %relu_shifty_V170_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V170_loa"/></StgValue>
</operation>

<operation id="1907" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:477  %relu_weights_V201_lo = load i11* %relu_weights_V201_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V201_lo"/></StgValue>
</operation>

<operation id="1908" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:513  %sum0_V_0_8 = call fastcc i8 @sum_engine(i6 %p_036_8, i6 %tmp1_V_0_8, i6 %tmp2_V_0_8, i6 %tmp3_V_0_8, i6 %tmp4_V_0_8, i6 %tmp5_V_0_8, i6 %tmp6_V_0_8, i6 %tmp7_V_0_8, i6 %tmp8_V_0_8)

]]></Node>
<StgValue><ssdm name="sum0_V_0_8"/></StgValue>
</operation>

<operation id="1909" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:517  %relu_shiftx_V140_loa = load i11* %relu_shiftx_V140_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V140_loa"/></StgValue>
</operation>

<operation id="1910" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:518  %relu_shifty_V171_loa = load i11* %relu_shifty_V171_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V171_loa"/></StgValue>
</operation>

<operation id="1911" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:519  %relu_weights_V202_lo = load i11* %relu_weights_V202_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V202_lo"/></StgValue>
</operation>

<operation id="1912" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:555  %sum0_V_0_9 = call fastcc i8 @sum_engine(i6 %p_036_9, i6 %tmp1_V_0_9, i6 %tmp2_V_0_9, i6 %tmp3_V_0_9, i6 %tmp4_V_0_9, i6 %tmp5_V_0_9, i6 %tmp6_V_0_9, i6 %tmp7_V_0_9, i6 %tmp8_V_0_9)

]]></Node>
<StgValue><ssdm name="sum0_V_0_9"/></StgValue>
</operation>

<operation id="1913" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:559  %relu_shiftx_V141_loa = load i11* %relu_shiftx_V141_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V141_loa"/></StgValue>
</operation>

<operation id="1914" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:560  %relu_shifty_V172_loa = load i11* %relu_shifty_V172_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V172_loa"/></StgValue>
</operation>

<operation id="1915" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:561  %relu_weights_V203_lo = load i11* %relu_weights_V203_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V203_lo"/></StgValue>
</operation>

<operation id="1916" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:597  %sum0_V_0_s = call fastcc i8 @sum_engine(i6 %p_036_s, i6 %tmp1_V_0_10, i6 %tmp2_V_0_s, i6 %tmp3_V_0_s, i6 %tmp4_V_0_s, i6 %tmp5_V_0_s, i6 %tmp6_V_0_s, i6 %tmp7_V_0_s, i6 %tmp8_V_0_s)

]]></Node>
<StgValue><ssdm name="sum0_V_0_s"/></StgValue>
</operation>

<operation id="1917" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:601  %relu_shiftx_V142_loa = load i11* %relu_shiftx_V142_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V142_loa"/></StgValue>
</operation>

<operation id="1918" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:602  %relu_shifty_V173_loa = load i11* %relu_shifty_V173_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V173_loa"/></StgValue>
</operation>

<operation id="1919" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:603  %relu_weights_V204_lo = load i11* %relu_weights_V204_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V204_lo"/></StgValue>
</operation>

<operation id="1920" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:639  %sum0_V_0_10 = call fastcc i8 @sum_engine(i6 %p_036_10, i6 %tmp1_V_0_11, i6 %tmp2_V_0_10, i6 %tmp3_V_0_10, i6 %tmp4_V_0_10, i6 %tmp5_V_0_10, i6 %tmp6_V_0_10, i6 %tmp7_V_0_10, i6 %tmp8_V_0_10)

]]></Node>
<StgValue><ssdm name="sum0_V_0_10"/></StgValue>
</operation>

<operation id="1921" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:643  %relu_shiftx_V143_loa = load i11* %relu_shiftx_V143_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V143_loa"/></StgValue>
</operation>

<operation id="1922" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:644  %relu_shifty_V174_loa = load i11* %relu_shifty_V174_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V174_loa"/></StgValue>
</operation>

<operation id="1923" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:645  %relu_weights_V205_lo = load i11* %relu_weights_V205_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V205_lo"/></StgValue>
</operation>

<operation id="1924" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:681  %sum0_V_0_11 = call fastcc i8 @sum_engine(i6 %p_036_11, i6 %tmp1_V_0_12, i6 %tmp2_V_0_11, i6 %tmp3_V_0_11, i6 %tmp4_V_0_11, i6 %tmp5_V_0_11, i6 %tmp6_V_0_11, i6 %tmp7_V_0_11, i6 %tmp8_V_0_11)

]]></Node>
<StgValue><ssdm name="sum0_V_0_11"/></StgValue>
</operation>

<operation id="1925" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:685  %relu_shiftx_V144_loa = load i11* %relu_shiftx_V144_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V144_loa"/></StgValue>
</operation>

<operation id="1926" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:686  %relu_shifty_V175_loa = load i11* %relu_shifty_V175_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V175_loa"/></StgValue>
</operation>

<operation id="1927" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:687  %relu_weights_V206_lo = load i11* %relu_weights_V206_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V206_lo"/></StgValue>
</operation>

<operation id="1928" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:723  %sum0_V_0_12 = call fastcc i8 @sum_engine(i6 %p_036_12, i6 %tmp1_V_0_13, i6 %tmp2_V_0_12, i6 %tmp3_V_0_12, i6 %tmp4_V_0_12, i6 %tmp5_V_0_12, i6 %tmp6_V_0_12, i6 %tmp7_V_0_12, i6 %tmp8_V_0_12)

]]></Node>
<StgValue><ssdm name="sum0_V_0_12"/></StgValue>
</operation>

<operation id="1929" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:727  %relu_shiftx_V145_loa = load i11* %relu_shiftx_V145_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V145_loa"/></StgValue>
</operation>

<operation id="1930" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:728  %relu_shifty_V176_loa = load i11* %relu_shifty_V176_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V176_loa"/></StgValue>
</operation>

<operation id="1931" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:729  %relu_weights_V207_lo = load i11* %relu_weights_V207_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V207_lo"/></StgValue>
</operation>

<operation id="1932" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:765  %sum0_V_0_13 = call fastcc i8 @sum_engine(i6 %p_036_13, i6 %tmp1_V_0_14, i6 %tmp2_V_0_13, i6 %tmp3_V_0_13, i6 %tmp4_V_0_13, i6 %tmp5_V_0_13, i6 %tmp6_V_0_13, i6 %tmp7_V_0_13, i6 %tmp8_V_0_13)

]]></Node>
<StgValue><ssdm name="sum0_V_0_13"/></StgValue>
</operation>

<operation id="1933" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:766  %bn_weights_V84_load = load i11* %bn_weights_V84_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V84_load"/></StgValue>
</operation>

<operation id="1934" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:767  %bn_bias_V115_load = load i11* %bn_bias_V115_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V115_load"/></StgValue>
</operation>

<operation id="1935" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:769  %relu_shiftx_V146_loa = load i11* %relu_shiftx_V146_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V146_loa"/></StgValue>
</operation>

<operation id="1936" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:770  %relu_shifty_V177_loa = load i11* %relu_shifty_V177_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V177_loa"/></StgValue>
</operation>

<operation id="1937" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:771  %relu_weights_V208_lo = load i11* %relu_weights_V208_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V208_lo"/></StgValue>
</operation>

<operation id="1938" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:807  %sum0_V_0_14 = call fastcc i8 @sum_engine(i6 %p_036_14, i6 %tmp1_V_0_15, i6 %tmp2_V_0_14, i6 %tmp3_V_0_14, i6 %tmp4_V_0_14, i6 %tmp5_V_0_14, i6 %tmp6_V_0_14, i6 %tmp7_V_0_14, i6 %tmp8_V_0_14)

]]></Node>
<StgValue><ssdm name="sum0_V_0_14"/></StgValue>
</operation>

<operation id="1939" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:808  %bn_weights_V85_load = load i11* %bn_weights_V85_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V85_load"/></StgValue>
</operation>

<operation id="1940" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:809  %bn_bias_V116_load = load i11* %bn_bias_V116_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V116_load"/></StgValue>
</operation>

<operation id="1941" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:811  %relu_shiftx_V147_loa = load i11* %relu_shiftx_V147_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V147_loa"/></StgValue>
</operation>

<operation id="1942" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:812  %relu_shifty_V178_loa = load i11* %relu_shifty_V178_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V178_loa"/></StgValue>
</operation>

<operation id="1943" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:813  %relu_weights_V209_lo = load i11* %relu_weights_V209_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V209_lo"/></StgValue>
</operation>

<operation id="1944" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:849  %sum0_V_0_15 = call fastcc i8 @sum_engine(i6 %p_036_15, i6 %tmp1_V_0_16, i6 %tmp2_V_0_15, i6 %tmp3_V_0_15, i6 %tmp4_V_0_15, i6 %tmp5_V_0_15, i6 %tmp6_V_0_15, i6 %tmp7_V_0_15, i6 %tmp8_V_0_15)

]]></Node>
<StgValue><ssdm name="sum0_V_0_15"/></StgValue>
</operation>

<operation id="1945" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:850  %bn_weights_V86_load = load i11* %bn_weights_V86_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V86_load"/></StgValue>
</operation>

<operation id="1946" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:851  %bn_bias_V117_load = load i11* %bn_bias_V117_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V117_load"/></StgValue>
</operation>

<operation id="1947" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:853  %relu_shiftx_V148_loa = load i11* %relu_shiftx_V148_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V148_loa"/></StgValue>
</operation>

<operation id="1948" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:854  %relu_shifty_V179_loa = load i11* %relu_shifty_V179_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V179_loa"/></StgValue>
</operation>

<operation id="1949" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:855  %relu_weights_V210_lo = load i11* %relu_weights_V210_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V210_lo"/></StgValue>
</operation>

<operation id="1950" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:891  %sum0_V_0_16 = call fastcc i8 @sum_engine(i6 %p_036_16, i6 %tmp1_V_0_17, i6 %tmp2_V_0_16, i6 %tmp3_V_0_16, i6 %tmp4_V_0_16, i6 %tmp5_V_0_16, i6 %tmp6_V_0_16, i6 %tmp7_V_0_16, i6 %tmp8_V_0_16)

]]></Node>
<StgValue><ssdm name="sum0_V_0_16"/></StgValue>
</operation>

<operation id="1951" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:892  %bn_weights_V87_load = load i11* %bn_weights_V87_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V87_load"/></StgValue>
</operation>

<operation id="1952" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:893  %bn_bias_V118_load = load i11* %bn_bias_V118_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V118_load"/></StgValue>
</operation>

<operation id="1953" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:895  %relu_shiftx_V149_loa = load i11* %relu_shiftx_V149_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V149_loa"/></StgValue>
</operation>

<operation id="1954" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:896  %relu_shifty_V180_loa = load i11* %relu_shifty_V180_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V180_loa"/></StgValue>
</operation>

<operation id="1955" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:897  %relu_weights_V211_lo = load i11* %relu_weights_V211_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V211_lo"/></StgValue>
</operation>

<operation id="1956" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:939  %sum0_V_0_17 = call fastcc i8 @sum_engine(i6 %p_036_17, i6 %tmp1_V_0_18, i6 %tmp2_V_0_17, i6 %tmp3_V_0_17, i6 %tmp4_V_0_17, i6 %tmp5_V_0_17, i6 %tmp6_V_0_17, i6 %tmp7_V_0_17, i6 %tmp8_V_0_17)

]]></Node>
<StgValue><ssdm name="sum0_V_0_17"/></StgValue>
</operation>

<operation id="1957" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:940  %bn_weights_V88_load = load i11* %bn_weights_V88_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V88_load"/></StgValue>
</operation>

<operation id="1958" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:941  %bn_bias_V119_load = load i11* %bn_bias_V119_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V119_load"/></StgValue>
</operation>

<operation id="1959" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:943  %relu_shiftx_V150_loa = load i11* %relu_shiftx_V150_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V150_loa"/></StgValue>
</operation>

<operation id="1960" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:944  %relu_shifty_V181_loa = load i11* %relu_shifty_V181_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V181_loa"/></StgValue>
</operation>

<operation id="1961" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:945  %relu_weights_V212_lo = load i11* %relu_weights_V212_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V212_lo"/></StgValue>
</operation>

<operation id="1962" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:981  %sum0_V_0_18 = call fastcc i8 @sum_engine(i6 %p_036_18, i6 %tmp1_V_0_19, i6 %tmp2_V_0_18, i6 %tmp3_V_0_18, i6 %tmp4_V_0_18, i6 %tmp5_V_0_18, i6 %tmp6_V_0_18, i6 %tmp7_V_0_18, i6 %tmp8_V_0_18)

]]></Node>
<StgValue><ssdm name="sum0_V_0_18"/></StgValue>
</operation>

<operation id="1963" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:982  %bn_weights_V89_load = load i11* %bn_weights_V89_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V89_load"/></StgValue>
</operation>

<operation id="1964" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:983  %bn_bias_V120_load = load i11* %bn_bias_V120_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V120_load"/></StgValue>
</operation>

<operation id="1965" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:985  %relu_shiftx_V151_loa = load i11* %relu_shiftx_V151_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V151_loa"/></StgValue>
</operation>

<operation id="1966" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:986  %relu_shifty_V182_loa = load i11* %relu_shifty_V182_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V182_loa"/></StgValue>
</operation>

<operation id="1967" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:987  %relu_weights_V213_lo = load i11* %relu_weights_V213_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V213_lo"/></StgValue>
</operation>

<operation id="1968" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1023  %sum0_V_0_19 = call fastcc i8 @sum_engine(i6 %p_036_19, i6 %tmp1_V_0_20, i6 %tmp2_V_0_19, i6 %tmp3_V_0_19, i6 %tmp4_V_0_19, i6 %tmp5_V_0_19, i6 %tmp6_V_0_19, i6 %tmp7_V_0_19, i6 %tmp8_V_0_19)

]]></Node>
<StgValue><ssdm name="sum0_V_0_19"/></StgValue>
</operation>

<operation id="1969" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1024  %bn_weights_V90_load = load i11* %bn_weights_V90_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V90_load"/></StgValue>
</operation>

<operation id="1970" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1025  %bn_bias_V121_load = load i11* %bn_bias_V121_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V121_load"/></StgValue>
</operation>

<operation id="1971" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1027  %relu_shiftx_V152_loa = load i11* %relu_shiftx_V152_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V152_loa"/></StgValue>
</operation>

<operation id="1972" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1028  %relu_shifty_V183_loa = load i11* %relu_shifty_V183_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V183_loa"/></StgValue>
</operation>

<operation id="1973" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1029  %relu_weights_V214_lo = load i11* %relu_weights_V214_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V214_lo"/></StgValue>
</operation>

<operation id="1974" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1066  %bn_weights_V91_load = load i11* %bn_weights_V91_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V91_load"/></StgValue>
</operation>

<operation id="1975" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1067  %bn_bias_V122_load = load i11* %bn_bias_V122_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V122_load"/></StgValue>
</operation>

<operation id="1976" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1108  %bn_weights_V92_load = load i11* %bn_weights_V92_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V92_load"/></StgValue>
</operation>

<operation id="1977" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1109  %bn_bias_V123_load = load i11* %bn_bias_V123_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V123_load"/></StgValue>
</operation>

<operation id="1978" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1150  %bn_weights_V93_load = load i11* %bn_weights_V93_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V93_load"/></StgValue>
</operation>

<operation id="1979" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1151  %bn_bias_V124_load = load i11* %bn_bias_V124_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V124_load"/></StgValue>
</operation>

<operation id="1980" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1192  %bn_weights_V94_load = load i11* %bn_weights_V94_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V94_load"/></StgValue>
</operation>

<operation id="1981" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1193  %bn_bias_V125_load = load i11* %bn_bias_V125_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V125_load"/></StgValue>
</operation>

<operation id="1982" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1234  %bn_weights_V95_load = load i11* %bn_weights_V95_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V95_load"/></StgValue>
</operation>

<operation id="1983" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1235  %bn_bias_V126_load = load i11* %bn_bias_V126_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V126_load"/></StgValue>
</operation>

<operation id="1984" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1276  %bn_weights_V96_load = load i11* %bn_weights_V96_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V96_load"/></StgValue>
</operation>

<operation id="1985" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1277  %bn_bias_V127_load = load i11* %bn_bias_V127_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V127_load"/></StgValue>
</operation>

<operation id="1986" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1318  %bn_weights_V97_load = load i11* %bn_weights_V97_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V97_load"/></StgValue>
</operation>

<operation id="1987" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1319  %bn_bias_V128_load = load i11* %bn_bias_V128_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V128_load"/></StgValue>
</operation>

<operation id="1988" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1360  %bn_weights_V98_load = load i11* %bn_weights_V98_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V98_load"/></StgValue>
</operation>

<operation id="1989" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1361  %bn_bias_V129_load = load i11* %bn_bias_V129_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V129_load"/></StgValue>
</operation>

<operation id="1990" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1402  %bn_weights_V99_load = load i11* %bn_weights_V99_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V99_load"/></StgValue>
</operation>

<operation id="1991" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1403  %bn_bias_V130_load = load i11* %bn_bias_V130_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V130_load"/></StgValue>
</operation>

<operation id="1992" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1444  %bn_weights_V100_load = load i11* %bn_weights_V100_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V100_load"/></StgValue>
</operation>

<operation id="1993" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1445  %bn_bias_V131_load = load i11* %bn_bias_V131_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V131_load"/></StgValue>
</operation>

<operation id="1994" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1486  %bn_weights_V101_load = load i11* %bn_weights_V101_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V101_load"/></StgValue>
</operation>

<operation id="1995" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1487  %bn_bias_V132_load = load i11* %bn_bias_V132_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V132_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1996" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:180  %norm_V = call fastcc i14 @batch_norm(i8 %sum0_V, i11 %bn_weights_V_load, i11 %bn_bias_V_load)

]]></Node>
<StgValue><ssdm name="norm_V"/></StgValue>
</operation>

<operation id="1997" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:181  %relu_shiftx_V_load = load i11* %relu_shiftx_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V_load"/></StgValue>
</operation>

<operation id="1998" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:182  %relu_shifty_V_load = load i11* %relu_shifty_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V_load"/></StgValue>
</operation>

<operation id="1999" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:183  %relu_weights_V_load = load i11* %relu_weights_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V_load"/></StgValue>
</operation>

<operation id="2000" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:222  %norm_V_0_1 = call fastcc i14 @batch_norm(i8 %sum0_V_0_1, i11 %bn_weights_V71_load, i11 %bn_bias_V102_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_1"/></StgValue>
</operation>

<operation id="2001" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:223  %relu_shiftx_V133_loa = load i11* %relu_shiftx_V133_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V133_loa"/></StgValue>
</operation>

<operation id="2002" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:224  %relu_shifty_V164_loa = load i11* %relu_shifty_V164_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V164_loa"/></StgValue>
</operation>

<operation id="2003" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:225  %relu_weights_V195_lo = load i11* %relu_weights_V195_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V195_lo"/></StgValue>
</operation>

<operation id="2004" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:264  %norm_V_0_2 = call fastcc i14 @batch_norm(i8 %sum0_V_0_2, i11 %bn_weights_V72_load, i11 %bn_bias_V103_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_2"/></StgValue>
</operation>

<operation id="2005" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:265  %relu_shiftx_V134_loa = load i11* %relu_shiftx_V134_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V134_loa"/></StgValue>
</operation>

<operation id="2006" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:266  %relu_shifty_V165_loa = load i11* %relu_shifty_V165_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V165_loa"/></StgValue>
</operation>

<operation id="2007" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:267  %relu_weights_V196_lo = load i11* %relu_weights_V196_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V196_lo"/></StgValue>
</operation>

<operation id="2008" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:306  %norm_V_0_3 = call fastcc i14 @batch_norm(i8 %sum0_V_0_3, i11 %bn_weights_V73_load, i11 %bn_bias_V104_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_3"/></StgValue>
</operation>

<operation id="2009" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:307  %relu_shiftx_V135_loa = load i11* %relu_shiftx_V135_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V135_loa"/></StgValue>
</operation>

<operation id="2010" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:308  %relu_shifty_V166_loa = load i11* %relu_shifty_V166_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V166_loa"/></StgValue>
</operation>

<operation id="2011" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:309  %relu_weights_V197_lo = load i11* %relu_weights_V197_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V197_lo"/></StgValue>
</operation>

<operation id="2012" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:348  %norm_V_0_4 = call fastcc i14 @batch_norm(i8 %sum0_V_0_4, i11 %bn_weights_V74_load, i11 %bn_bias_V105_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_4"/></StgValue>
</operation>

<operation id="2013" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:349  %relu_shiftx_V136_loa = load i11* %relu_shiftx_V136_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V136_loa"/></StgValue>
</operation>

<operation id="2014" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:350  %relu_shifty_V167_loa = load i11* %relu_shifty_V167_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V167_loa"/></StgValue>
</operation>

<operation id="2015" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:351  %relu_weights_V198_lo = load i11* %relu_weights_V198_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V198_lo"/></StgValue>
</operation>

<operation id="2016" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:390  %norm_V_0_5 = call fastcc i14 @batch_norm(i8 %sum0_V_0_5, i11 %bn_weights_V75_load, i11 %bn_bias_V106_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_5"/></StgValue>
</operation>

<operation id="2017" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:391  %relu_shiftx_V137_loa = load i11* %relu_shiftx_V137_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V137_loa"/></StgValue>
</operation>

<operation id="2018" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:392  %relu_shifty_V168_loa = load i11* %relu_shifty_V168_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V168_loa"/></StgValue>
</operation>

<operation id="2019" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:393  %relu_weights_V199_lo = load i11* %relu_weights_V199_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V199_lo"/></StgValue>
</operation>

<operation id="2020" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:432  %norm_V_0_6 = call fastcc i14 @batch_norm(i8 %sum0_V_0_6, i11 %bn_weights_V76_load, i11 %bn_bias_V107_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_6"/></StgValue>
</operation>

<operation id="2021" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:433  %relu_shiftx_V138_loa = load i11* %relu_shiftx_V138_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V138_loa"/></StgValue>
</operation>

<operation id="2022" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:434  %relu_shifty_V169_loa = load i11* %relu_shifty_V169_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V169_loa"/></StgValue>
</operation>

<operation id="2023" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:435  %relu_weights_V200_lo = load i11* %relu_weights_V200_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V200_lo"/></StgValue>
</operation>

<operation id="2024" st_id="13" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:474  %norm_V_0_7 = call fastcc i14 @batch_norm(i8 %sum0_V_0_7, i11 %bn_weights_V77_load, i11 %bn_bias_V108_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_7"/></StgValue>
</operation>

<operation id="2025" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:475  %relu_shiftx_V139_loa = load i11* %relu_shiftx_V139_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V139_loa"/></StgValue>
</operation>

<operation id="2026" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:476  %relu_shifty_V170_loa = load i11* %relu_shifty_V170_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V170_loa"/></StgValue>
</operation>

<operation id="2027" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:477  %relu_weights_V201_lo = load i11* %relu_weights_V201_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V201_lo"/></StgValue>
</operation>

<operation id="2028" st_id="13" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:516  %norm_V_0_8 = call fastcc i14 @batch_norm(i8 %sum0_V_0_8, i11 %bn_weights_V78_load, i11 %bn_bias_V109_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_8"/></StgValue>
</operation>

<operation id="2029" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:517  %relu_shiftx_V140_loa = load i11* %relu_shiftx_V140_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V140_loa"/></StgValue>
</operation>

<operation id="2030" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:518  %relu_shifty_V171_loa = load i11* %relu_shifty_V171_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V171_loa"/></StgValue>
</operation>

<operation id="2031" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:519  %relu_weights_V202_lo = load i11* %relu_weights_V202_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V202_lo"/></StgValue>
</operation>

<operation id="2032" st_id="13" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:558  %norm_V_0_9 = call fastcc i14 @batch_norm(i8 %sum0_V_0_9, i11 %bn_weights_V79_load, i11 %bn_bias_V110_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_9"/></StgValue>
</operation>

<operation id="2033" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:559  %relu_shiftx_V141_loa = load i11* %relu_shiftx_V141_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V141_loa"/></StgValue>
</operation>

<operation id="2034" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:560  %relu_shifty_V172_loa = load i11* %relu_shifty_V172_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V172_loa"/></StgValue>
</operation>

<operation id="2035" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:561  %relu_weights_V203_lo = load i11* %relu_weights_V203_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V203_lo"/></StgValue>
</operation>

<operation id="2036" st_id="13" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:600  %norm_V_0_10 = call fastcc i14 @batch_norm(i8 %sum0_V_0_s, i11 %bn_weights_V80_load, i11 %bn_bias_V111_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_10"/></StgValue>
</operation>

<operation id="2037" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:601  %relu_shiftx_V142_loa = load i11* %relu_shiftx_V142_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V142_loa"/></StgValue>
</operation>

<operation id="2038" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:602  %relu_shifty_V173_loa = load i11* %relu_shifty_V173_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V173_loa"/></StgValue>
</operation>

<operation id="2039" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:603  %relu_weights_V204_lo = load i11* %relu_weights_V204_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V204_lo"/></StgValue>
</operation>

<operation id="2040" st_id="13" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:642  %norm_V_0_11 = call fastcc i14 @batch_norm(i8 %sum0_V_0_10, i11 %bn_weights_V81_load, i11 %bn_bias_V112_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_11"/></StgValue>
</operation>

<operation id="2041" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:643  %relu_shiftx_V143_loa = load i11* %relu_shiftx_V143_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V143_loa"/></StgValue>
</operation>

<operation id="2042" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:644  %relu_shifty_V174_loa = load i11* %relu_shifty_V174_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V174_loa"/></StgValue>
</operation>

<operation id="2043" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:645  %relu_weights_V205_lo = load i11* %relu_weights_V205_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V205_lo"/></StgValue>
</operation>

<operation id="2044" st_id="13" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:684  %norm_V_0_12 = call fastcc i14 @batch_norm(i8 %sum0_V_0_11, i11 %bn_weights_V82_load, i11 %bn_bias_V113_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_12"/></StgValue>
</operation>

<operation id="2045" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:685  %relu_shiftx_V144_loa = load i11* %relu_shiftx_V144_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V144_loa"/></StgValue>
</operation>

<operation id="2046" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:686  %relu_shifty_V175_loa = load i11* %relu_shifty_V175_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V175_loa"/></StgValue>
</operation>

<operation id="2047" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:687  %relu_weights_V206_lo = load i11* %relu_weights_V206_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V206_lo"/></StgValue>
</operation>

<operation id="2048" st_id="13" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:726  %norm_V_0_13 = call fastcc i14 @batch_norm(i8 %sum0_V_0_12, i11 %bn_weights_V83_load, i11 %bn_bias_V114_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_13"/></StgValue>
</operation>

<operation id="2049" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:727  %relu_shiftx_V145_loa = load i11* %relu_shiftx_V145_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V145_loa"/></StgValue>
</operation>

<operation id="2050" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:728  %relu_shifty_V176_loa = load i11* %relu_shifty_V176_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V176_loa"/></StgValue>
</operation>

<operation id="2051" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:729  %relu_weights_V207_lo = load i11* %relu_weights_V207_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V207_lo"/></StgValue>
</operation>

<operation id="2052" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:765  %sum0_V_0_13 = call fastcc i8 @sum_engine(i6 %p_036_13, i6 %tmp1_V_0_14, i6 %tmp2_V_0_13, i6 %tmp3_V_0_13, i6 %tmp4_V_0_13, i6 %tmp5_V_0_13, i6 %tmp6_V_0_13, i6 %tmp7_V_0_13, i6 %tmp8_V_0_13)

]]></Node>
<StgValue><ssdm name="sum0_V_0_13"/></StgValue>
</operation>

<operation id="2053" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:766  %bn_weights_V84_load = load i11* %bn_weights_V84_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V84_load"/></StgValue>
</operation>

<operation id="2054" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:767  %bn_bias_V115_load = load i11* %bn_bias_V115_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V115_load"/></StgValue>
</operation>

<operation id="2055" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:769  %relu_shiftx_V146_loa = load i11* %relu_shiftx_V146_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V146_loa"/></StgValue>
</operation>

<operation id="2056" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:770  %relu_shifty_V177_loa = load i11* %relu_shifty_V177_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V177_loa"/></StgValue>
</operation>

<operation id="2057" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:771  %relu_weights_V208_lo = load i11* %relu_weights_V208_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V208_lo"/></StgValue>
</operation>

<operation id="2058" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:807  %sum0_V_0_14 = call fastcc i8 @sum_engine(i6 %p_036_14, i6 %tmp1_V_0_15, i6 %tmp2_V_0_14, i6 %tmp3_V_0_14, i6 %tmp4_V_0_14, i6 %tmp5_V_0_14, i6 %tmp6_V_0_14, i6 %tmp7_V_0_14, i6 %tmp8_V_0_14)

]]></Node>
<StgValue><ssdm name="sum0_V_0_14"/></StgValue>
</operation>

<operation id="2059" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:808  %bn_weights_V85_load = load i11* %bn_weights_V85_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V85_load"/></StgValue>
</operation>

<operation id="2060" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:809  %bn_bias_V116_load = load i11* %bn_bias_V116_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V116_load"/></StgValue>
</operation>

<operation id="2061" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:811  %relu_shiftx_V147_loa = load i11* %relu_shiftx_V147_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V147_loa"/></StgValue>
</operation>

<operation id="2062" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:812  %relu_shifty_V178_loa = load i11* %relu_shifty_V178_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V178_loa"/></StgValue>
</operation>

<operation id="2063" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:813  %relu_weights_V209_lo = load i11* %relu_weights_V209_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V209_lo"/></StgValue>
</operation>

<operation id="2064" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:849  %sum0_V_0_15 = call fastcc i8 @sum_engine(i6 %p_036_15, i6 %tmp1_V_0_16, i6 %tmp2_V_0_15, i6 %tmp3_V_0_15, i6 %tmp4_V_0_15, i6 %tmp5_V_0_15, i6 %tmp6_V_0_15, i6 %tmp7_V_0_15, i6 %tmp8_V_0_15)

]]></Node>
<StgValue><ssdm name="sum0_V_0_15"/></StgValue>
</operation>

<operation id="2065" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:850  %bn_weights_V86_load = load i11* %bn_weights_V86_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V86_load"/></StgValue>
</operation>

<operation id="2066" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:851  %bn_bias_V117_load = load i11* %bn_bias_V117_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V117_load"/></StgValue>
</operation>

<operation id="2067" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:853  %relu_shiftx_V148_loa = load i11* %relu_shiftx_V148_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V148_loa"/></StgValue>
</operation>

<operation id="2068" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:854  %relu_shifty_V179_loa = load i11* %relu_shifty_V179_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V179_loa"/></StgValue>
</operation>

<operation id="2069" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:855  %relu_weights_V210_lo = load i11* %relu_weights_V210_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V210_lo"/></StgValue>
</operation>

<operation id="2070" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:891  %sum0_V_0_16 = call fastcc i8 @sum_engine(i6 %p_036_16, i6 %tmp1_V_0_17, i6 %tmp2_V_0_16, i6 %tmp3_V_0_16, i6 %tmp4_V_0_16, i6 %tmp5_V_0_16, i6 %tmp6_V_0_16, i6 %tmp7_V_0_16, i6 %tmp8_V_0_16)

]]></Node>
<StgValue><ssdm name="sum0_V_0_16"/></StgValue>
</operation>

<operation id="2071" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:892  %bn_weights_V87_load = load i11* %bn_weights_V87_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V87_load"/></StgValue>
</operation>

<operation id="2072" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:893  %bn_bias_V118_load = load i11* %bn_bias_V118_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V118_load"/></StgValue>
</operation>

<operation id="2073" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:895  %relu_shiftx_V149_loa = load i11* %relu_shiftx_V149_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V149_loa"/></StgValue>
</operation>

<operation id="2074" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:896  %relu_shifty_V180_loa = load i11* %relu_shifty_V180_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V180_loa"/></StgValue>
</operation>

<operation id="2075" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:897  %relu_weights_V211_lo = load i11* %relu_weights_V211_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V211_lo"/></StgValue>
</operation>

<operation id="2076" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:939  %sum0_V_0_17 = call fastcc i8 @sum_engine(i6 %p_036_17, i6 %tmp1_V_0_18, i6 %tmp2_V_0_17, i6 %tmp3_V_0_17, i6 %tmp4_V_0_17, i6 %tmp5_V_0_17, i6 %tmp6_V_0_17, i6 %tmp7_V_0_17, i6 %tmp8_V_0_17)

]]></Node>
<StgValue><ssdm name="sum0_V_0_17"/></StgValue>
</operation>

<operation id="2077" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:940  %bn_weights_V88_load = load i11* %bn_weights_V88_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V88_load"/></StgValue>
</operation>

<operation id="2078" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:941  %bn_bias_V119_load = load i11* %bn_bias_V119_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V119_load"/></StgValue>
</operation>

<operation id="2079" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:943  %relu_shiftx_V150_loa = load i11* %relu_shiftx_V150_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V150_loa"/></StgValue>
</operation>

<operation id="2080" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:944  %relu_shifty_V181_loa = load i11* %relu_shifty_V181_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V181_loa"/></StgValue>
</operation>

<operation id="2081" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:945  %relu_weights_V212_lo = load i11* %relu_weights_V212_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V212_lo"/></StgValue>
</operation>

<operation id="2082" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:981  %sum0_V_0_18 = call fastcc i8 @sum_engine(i6 %p_036_18, i6 %tmp1_V_0_19, i6 %tmp2_V_0_18, i6 %tmp3_V_0_18, i6 %tmp4_V_0_18, i6 %tmp5_V_0_18, i6 %tmp6_V_0_18, i6 %tmp7_V_0_18, i6 %tmp8_V_0_18)

]]></Node>
<StgValue><ssdm name="sum0_V_0_18"/></StgValue>
</operation>

<operation id="2083" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:982  %bn_weights_V89_load = load i11* %bn_weights_V89_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V89_load"/></StgValue>
</operation>

<operation id="2084" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:983  %bn_bias_V120_load = load i11* %bn_bias_V120_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V120_load"/></StgValue>
</operation>

<operation id="2085" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:985  %relu_shiftx_V151_loa = load i11* %relu_shiftx_V151_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V151_loa"/></StgValue>
</operation>

<operation id="2086" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:986  %relu_shifty_V182_loa = load i11* %relu_shifty_V182_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V182_loa"/></StgValue>
</operation>

<operation id="2087" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:987  %relu_weights_V213_lo = load i11* %relu_weights_V213_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V213_lo"/></StgValue>
</operation>

<operation id="2088" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1023  %sum0_V_0_19 = call fastcc i8 @sum_engine(i6 %p_036_19, i6 %tmp1_V_0_20, i6 %tmp2_V_0_19, i6 %tmp3_V_0_19, i6 %tmp4_V_0_19, i6 %tmp5_V_0_19, i6 %tmp6_V_0_19, i6 %tmp7_V_0_19, i6 %tmp8_V_0_19)

]]></Node>
<StgValue><ssdm name="sum0_V_0_19"/></StgValue>
</operation>

<operation id="2089" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1024  %bn_weights_V90_load = load i11* %bn_weights_V90_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V90_load"/></StgValue>
</operation>

<operation id="2090" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1025  %bn_bias_V121_load = load i11* %bn_bias_V121_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V121_load"/></StgValue>
</operation>

<operation id="2091" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1027  %relu_shiftx_V152_loa = load i11* %relu_shiftx_V152_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V152_loa"/></StgValue>
</operation>

<operation id="2092" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1028  %relu_shifty_V183_loa = load i11* %relu_shifty_V183_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V183_loa"/></StgValue>
</operation>

<operation id="2093" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1029  %relu_weights_V214_lo = load i11* %relu_weights_V214_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V214_lo"/></StgValue>
</operation>

<operation id="2094" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1065  %sum0_V_0_20 = call fastcc i8 @sum_engine(i6 %p_036_20, i6 %tmp1_V_0_21, i6 %tmp2_V_0_20, i6 %tmp3_V_0_20, i6 %tmp4_V_0_20, i6 %tmp5_V_0_20, i6 %tmp6_V_0_20, i6 %tmp7_V_0_20, i6 %tmp8_V_0_20)

]]></Node>
<StgValue><ssdm name="sum0_V_0_20"/></StgValue>
</operation>

<operation id="2095" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1066  %bn_weights_V91_load = load i11* %bn_weights_V91_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V91_load"/></StgValue>
</operation>

<operation id="2096" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1067  %bn_bias_V122_load = load i11* %bn_bias_V122_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V122_load"/></StgValue>
</operation>

<operation id="2097" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1107  %sum0_V_0_21 = call fastcc i8 @sum_engine(i6 %p_036_21, i6 %tmp1_V_0_22, i6 %tmp2_V_0_21, i6 %tmp3_V_0_21, i6 %tmp4_V_0_21, i6 %tmp5_V_0_21, i6 %tmp6_V_0_21, i6 %tmp7_V_0_21, i6 %tmp8_V_0_21)

]]></Node>
<StgValue><ssdm name="sum0_V_0_21"/></StgValue>
</operation>

<operation id="2098" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1108  %bn_weights_V92_load = load i11* %bn_weights_V92_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V92_load"/></StgValue>
</operation>

<operation id="2099" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1109  %bn_bias_V123_load = load i11* %bn_bias_V123_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V123_load"/></StgValue>
</operation>

<operation id="2100" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1149  %sum0_V_0_22 = call fastcc i8 @sum_engine(i6 %p_036_22, i6 %tmp1_V_0_23, i6 %tmp2_V_0_22, i6 %tmp3_V_0_22, i6 %tmp4_V_0_22, i6 %tmp5_V_0_22, i6 %tmp6_V_0_22, i6 %tmp7_V_0_22, i6 %tmp8_V_0_22)

]]></Node>
<StgValue><ssdm name="sum0_V_0_22"/></StgValue>
</operation>

<operation id="2101" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1150  %bn_weights_V93_load = load i11* %bn_weights_V93_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V93_load"/></StgValue>
</operation>

<operation id="2102" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1151  %bn_bias_V124_load = load i11* %bn_bias_V124_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V124_load"/></StgValue>
</operation>

<operation id="2103" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1191  %sum0_V_0_23 = call fastcc i8 @sum_engine(i6 %p_036_23, i6 %tmp1_V_0_24, i6 %tmp2_V_0_23, i6 %tmp3_V_0_23, i6 %tmp4_V_0_23, i6 %tmp5_V_0_23, i6 %tmp6_V_0_23, i6 %tmp7_V_0_23, i6 %tmp8_V_0_23)

]]></Node>
<StgValue><ssdm name="sum0_V_0_23"/></StgValue>
</operation>

<operation id="2104" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1192  %bn_weights_V94_load = load i11* %bn_weights_V94_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V94_load"/></StgValue>
</operation>

<operation id="2105" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1193  %bn_bias_V125_load = load i11* %bn_bias_V125_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V125_load"/></StgValue>
</operation>

<operation id="2106" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1233  %sum0_V_0_24 = call fastcc i8 @sum_engine(i6 %p_036_24, i6 %tmp1_V_0_25, i6 %tmp2_V_0_24, i6 %tmp3_V_0_24, i6 %tmp4_V_0_24, i6 %tmp5_V_0_24, i6 %tmp6_V_0_24, i6 %tmp7_V_0_24, i6 %tmp8_V_0_24)

]]></Node>
<StgValue><ssdm name="sum0_V_0_24"/></StgValue>
</operation>

<operation id="2107" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1234  %bn_weights_V95_load = load i11* %bn_weights_V95_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V95_load"/></StgValue>
</operation>

<operation id="2108" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1235  %bn_bias_V126_load = load i11* %bn_bias_V126_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V126_load"/></StgValue>
</operation>

<operation id="2109" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1275  %sum0_V_0_25 = call fastcc i8 @sum_engine(i6 %p_036_25, i6 %tmp1_V_0_26, i6 %tmp2_V_0_25, i6 %tmp3_V_0_25, i6 %tmp4_V_0_25, i6 %tmp5_V_0_25, i6 %tmp6_V_0_25, i6 %tmp7_V_0_25, i6 %tmp8_V_0_25)

]]></Node>
<StgValue><ssdm name="sum0_V_0_25"/></StgValue>
</operation>

<operation id="2110" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1276  %bn_weights_V96_load = load i11* %bn_weights_V96_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V96_load"/></StgValue>
</operation>

<operation id="2111" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1277  %bn_bias_V127_load = load i11* %bn_bias_V127_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V127_load"/></StgValue>
</operation>

<operation id="2112" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1317  %sum0_V_0_26 = call fastcc i8 @sum_engine(i6 %p_036_26, i6 %tmp1_V_0_27, i6 %tmp2_V_0_26, i6 %tmp3_V_0_26, i6 %tmp4_V_0_26, i6 %tmp5_V_0_26, i6 %tmp6_V_0_26, i6 %tmp7_V_0_26, i6 %tmp8_V_0_26)

]]></Node>
<StgValue><ssdm name="sum0_V_0_26"/></StgValue>
</operation>

<operation id="2113" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1318  %bn_weights_V97_load = load i11* %bn_weights_V97_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V97_load"/></StgValue>
</operation>

<operation id="2114" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1319  %bn_bias_V128_load = load i11* %bn_bias_V128_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V128_load"/></StgValue>
</operation>

<operation id="2115" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1360  %bn_weights_V98_load = load i11* %bn_weights_V98_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V98_load"/></StgValue>
</operation>

<operation id="2116" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1361  %bn_bias_V129_load = load i11* %bn_bias_V129_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V129_load"/></StgValue>
</operation>

<operation id="2117" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1402  %bn_weights_V99_load = load i11* %bn_weights_V99_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V99_load"/></StgValue>
</operation>

<operation id="2118" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1403  %bn_bias_V130_load = load i11* %bn_bias_V130_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V130_load"/></StgValue>
</operation>

<operation id="2119" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1444  %bn_weights_V100_load = load i11* %bn_weights_V100_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V100_load"/></StgValue>
</operation>

<operation id="2120" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1445  %bn_bias_V131_load = load i11* %bn_bias_V131_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V131_load"/></StgValue>
</operation>

<operation id="2121" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1486  %bn_weights_V101_load = load i11* %bn_weights_V101_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V101_load"/></StgValue>
</operation>

<operation id="2122" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="11" op_0_bw="2">
<![CDATA[
hls_label_16:1487  %bn_bias_V132_load = load i11* %bn_bias_V132_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V132_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="2123" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:180  %norm_V = call fastcc i14 @batch_norm(i8 %sum0_V, i11 %bn_weights_V_load, i11 %bn_bias_V_load)

]]></Node>
<StgValue><ssdm name="norm_V"/></StgValue>
</operation>

<operation id="2124" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:222  %norm_V_0_1 = call fastcc i14 @batch_norm(i8 %sum0_V_0_1, i11 %bn_weights_V71_load, i11 %bn_bias_V102_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_1"/></StgValue>
</operation>

<operation id="2125" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:264  %norm_V_0_2 = call fastcc i14 @batch_norm(i8 %sum0_V_0_2, i11 %bn_weights_V72_load, i11 %bn_bias_V103_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_2"/></StgValue>
</operation>

<operation id="2126" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:306  %norm_V_0_3 = call fastcc i14 @batch_norm(i8 %sum0_V_0_3, i11 %bn_weights_V73_load, i11 %bn_bias_V104_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_3"/></StgValue>
</operation>

<operation id="2127" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:348  %norm_V_0_4 = call fastcc i14 @batch_norm(i8 %sum0_V_0_4, i11 %bn_weights_V74_load, i11 %bn_bias_V105_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_4"/></StgValue>
</operation>

<operation id="2128" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:390  %norm_V_0_5 = call fastcc i14 @batch_norm(i8 %sum0_V_0_5, i11 %bn_weights_V75_load, i11 %bn_bias_V106_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_5"/></StgValue>
</operation>

<operation id="2129" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:432  %norm_V_0_6 = call fastcc i14 @batch_norm(i8 %sum0_V_0_6, i11 %bn_weights_V76_load, i11 %bn_bias_V107_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_6"/></StgValue>
</operation>

<operation id="2130" st_id="14" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:474  %norm_V_0_7 = call fastcc i14 @batch_norm(i8 %sum0_V_0_7, i11 %bn_weights_V77_load, i11 %bn_bias_V108_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_7"/></StgValue>
</operation>

<operation id="2131" st_id="14" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:516  %norm_V_0_8 = call fastcc i14 @batch_norm(i8 %sum0_V_0_8, i11 %bn_weights_V78_load, i11 %bn_bias_V109_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_8"/></StgValue>
</operation>

<operation id="2132" st_id="14" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:558  %norm_V_0_9 = call fastcc i14 @batch_norm(i8 %sum0_V_0_9, i11 %bn_weights_V79_load, i11 %bn_bias_V110_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_9"/></StgValue>
</operation>

<operation id="2133" st_id="14" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:600  %norm_V_0_10 = call fastcc i14 @batch_norm(i8 %sum0_V_0_s, i11 %bn_weights_V80_load, i11 %bn_bias_V111_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_10"/></StgValue>
</operation>

<operation id="2134" st_id="14" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:642  %norm_V_0_11 = call fastcc i14 @batch_norm(i8 %sum0_V_0_10, i11 %bn_weights_V81_load, i11 %bn_bias_V112_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_11"/></StgValue>
</operation>

<operation id="2135" st_id="14" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:684  %norm_V_0_12 = call fastcc i14 @batch_norm(i8 %sum0_V_0_11, i11 %bn_weights_V82_load, i11 %bn_bias_V113_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_12"/></StgValue>
</operation>

<operation id="2136" st_id="14" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:726  %norm_V_0_13 = call fastcc i14 @batch_norm(i8 %sum0_V_0_12, i11 %bn_weights_V83_load, i11 %bn_bias_V114_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_13"/></StgValue>
</operation>

<operation id="2137" st_id="14" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:768  %norm_V_0_14 = call fastcc i14 @batch_norm(i8 %sum0_V_0_13, i11 %bn_weights_V84_load, i11 %bn_bias_V115_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_14"/></StgValue>
</operation>

<operation id="2138" st_id="14" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:810  %norm_V_0_15 = call fastcc i14 @batch_norm(i8 %sum0_V_0_14, i11 %bn_weights_V85_load, i11 %bn_bias_V116_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_15"/></StgValue>
</operation>

<operation id="2139" st_id="14" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:852  %norm_V_0_16 = call fastcc i14 @batch_norm(i8 %sum0_V_0_15, i11 %bn_weights_V86_load, i11 %bn_bias_V117_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_16"/></StgValue>
</operation>

<operation id="2140" st_id="14" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:894  %norm_V_0_17 = call fastcc i14 @batch_norm(i8 %sum0_V_0_16, i11 %bn_weights_V87_load, i11 %bn_bias_V118_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_17"/></StgValue>
</operation>

<operation id="2141" st_id="14" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:942  %norm_V_0_18 = call fastcc i14 @batch_norm(i8 %sum0_V_0_17, i11 %bn_weights_V88_load, i11 %bn_bias_V119_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_18"/></StgValue>
</operation>

<operation id="2142" st_id="14" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:984  %norm_V_0_19 = call fastcc i14 @batch_norm(i8 %sum0_V_0_18, i11 %bn_weights_V89_load, i11 %bn_bias_V120_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_19"/></StgValue>
</operation>

<operation id="2143" st_id="14" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1026  %norm_V_0_20 = call fastcc i14 @batch_norm(i8 %sum0_V_0_19, i11 %bn_weights_V90_load, i11 %bn_bias_V121_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_20"/></StgValue>
</operation>

<operation id="2144" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1065  %sum0_V_0_20 = call fastcc i8 @sum_engine(i6 %p_036_20, i6 %tmp1_V_0_21, i6 %tmp2_V_0_20, i6 %tmp3_V_0_20, i6 %tmp4_V_0_20, i6 %tmp5_V_0_20, i6 %tmp6_V_0_20, i6 %tmp7_V_0_20, i6 %tmp8_V_0_20)

]]></Node>
<StgValue><ssdm name="sum0_V_0_20"/></StgValue>
</operation>

<operation id="2145" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1107  %sum0_V_0_21 = call fastcc i8 @sum_engine(i6 %p_036_21, i6 %tmp1_V_0_22, i6 %tmp2_V_0_21, i6 %tmp3_V_0_21, i6 %tmp4_V_0_21, i6 %tmp5_V_0_21, i6 %tmp6_V_0_21, i6 %tmp7_V_0_21, i6 %tmp8_V_0_21)

]]></Node>
<StgValue><ssdm name="sum0_V_0_21"/></StgValue>
</operation>

<operation id="2146" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1149  %sum0_V_0_22 = call fastcc i8 @sum_engine(i6 %p_036_22, i6 %tmp1_V_0_23, i6 %tmp2_V_0_22, i6 %tmp3_V_0_22, i6 %tmp4_V_0_22, i6 %tmp5_V_0_22, i6 %tmp6_V_0_22, i6 %tmp7_V_0_22, i6 %tmp8_V_0_22)

]]></Node>
<StgValue><ssdm name="sum0_V_0_22"/></StgValue>
</operation>

<operation id="2147" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1191  %sum0_V_0_23 = call fastcc i8 @sum_engine(i6 %p_036_23, i6 %tmp1_V_0_24, i6 %tmp2_V_0_23, i6 %tmp3_V_0_23, i6 %tmp4_V_0_23, i6 %tmp5_V_0_23, i6 %tmp6_V_0_23, i6 %tmp7_V_0_23, i6 %tmp8_V_0_23)

]]></Node>
<StgValue><ssdm name="sum0_V_0_23"/></StgValue>
</operation>

<operation id="2148" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1233  %sum0_V_0_24 = call fastcc i8 @sum_engine(i6 %p_036_24, i6 %tmp1_V_0_25, i6 %tmp2_V_0_24, i6 %tmp3_V_0_24, i6 %tmp4_V_0_24, i6 %tmp5_V_0_24, i6 %tmp6_V_0_24, i6 %tmp7_V_0_24, i6 %tmp8_V_0_24)

]]></Node>
<StgValue><ssdm name="sum0_V_0_24"/></StgValue>
</operation>

<operation id="2149" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1275  %sum0_V_0_25 = call fastcc i8 @sum_engine(i6 %p_036_25, i6 %tmp1_V_0_26, i6 %tmp2_V_0_25, i6 %tmp3_V_0_25, i6 %tmp4_V_0_25, i6 %tmp5_V_0_25, i6 %tmp6_V_0_25, i6 %tmp7_V_0_25, i6 %tmp8_V_0_25)

]]></Node>
<StgValue><ssdm name="sum0_V_0_25"/></StgValue>
</operation>

<operation id="2150" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1317  %sum0_V_0_26 = call fastcc i8 @sum_engine(i6 %p_036_26, i6 %tmp1_V_0_27, i6 %tmp2_V_0_26, i6 %tmp3_V_0_26, i6 %tmp4_V_0_26, i6 %tmp5_V_0_26, i6 %tmp6_V_0_26, i6 %tmp7_V_0_26, i6 %tmp8_V_0_26)

]]></Node>
<StgValue><ssdm name="sum0_V_0_26"/></StgValue>
</operation>

<operation id="2151" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1359  %sum0_V_0_27 = call fastcc i8 @sum_engine(i6 %p_036_27, i6 %tmp1_V_0_28, i6 %tmp2_V_0_27, i6 %tmp3_V_0_27, i6 %tmp4_V_0_27, i6 %tmp5_V_0_27, i6 %tmp6_V_0_27, i6 %tmp7_V_0_27, i6 %tmp8_V_0_27)

]]></Node>
<StgValue><ssdm name="sum0_V_0_27"/></StgValue>
</operation>

<operation id="2152" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1401  %sum0_V_0_28 = call fastcc i8 @sum_engine(i6 %p_036_28, i6 %tmp1_V_0_29, i6 %tmp2_V_0_28, i6 %tmp3_V_0_28, i6 %tmp4_V_0_28, i6 %tmp5_V_0_28, i6 %tmp6_V_0_28, i6 %tmp7_V_0_28, i6 %tmp8_V_0_28)

]]></Node>
<StgValue><ssdm name="sum0_V_0_28"/></StgValue>
</operation>

<operation id="2153" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1443  %sum0_V_0_29 = call fastcc i8 @sum_engine(i6 %p_036_29, i6 %tmp1_V_0_30, i6 %tmp2_V_0_29, i6 %tmp3_V_0_29, i6 %tmp4_V_0_29, i6 %tmp5_V_0_29, i6 %tmp6_V_0_29, i6 %tmp7_V_0_29, i6 %tmp8_V_0_29)

]]></Node>
<StgValue><ssdm name="sum0_V_0_29"/></StgValue>
</operation>

<operation id="2154" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1485  %sum0_V_0_30 = call fastcc i8 @sum_engine(i6 %p_036_30, i6 %tmp1_V_0_s, i6 %tmp2_V_0_30, i6 %tmp3_V_0_30, i6 %tmp4_V_0_30, i6 %tmp5_V_0_30, i6 %tmp6_V_0_30, i6 %tmp7_V_0_30, i6 %tmp8_V_0_30)

]]></Node>
<StgValue><ssdm name="sum0_V_0_30"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="2155" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:180  %norm_V = call fastcc i14 @batch_norm(i8 %sum0_V, i11 %bn_weights_V_load, i11 %bn_bias_V_load)

]]></Node>
<StgValue><ssdm name="norm_V"/></StgValue>
</operation>

<operation id="2156" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:184  %p_1 = call fastcc i14 @relu(i14 %norm_V, i11 %relu_shiftx_V_load, i11 %relu_shifty_V_load, i11 %relu_weights_V_load)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="2157" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:222  %norm_V_0_1 = call fastcc i14 @batch_norm(i8 %sum0_V_0_1, i11 %bn_weights_V71_load, i11 %bn_bias_V102_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_1"/></StgValue>
</operation>

<operation id="2158" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:226  %p_024_1 = call fastcc i14 @relu(i14 %norm_V_0_1, i11 %relu_shiftx_V133_loa, i11 %relu_shifty_V164_loa, i11 %relu_weights_V195_lo)

]]></Node>
<StgValue><ssdm name="p_024_1"/></StgValue>
</operation>

<operation id="2159" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:264  %norm_V_0_2 = call fastcc i14 @batch_norm(i8 %sum0_V_0_2, i11 %bn_weights_V72_load, i11 %bn_bias_V103_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_2"/></StgValue>
</operation>

<operation id="2160" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:268  %p_024_2 = call fastcc i14 @relu(i14 %norm_V_0_2, i11 %relu_shiftx_V134_loa, i11 %relu_shifty_V165_loa, i11 %relu_weights_V196_lo)

]]></Node>
<StgValue><ssdm name="p_024_2"/></StgValue>
</operation>

<operation id="2161" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:306  %norm_V_0_3 = call fastcc i14 @batch_norm(i8 %sum0_V_0_3, i11 %bn_weights_V73_load, i11 %bn_bias_V104_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_3"/></StgValue>
</operation>

<operation id="2162" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:310  %p_024_3 = call fastcc i14 @relu(i14 %norm_V_0_3, i11 %relu_shiftx_V135_loa, i11 %relu_shifty_V166_loa, i11 %relu_weights_V197_lo)

]]></Node>
<StgValue><ssdm name="p_024_3"/></StgValue>
</operation>

<operation id="2163" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:348  %norm_V_0_4 = call fastcc i14 @batch_norm(i8 %sum0_V_0_4, i11 %bn_weights_V74_load, i11 %bn_bias_V105_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_4"/></StgValue>
</operation>

<operation id="2164" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:352  %p_024_4 = call fastcc i14 @relu(i14 %norm_V_0_4, i11 %relu_shiftx_V136_loa, i11 %relu_shifty_V167_loa, i11 %relu_weights_V198_lo)

]]></Node>
<StgValue><ssdm name="p_024_4"/></StgValue>
</operation>

<operation id="2165" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:390  %norm_V_0_5 = call fastcc i14 @batch_norm(i8 %sum0_V_0_5, i11 %bn_weights_V75_load, i11 %bn_bias_V106_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_5"/></StgValue>
</operation>

<operation id="2166" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:394  %p_024_5 = call fastcc i14 @relu(i14 %norm_V_0_5, i11 %relu_shiftx_V137_loa, i11 %relu_shifty_V168_loa, i11 %relu_weights_V199_lo)

]]></Node>
<StgValue><ssdm name="p_024_5"/></StgValue>
</operation>

<operation id="2167" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:432  %norm_V_0_6 = call fastcc i14 @batch_norm(i8 %sum0_V_0_6, i11 %bn_weights_V76_load, i11 %bn_bias_V107_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_6"/></StgValue>
</operation>

<operation id="2168" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:436  %p_024_6 = call fastcc i14 @relu(i14 %norm_V_0_6, i11 %relu_shiftx_V138_loa, i11 %relu_shifty_V169_loa, i11 %relu_weights_V200_lo)

]]></Node>
<StgValue><ssdm name="p_024_6"/></StgValue>
</operation>

<operation id="2169" st_id="15" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:474  %norm_V_0_7 = call fastcc i14 @batch_norm(i8 %sum0_V_0_7, i11 %bn_weights_V77_load, i11 %bn_bias_V108_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_7"/></StgValue>
</operation>

<operation id="2170" st_id="15" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:516  %norm_V_0_8 = call fastcc i14 @batch_norm(i8 %sum0_V_0_8, i11 %bn_weights_V78_load, i11 %bn_bias_V109_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_8"/></StgValue>
</operation>

<operation id="2171" st_id="15" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:558  %norm_V_0_9 = call fastcc i14 @batch_norm(i8 %sum0_V_0_9, i11 %bn_weights_V79_load, i11 %bn_bias_V110_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_9"/></StgValue>
</operation>

<operation id="2172" st_id="15" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:600  %norm_V_0_10 = call fastcc i14 @batch_norm(i8 %sum0_V_0_s, i11 %bn_weights_V80_load, i11 %bn_bias_V111_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_10"/></StgValue>
</operation>

<operation id="2173" st_id="15" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:642  %norm_V_0_11 = call fastcc i14 @batch_norm(i8 %sum0_V_0_10, i11 %bn_weights_V81_load, i11 %bn_bias_V112_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_11"/></StgValue>
</operation>

<operation id="2174" st_id="15" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:684  %norm_V_0_12 = call fastcc i14 @batch_norm(i8 %sum0_V_0_11, i11 %bn_weights_V82_load, i11 %bn_bias_V113_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_12"/></StgValue>
</operation>

<operation id="2175" st_id="15" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:726  %norm_V_0_13 = call fastcc i14 @batch_norm(i8 %sum0_V_0_12, i11 %bn_weights_V83_load, i11 %bn_bias_V114_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_13"/></StgValue>
</operation>

<operation id="2176" st_id="15" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:768  %norm_V_0_14 = call fastcc i14 @batch_norm(i8 %sum0_V_0_13, i11 %bn_weights_V84_load, i11 %bn_bias_V115_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_14"/></StgValue>
</operation>

<operation id="2177" st_id="15" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:810  %norm_V_0_15 = call fastcc i14 @batch_norm(i8 %sum0_V_0_14, i11 %bn_weights_V85_load, i11 %bn_bias_V116_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_15"/></StgValue>
</operation>

<operation id="2178" st_id="15" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:852  %norm_V_0_16 = call fastcc i14 @batch_norm(i8 %sum0_V_0_15, i11 %bn_weights_V86_load, i11 %bn_bias_V117_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_16"/></StgValue>
</operation>

<operation id="2179" st_id="15" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:894  %norm_V_0_17 = call fastcc i14 @batch_norm(i8 %sum0_V_0_16, i11 %bn_weights_V87_load, i11 %bn_bias_V118_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_17"/></StgValue>
</operation>

<operation id="2180" st_id="15" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:942  %norm_V_0_18 = call fastcc i14 @batch_norm(i8 %sum0_V_0_17, i11 %bn_weights_V88_load, i11 %bn_bias_V119_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_18"/></StgValue>
</operation>

<operation id="2181" st_id="15" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:984  %norm_V_0_19 = call fastcc i14 @batch_norm(i8 %sum0_V_0_18, i11 %bn_weights_V89_load, i11 %bn_bias_V120_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_19"/></StgValue>
</operation>

<operation id="2182" st_id="15" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1026  %norm_V_0_20 = call fastcc i14 @batch_norm(i8 %sum0_V_0_19, i11 %bn_weights_V90_load, i11 %bn_bias_V121_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_20"/></StgValue>
</operation>

<operation id="2183" st_id="15" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1068  %norm_V_0_21 = call fastcc i14 @batch_norm(i8 %sum0_V_0_20, i11 %bn_weights_V91_load, i11 %bn_bias_V122_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_21"/></StgValue>
</operation>

<operation id="2184" st_id="15" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1110  %norm_V_0_22 = call fastcc i14 @batch_norm(i8 %sum0_V_0_21, i11 %bn_weights_V92_load, i11 %bn_bias_V123_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_22"/></StgValue>
</operation>

<operation id="2185" st_id="15" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1152  %norm_V_0_23 = call fastcc i14 @batch_norm(i8 %sum0_V_0_22, i11 %bn_weights_V93_load, i11 %bn_bias_V124_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_23"/></StgValue>
</operation>

<operation id="2186" st_id="15" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1194  %norm_V_0_24 = call fastcc i14 @batch_norm(i8 %sum0_V_0_23, i11 %bn_weights_V94_load, i11 %bn_bias_V125_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_24"/></StgValue>
</operation>

<operation id="2187" st_id="15" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1236  %norm_V_0_25 = call fastcc i14 @batch_norm(i8 %sum0_V_0_24, i11 %bn_weights_V95_load, i11 %bn_bias_V126_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_25"/></StgValue>
</operation>

<operation id="2188" st_id="15" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1278  %norm_V_0_26 = call fastcc i14 @batch_norm(i8 %sum0_V_0_25, i11 %bn_weights_V96_load, i11 %bn_bias_V127_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_26"/></StgValue>
</operation>

<operation id="2189" st_id="15" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1320  %norm_V_0_27 = call fastcc i14 @batch_norm(i8 %sum0_V_0_26, i11 %bn_weights_V97_load, i11 %bn_bias_V128_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_27"/></StgValue>
</operation>

<operation id="2190" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1359  %sum0_V_0_27 = call fastcc i8 @sum_engine(i6 %p_036_27, i6 %tmp1_V_0_28, i6 %tmp2_V_0_27, i6 %tmp3_V_0_27, i6 %tmp4_V_0_27, i6 %tmp5_V_0_27, i6 %tmp6_V_0_27, i6 %tmp7_V_0_27, i6 %tmp8_V_0_27)

]]></Node>
<StgValue><ssdm name="sum0_V_0_27"/></StgValue>
</operation>

<operation id="2191" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1401  %sum0_V_0_28 = call fastcc i8 @sum_engine(i6 %p_036_28, i6 %tmp1_V_0_29, i6 %tmp2_V_0_28, i6 %tmp3_V_0_28, i6 %tmp4_V_0_28, i6 %tmp5_V_0_28, i6 %tmp6_V_0_28, i6 %tmp7_V_0_28, i6 %tmp8_V_0_28)

]]></Node>
<StgValue><ssdm name="sum0_V_0_28"/></StgValue>
</operation>

<operation id="2192" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1443  %sum0_V_0_29 = call fastcc i8 @sum_engine(i6 %p_036_29, i6 %tmp1_V_0_30, i6 %tmp2_V_0_29, i6 %tmp3_V_0_29, i6 %tmp4_V_0_29, i6 %tmp5_V_0_29, i6 %tmp6_V_0_29, i6 %tmp7_V_0_29, i6 %tmp8_V_0_29)

]]></Node>
<StgValue><ssdm name="sum0_V_0_29"/></StgValue>
</operation>

<operation id="2193" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
hls_label_16:1485  %sum0_V_0_30 = call fastcc i8 @sum_engine(i6 %p_036_30, i6 %tmp1_V_0_s, i6 %tmp2_V_0_30, i6 %tmp3_V_0_30, i6 %tmp4_V_0_30, i6 %tmp5_V_0_30, i6 %tmp6_V_0_30, i6 %tmp7_V_0_30, i6 %tmp8_V_0_30)

]]></Node>
<StgValue><ssdm name="sum0_V_0_30"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="4">
<![CDATA[
hls_label_16:9  %zext_ln531_1 = zext i4 %select_ln505_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln531_1"/></StgValue>
</operation>

<operation id="2195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_16:10  %tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln505_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="7">
<![CDATA[
hls_label_16:11  %zext_ln531_2 = zext i7 %tmp_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln531_2"/></StgValue>
</operation>

<operation id="2197" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_16:12  %add_ln531 = add i8 %zext_ln531_1, %zext_ln531_2

]]></Node>
<StgValue><ssdm name="add_ln531"/></StgValue>
</operation>

<operation id="2198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="4">
<![CDATA[
hls_label_16:38  %zext_ln531_3 = zext i4 %col_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln531_3"/></StgValue>
</operation>

<operation id="2199" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_16:39  %add_ln531_1 = add i8 %add_ln531, %zext_ln531_3

]]></Node>
<StgValue><ssdm name="add_ln531_1"/></StgValue>
</operation>

<operation id="2200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="8">
<![CDATA[
hls_label_16:40  %zext_ln531_4 = zext i8 %add_ln531_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln531_4"/></StgValue>
</operation>

<operation id="2201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:41  %top_0_V_addr = getelementptr [81 x i14]* %top_0_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_0_V_addr"/></StgValue>
</operation>

<operation id="2202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:42  %top_1_V_addr = getelementptr [81 x i14]* %top_1_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_1_V_addr"/></StgValue>
</operation>

<operation id="2203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:43  %top_2_V_addr = getelementptr [81 x i14]* %top_2_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_2_V_addr"/></StgValue>
</operation>

<operation id="2204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:44  %top_3_V_addr = getelementptr [81 x i14]* %top_3_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_3_V_addr"/></StgValue>
</operation>

<operation id="2205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:45  %top_4_V_addr = getelementptr [81 x i14]* %top_4_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_4_V_addr"/></StgValue>
</operation>

<operation id="2206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:46  %top_5_V_addr = getelementptr [81 x i14]* %top_5_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_5_V_addr"/></StgValue>
</operation>

<operation id="2207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:47  %top_6_V_addr = getelementptr [81 x i14]* %top_6_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_6_V_addr"/></StgValue>
</operation>

<operation id="2208" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:101  %top_0_V_load = load i14* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_0_V_load"/></StgValue>
</operation>

<operation id="2209" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:184  %p_1 = call fastcc i14 @relu(i14 %norm_V, i11 %relu_shiftx_V_load, i11 %relu_shifty_V_load, i11 %relu_weights_V_load)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="2210" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:200  %top_1_V_load = load i14* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_1_V_load"/></StgValue>
</operation>

<operation id="2211" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:226  %p_024_1 = call fastcc i14 @relu(i14 %norm_V_0_1, i11 %relu_shiftx_V133_loa, i11 %relu_shifty_V164_loa, i11 %relu_weights_V195_lo)

]]></Node>
<StgValue><ssdm name="p_024_1"/></StgValue>
</operation>

<operation id="2212" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:242  %top_2_V_load = load i14* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_2_V_load"/></StgValue>
</operation>

<operation id="2213" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:268  %p_024_2 = call fastcc i14 @relu(i14 %norm_V_0_2, i11 %relu_shiftx_V134_loa, i11 %relu_shifty_V165_loa, i11 %relu_weights_V196_lo)

]]></Node>
<StgValue><ssdm name="p_024_2"/></StgValue>
</operation>

<operation id="2214" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:284  %top_3_V_load = load i14* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_3_V_load"/></StgValue>
</operation>

<operation id="2215" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:310  %p_024_3 = call fastcc i14 @relu(i14 %norm_V_0_3, i11 %relu_shiftx_V135_loa, i11 %relu_shifty_V166_loa, i11 %relu_weights_V197_lo)

]]></Node>
<StgValue><ssdm name="p_024_3"/></StgValue>
</operation>

<operation id="2216" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:326  %top_4_V_load = load i14* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_4_V_load"/></StgValue>
</operation>

<operation id="2217" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:352  %p_024_4 = call fastcc i14 @relu(i14 %norm_V_0_4, i11 %relu_shiftx_V136_loa, i11 %relu_shifty_V167_loa, i11 %relu_weights_V198_lo)

]]></Node>
<StgValue><ssdm name="p_024_4"/></StgValue>
</operation>

<operation id="2218" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:368  %top_5_V_load = load i14* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_5_V_load"/></StgValue>
</operation>

<operation id="2219" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:394  %p_024_5 = call fastcc i14 @relu(i14 %norm_V_0_5, i11 %relu_shiftx_V137_loa, i11 %relu_shifty_V168_loa, i11 %relu_weights_V199_lo)

]]></Node>
<StgValue><ssdm name="p_024_5"/></StgValue>
</operation>

<operation id="2220" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:410  %top_6_V_load = load i14* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_6_V_load"/></StgValue>
</operation>

<operation id="2221" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:436  %p_024_6 = call fastcc i14 @relu(i14 %norm_V_0_6, i11 %relu_shiftx_V138_loa, i11 %relu_shifty_V169_loa, i11 %relu_weights_V200_lo)

]]></Node>
<StgValue><ssdm name="p_024_6"/></StgValue>
</operation>

<operation id="2222" st_id="16" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:474  %norm_V_0_7 = call fastcc i14 @batch_norm(i8 %sum0_V_0_7, i11 %bn_weights_V77_load, i11 %bn_bias_V108_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_7"/></StgValue>
</operation>

<operation id="2223" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:478  %p_024_7 = call fastcc i14 @relu(i14 %norm_V_0_7, i11 %relu_shiftx_V139_loa, i11 %relu_shifty_V170_loa, i11 %relu_weights_V201_lo)

]]></Node>
<StgValue><ssdm name="p_024_7"/></StgValue>
</operation>

<operation id="2224" st_id="16" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:516  %norm_V_0_8 = call fastcc i14 @batch_norm(i8 %sum0_V_0_8, i11 %bn_weights_V78_load, i11 %bn_bias_V109_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_8"/></StgValue>
</operation>

<operation id="2225" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:520  %p_024_8 = call fastcc i14 @relu(i14 %norm_V_0_8, i11 %relu_shiftx_V140_loa, i11 %relu_shifty_V171_loa, i11 %relu_weights_V202_lo)

]]></Node>
<StgValue><ssdm name="p_024_8"/></StgValue>
</operation>

<operation id="2226" st_id="16" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:558  %norm_V_0_9 = call fastcc i14 @batch_norm(i8 %sum0_V_0_9, i11 %bn_weights_V79_load, i11 %bn_bias_V110_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_9"/></StgValue>
</operation>

<operation id="2227" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:562  %p_024_9 = call fastcc i14 @relu(i14 %norm_V_0_9, i11 %relu_shiftx_V141_loa, i11 %relu_shifty_V172_loa, i11 %relu_weights_V203_lo)

]]></Node>
<StgValue><ssdm name="p_024_9"/></StgValue>
</operation>

<operation id="2228" st_id="16" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:600  %norm_V_0_10 = call fastcc i14 @batch_norm(i8 %sum0_V_0_s, i11 %bn_weights_V80_load, i11 %bn_bias_V111_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_10"/></StgValue>
</operation>

<operation id="2229" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:604  %p_024_s = call fastcc i14 @relu(i14 %norm_V_0_10, i11 %relu_shiftx_V142_loa, i11 %relu_shifty_V173_loa, i11 %relu_weights_V204_lo)

]]></Node>
<StgValue><ssdm name="p_024_s"/></StgValue>
</operation>

<operation id="2230" st_id="16" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:642  %norm_V_0_11 = call fastcc i14 @batch_norm(i8 %sum0_V_0_10, i11 %bn_weights_V81_load, i11 %bn_bias_V112_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_11"/></StgValue>
</operation>

<operation id="2231" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:646  %p_024_10 = call fastcc i14 @relu(i14 %norm_V_0_11, i11 %relu_shiftx_V143_loa, i11 %relu_shifty_V174_loa, i11 %relu_weights_V205_lo)

]]></Node>
<StgValue><ssdm name="p_024_10"/></StgValue>
</operation>

<operation id="2232" st_id="16" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:684  %norm_V_0_12 = call fastcc i14 @batch_norm(i8 %sum0_V_0_11, i11 %bn_weights_V82_load, i11 %bn_bias_V113_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_12"/></StgValue>
</operation>

<operation id="2233" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:688  %p_024_11 = call fastcc i14 @relu(i14 %norm_V_0_12, i11 %relu_shiftx_V144_loa, i11 %relu_shifty_V175_loa, i11 %relu_weights_V206_lo)

]]></Node>
<StgValue><ssdm name="p_024_11"/></StgValue>
</operation>

<operation id="2234" st_id="16" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:726  %norm_V_0_13 = call fastcc i14 @batch_norm(i8 %sum0_V_0_12, i11 %bn_weights_V83_load, i11 %bn_bias_V114_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_13"/></StgValue>
</operation>

<operation id="2235" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:730  %p_024_12 = call fastcc i14 @relu(i14 %norm_V_0_13, i11 %relu_shiftx_V145_loa, i11 %relu_shifty_V176_loa, i11 %relu_weights_V207_lo)

]]></Node>
<StgValue><ssdm name="p_024_12"/></StgValue>
</operation>

<operation id="2236" st_id="16" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:768  %norm_V_0_14 = call fastcc i14 @batch_norm(i8 %sum0_V_0_13, i11 %bn_weights_V84_load, i11 %bn_bias_V115_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_14"/></StgValue>
</operation>

<operation id="2237" st_id="16" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:810  %norm_V_0_15 = call fastcc i14 @batch_norm(i8 %sum0_V_0_14, i11 %bn_weights_V85_load, i11 %bn_bias_V116_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_15"/></StgValue>
</operation>

<operation id="2238" st_id="16" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:852  %norm_V_0_16 = call fastcc i14 @batch_norm(i8 %sum0_V_0_15, i11 %bn_weights_V86_load, i11 %bn_bias_V117_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_16"/></StgValue>
</operation>

<operation id="2239" st_id="16" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:894  %norm_V_0_17 = call fastcc i14 @batch_norm(i8 %sum0_V_0_16, i11 %bn_weights_V87_load, i11 %bn_bias_V118_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_17"/></StgValue>
</operation>

<operation id="2240" st_id="16" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:942  %norm_V_0_18 = call fastcc i14 @batch_norm(i8 %sum0_V_0_17, i11 %bn_weights_V88_load, i11 %bn_bias_V119_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_18"/></StgValue>
</operation>

<operation id="2241" st_id="16" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:984  %norm_V_0_19 = call fastcc i14 @batch_norm(i8 %sum0_V_0_18, i11 %bn_weights_V89_load, i11 %bn_bias_V120_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_19"/></StgValue>
</operation>

<operation id="2242" st_id="16" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1026  %norm_V_0_20 = call fastcc i14 @batch_norm(i8 %sum0_V_0_19, i11 %bn_weights_V90_load, i11 %bn_bias_V121_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_20"/></StgValue>
</operation>

<operation id="2243" st_id="16" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1068  %norm_V_0_21 = call fastcc i14 @batch_norm(i8 %sum0_V_0_20, i11 %bn_weights_V91_load, i11 %bn_bias_V122_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_21"/></StgValue>
</operation>

<operation id="2244" st_id="16" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1110  %norm_V_0_22 = call fastcc i14 @batch_norm(i8 %sum0_V_0_21, i11 %bn_weights_V92_load, i11 %bn_bias_V123_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_22"/></StgValue>
</operation>

<operation id="2245" st_id="16" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1152  %norm_V_0_23 = call fastcc i14 @batch_norm(i8 %sum0_V_0_22, i11 %bn_weights_V93_load, i11 %bn_bias_V124_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_23"/></StgValue>
</operation>

<operation id="2246" st_id="16" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1194  %norm_V_0_24 = call fastcc i14 @batch_norm(i8 %sum0_V_0_23, i11 %bn_weights_V94_load, i11 %bn_bias_V125_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_24"/></StgValue>
</operation>

<operation id="2247" st_id="16" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1236  %norm_V_0_25 = call fastcc i14 @batch_norm(i8 %sum0_V_0_24, i11 %bn_weights_V95_load, i11 %bn_bias_V126_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_25"/></StgValue>
</operation>

<operation id="2248" st_id="16" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1278  %norm_V_0_26 = call fastcc i14 @batch_norm(i8 %sum0_V_0_25, i11 %bn_weights_V96_load, i11 %bn_bias_V127_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_26"/></StgValue>
</operation>

<operation id="2249" st_id="16" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1320  %norm_V_0_27 = call fastcc i14 @batch_norm(i8 %sum0_V_0_26, i11 %bn_weights_V97_load, i11 %bn_bias_V128_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_27"/></StgValue>
</operation>

<operation id="2250" st_id="16" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1362  %norm_V_0_28 = call fastcc i14 @batch_norm(i8 %sum0_V_0_27, i11 %bn_weights_V98_load, i11 %bn_bias_V129_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_28"/></StgValue>
</operation>

<operation id="2251" st_id="16" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1404  %norm_V_0_29 = call fastcc i14 @batch_norm(i8 %sum0_V_0_28, i11 %bn_weights_V99_load, i11 %bn_bias_V130_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_29"/></StgValue>
</operation>

<operation id="2252" st_id="16" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1446  %norm_V_0_30 = call fastcc i14 @batch_norm(i8 %sum0_V_0_29, i11 %bn_weights_V100_load, i11 %bn_bias_V131_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_30"/></StgValue>
</operation>

<operation id="2253" st_id="16" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1488  %norm_V_0_s = call fastcc i14 @batch_norm(i8 %sum0_V_0_30, i11 %bn_weights_V101_load, i11 %bn_bias_V132_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:48  %top_7_V_addr = getelementptr [81 x i14]* %top_7_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_7_V_addr"/></StgValue>
</operation>

<operation id="2255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:49  %top_8_V_addr = getelementptr [81 x i14]* %top_8_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_8_V_addr"/></StgValue>
</operation>

<operation id="2256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:50  %top_9_V_addr = getelementptr [81 x i14]* %top_9_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_9_V_addr"/></StgValue>
</operation>

<operation id="2257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:51  %top_10_V_addr = getelementptr [81 x i14]* %top_10_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_10_V_addr"/></StgValue>
</operation>

<operation id="2258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:52  %top_11_V_addr = getelementptr [81 x i14]* %top_11_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_11_V_addr"/></StgValue>
</operation>

<operation id="2259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:53  %top_12_V_addr = getelementptr [81 x i14]* %top_12_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_12_V_addr"/></StgValue>
</operation>

<operation id="2260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:54  %top_13_V_addr = getelementptr [81 x i14]* %top_13_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_13_V_addr"/></StgValue>
</operation>

<operation id="2261" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:101  %top_0_V_load = load i14* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_0_V_load"/></StgValue>
</operation>

<operation id="2262" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:184  %p_1 = call fastcc i14 @relu(i14 %norm_V, i11 %relu_shiftx_V_load, i11 %relu_shifty_V_load, i11 %relu_weights_V_load)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="2263" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:200  %top_1_V_load = load i14* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_1_V_load"/></StgValue>
</operation>

<operation id="2264" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:226  %p_024_1 = call fastcc i14 @relu(i14 %norm_V_0_1, i11 %relu_shiftx_V133_loa, i11 %relu_shifty_V164_loa, i11 %relu_weights_V195_lo)

]]></Node>
<StgValue><ssdm name="p_024_1"/></StgValue>
</operation>

<operation id="2265" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:242  %top_2_V_load = load i14* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_2_V_load"/></StgValue>
</operation>

<operation id="2266" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:268  %p_024_2 = call fastcc i14 @relu(i14 %norm_V_0_2, i11 %relu_shiftx_V134_loa, i11 %relu_shifty_V165_loa, i11 %relu_weights_V196_lo)

]]></Node>
<StgValue><ssdm name="p_024_2"/></StgValue>
</operation>

<operation id="2267" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:284  %top_3_V_load = load i14* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_3_V_load"/></StgValue>
</operation>

<operation id="2268" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:310  %p_024_3 = call fastcc i14 @relu(i14 %norm_V_0_3, i11 %relu_shiftx_V135_loa, i11 %relu_shifty_V166_loa, i11 %relu_weights_V197_lo)

]]></Node>
<StgValue><ssdm name="p_024_3"/></StgValue>
</operation>

<operation id="2269" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:326  %top_4_V_load = load i14* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_4_V_load"/></StgValue>
</operation>

<operation id="2270" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:352  %p_024_4 = call fastcc i14 @relu(i14 %norm_V_0_4, i11 %relu_shiftx_V136_loa, i11 %relu_shifty_V167_loa, i11 %relu_weights_V198_lo)

]]></Node>
<StgValue><ssdm name="p_024_4"/></StgValue>
</operation>

<operation id="2271" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:368  %top_5_V_load = load i14* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_5_V_load"/></StgValue>
</operation>

<operation id="2272" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:394  %p_024_5 = call fastcc i14 @relu(i14 %norm_V_0_5, i11 %relu_shiftx_V137_loa, i11 %relu_shifty_V168_loa, i11 %relu_weights_V199_lo)

]]></Node>
<StgValue><ssdm name="p_024_5"/></StgValue>
</operation>

<operation id="2273" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:410  %top_6_V_load = load i14* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_6_V_load"/></StgValue>
</operation>

<operation id="2274" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:436  %p_024_6 = call fastcc i14 @relu(i14 %norm_V_0_6, i11 %relu_shiftx_V138_loa, i11 %relu_shifty_V169_loa, i11 %relu_weights_V200_lo)

]]></Node>
<StgValue><ssdm name="p_024_6"/></StgValue>
</operation>

<operation id="2275" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:452  %top_7_V_load = load i14* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_7_V_load"/></StgValue>
</operation>

<operation id="2276" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:478  %p_024_7 = call fastcc i14 @relu(i14 %norm_V_0_7, i11 %relu_shiftx_V139_loa, i11 %relu_shifty_V170_loa, i11 %relu_weights_V201_lo)

]]></Node>
<StgValue><ssdm name="p_024_7"/></StgValue>
</operation>

<operation id="2277" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:494  %top_8_V_load = load i14* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_8_V_load"/></StgValue>
</operation>

<operation id="2278" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:520  %p_024_8 = call fastcc i14 @relu(i14 %norm_V_0_8, i11 %relu_shiftx_V140_loa, i11 %relu_shifty_V171_loa, i11 %relu_weights_V202_lo)

]]></Node>
<StgValue><ssdm name="p_024_8"/></StgValue>
</operation>

<operation id="2279" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:536  %top_9_V_load = load i14* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_9_V_load"/></StgValue>
</operation>

<operation id="2280" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:562  %p_024_9 = call fastcc i14 @relu(i14 %norm_V_0_9, i11 %relu_shiftx_V141_loa, i11 %relu_shifty_V172_loa, i11 %relu_weights_V203_lo)

]]></Node>
<StgValue><ssdm name="p_024_9"/></StgValue>
</operation>

<operation id="2281" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:578  %top_10_V_load = load i14* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_10_V_load"/></StgValue>
</operation>

<operation id="2282" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:604  %p_024_s = call fastcc i14 @relu(i14 %norm_V_0_10, i11 %relu_shiftx_V142_loa, i11 %relu_shifty_V173_loa, i11 %relu_weights_V204_lo)

]]></Node>
<StgValue><ssdm name="p_024_s"/></StgValue>
</operation>

<operation id="2283" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:620  %top_11_V_load = load i14* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_11_V_load"/></StgValue>
</operation>

<operation id="2284" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:646  %p_024_10 = call fastcc i14 @relu(i14 %norm_V_0_11, i11 %relu_shiftx_V143_loa, i11 %relu_shifty_V174_loa, i11 %relu_weights_V205_lo)

]]></Node>
<StgValue><ssdm name="p_024_10"/></StgValue>
</operation>

<operation id="2285" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:662  %top_12_V_load = load i14* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_12_V_load"/></StgValue>
</operation>

<operation id="2286" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:688  %p_024_11 = call fastcc i14 @relu(i14 %norm_V_0_12, i11 %relu_shiftx_V144_loa, i11 %relu_shifty_V175_loa, i11 %relu_weights_V206_lo)

]]></Node>
<StgValue><ssdm name="p_024_11"/></StgValue>
</operation>

<operation id="2287" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:704  %top_13_V_load = load i14* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_13_V_load"/></StgValue>
</operation>

<operation id="2288" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:730  %p_024_12 = call fastcc i14 @relu(i14 %norm_V_0_13, i11 %relu_shiftx_V145_loa, i11 %relu_shifty_V176_loa, i11 %relu_weights_V207_lo)

]]></Node>
<StgValue><ssdm name="p_024_12"/></StgValue>
</operation>

<operation id="2289" st_id="17" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:768  %norm_V_0_14 = call fastcc i14 @batch_norm(i8 %sum0_V_0_13, i11 %bn_weights_V84_load, i11 %bn_bias_V115_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_14"/></StgValue>
</operation>

<operation id="2290" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:772  %p_024_13 = call fastcc i14 @relu(i14 %norm_V_0_14, i11 %relu_shiftx_V146_loa, i11 %relu_shifty_V177_loa, i11 %relu_weights_V208_lo)

]]></Node>
<StgValue><ssdm name="p_024_13"/></StgValue>
</operation>

<operation id="2291" st_id="17" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:810  %norm_V_0_15 = call fastcc i14 @batch_norm(i8 %sum0_V_0_14, i11 %bn_weights_V85_load, i11 %bn_bias_V116_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_15"/></StgValue>
</operation>

<operation id="2292" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:814  %p_024_14 = call fastcc i14 @relu(i14 %norm_V_0_15, i11 %relu_shiftx_V147_loa, i11 %relu_shifty_V178_loa, i11 %relu_weights_V209_lo)

]]></Node>
<StgValue><ssdm name="p_024_14"/></StgValue>
</operation>

<operation id="2293" st_id="17" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:852  %norm_V_0_16 = call fastcc i14 @batch_norm(i8 %sum0_V_0_15, i11 %bn_weights_V86_load, i11 %bn_bias_V117_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_16"/></StgValue>
</operation>

<operation id="2294" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:856  %p_024_15 = call fastcc i14 @relu(i14 %norm_V_0_16, i11 %relu_shiftx_V148_loa, i11 %relu_shifty_V179_loa, i11 %relu_weights_V210_lo)

]]></Node>
<StgValue><ssdm name="p_024_15"/></StgValue>
</operation>

<operation id="2295" st_id="17" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:894  %norm_V_0_17 = call fastcc i14 @batch_norm(i8 %sum0_V_0_16, i11 %bn_weights_V87_load, i11 %bn_bias_V118_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_17"/></StgValue>
</operation>

<operation id="2296" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:898  %p_024_16 = call fastcc i14 @relu(i14 %norm_V_0_17, i11 %relu_shiftx_V149_loa, i11 %relu_shifty_V180_loa, i11 %relu_weights_V211_lo)

]]></Node>
<StgValue><ssdm name="p_024_16"/></StgValue>
</operation>

<operation id="2297" st_id="17" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:942  %norm_V_0_18 = call fastcc i14 @batch_norm(i8 %sum0_V_0_17, i11 %bn_weights_V88_load, i11 %bn_bias_V119_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_18"/></StgValue>
</operation>

<operation id="2298" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:946  %p_024_17 = call fastcc i14 @relu(i14 %norm_V_0_18, i11 %relu_shiftx_V150_loa, i11 %relu_shifty_V181_loa, i11 %relu_weights_V212_lo)

]]></Node>
<StgValue><ssdm name="p_024_17"/></StgValue>
</operation>

<operation id="2299" st_id="17" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:984  %norm_V_0_19 = call fastcc i14 @batch_norm(i8 %sum0_V_0_18, i11 %bn_weights_V89_load, i11 %bn_bias_V120_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_19"/></StgValue>
</operation>

<operation id="2300" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:988  %p_024_18 = call fastcc i14 @relu(i14 %norm_V_0_19, i11 %relu_shiftx_V151_loa, i11 %relu_shifty_V182_loa, i11 %relu_weights_V213_lo)

]]></Node>
<StgValue><ssdm name="p_024_18"/></StgValue>
</operation>

<operation id="2301" st_id="17" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1026  %norm_V_0_20 = call fastcc i14 @batch_norm(i8 %sum0_V_0_19, i11 %bn_weights_V90_load, i11 %bn_bias_V121_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_20"/></StgValue>
</operation>

<operation id="2302" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1030  %p_024_19 = call fastcc i14 @relu(i14 %norm_V_0_20, i11 %relu_shiftx_V152_loa, i11 %relu_shifty_V183_loa, i11 %relu_weights_V214_lo)

]]></Node>
<StgValue><ssdm name="p_024_19"/></StgValue>
</operation>

<operation id="2303" st_id="17" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1068  %norm_V_0_21 = call fastcc i14 @batch_norm(i8 %sum0_V_0_20, i11 %bn_weights_V91_load, i11 %bn_bias_V122_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_21"/></StgValue>
</operation>

<operation id="2304" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1069  %relu_shiftx_V153_loa = load i11* %relu_shiftx_V153_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V153_loa"/></StgValue>
</operation>

<operation id="2305" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1070  %relu_shifty_V184_loa = load i11* %relu_shifty_V184_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V184_loa"/></StgValue>
</operation>

<operation id="2306" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1071  %relu_weights_V215_lo = load i11* %relu_weights_V215_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V215_lo"/></StgValue>
</operation>

<operation id="2307" st_id="17" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1110  %norm_V_0_22 = call fastcc i14 @batch_norm(i8 %sum0_V_0_21, i11 %bn_weights_V92_load, i11 %bn_bias_V123_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_22"/></StgValue>
</operation>

<operation id="2308" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1111  %relu_shiftx_V154_loa = load i11* %relu_shiftx_V154_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V154_loa"/></StgValue>
</operation>

<operation id="2309" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1112  %relu_shifty_V185_loa = load i11* %relu_shifty_V185_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V185_loa"/></StgValue>
</operation>

<operation id="2310" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1113  %relu_weights_V216_lo = load i11* %relu_weights_V216_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V216_lo"/></StgValue>
</operation>

<operation id="2311" st_id="17" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1152  %norm_V_0_23 = call fastcc i14 @batch_norm(i8 %sum0_V_0_22, i11 %bn_weights_V93_load, i11 %bn_bias_V124_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_23"/></StgValue>
</operation>

<operation id="2312" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1153  %relu_shiftx_V155_loa = load i11* %relu_shiftx_V155_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V155_loa"/></StgValue>
</operation>

<operation id="2313" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1154  %relu_shifty_V186_loa = load i11* %relu_shifty_V186_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V186_loa"/></StgValue>
</operation>

<operation id="2314" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1155  %relu_weights_V217_lo = load i11* %relu_weights_V217_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V217_lo"/></StgValue>
</operation>

<operation id="2315" st_id="17" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1194  %norm_V_0_24 = call fastcc i14 @batch_norm(i8 %sum0_V_0_23, i11 %bn_weights_V94_load, i11 %bn_bias_V125_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_24"/></StgValue>
</operation>

<operation id="2316" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1195  %relu_shiftx_V156_loa = load i11* %relu_shiftx_V156_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V156_loa"/></StgValue>
</operation>

<operation id="2317" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1196  %relu_shifty_V187_loa = load i11* %relu_shifty_V187_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V187_loa"/></StgValue>
</operation>

<operation id="2318" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1197  %relu_weights_V218_lo = load i11* %relu_weights_V218_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V218_lo"/></StgValue>
</operation>

<operation id="2319" st_id="17" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1236  %norm_V_0_25 = call fastcc i14 @batch_norm(i8 %sum0_V_0_24, i11 %bn_weights_V95_load, i11 %bn_bias_V126_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_25"/></StgValue>
</operation>

<operation id="2320" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1237  %relu_shiftx_V157_loa = load i11* %relu_shiftx_V157_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V157_loa"/></StgValue>
</operation>

<operation id="2321" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1238  %relu_shifty_V188_loa = load i11* %relu_shifty_V188_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V188_loa"/></StgValue>
</operation>

<operation id="2322" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1239  %relu_weights_V219_lo = load i11* %relu_weights_V219_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V219_lo"/></StgValue>
</operation>

<operation id="2323" st_id="17" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1278  %norm_V_0_26 = call fastcc i14 @batch_norm(i8 %sum0_V_0_25, i11 %bn_weights_V96_load, i11 %bn_bias_V127_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_26"/></StgValue>
</operation>

<operation id="2324" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1279  %relu_shiftx_V158_loa = load i11* %relu_shiftx_V158_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V158_loa"/></StgValue>
</operation>

<operation id="2325" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1280  %relu_shifty_V189_loa = load i11* %relu_shifty_V189_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V189_loa"/></StgValue>
</operation>

<operation id="2326" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1281  %relu_weights_V220_lo = load i11* %relu_weights_V220_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V220_lo"/></StgValue>
</operation>

<operation id="2327" st_id="17" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1320  %norm_V_0_27 = call fastcc i14 @batch_norm(i8 %sum0_V_0_26, i11 %bn_weights_V97_load, i11 %bn_bias_V128_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_27"/></StgValue>
</operation>

<operation id="2328" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1321  %relu_shiftx_V159_loa = load i11* %relu_shiftx_V159_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V159_loa"/></StgValue>
</operation>

<operation id="2329" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1322  %relu_shifty_V190_loa = load i11* %relu_shifty_V190_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V190_loa"/></StgValue>
</operation>

<operation id="2330" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1323  %relu_weights_V221_lo = load i11* %relu_weights_V221_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V221_lo"/></StgValue>
</operation>

<operation id="2331" st_id="17" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1362  %norm_V_0_28 = call fastcc i14 @batch_norm(i8 %sum0_V_0_27, i11 %bn_weights_V98_load, i11 %bn_bias_V129_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_28"/></StgValue>
</operation>

<operation id="2332" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1363  %relu_shiftx_V160_loa = load i11* %relu_shiftx_V160_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V160_loa"/></StgValue>
</operation>

<operation id="2333" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1364  %relu_shifty_V191_loa = load i11* %relu_shifty_V191_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V191_loa"/></StgValue>
</operation>

<operation id="2334" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1365  %relu_weights_V222_lo = load i11* %relu_weights_V222_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V222_lo"/></StgValue>
</operation>

<operation id="2335" st_id="17" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1404  %norm_V_0_29 = call fastcc i14 @batch_norm(i8 %sum0_V_0_28, i11 %bn_weights_V99_load, i11 %bn_bias_V130_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_29"/></StgValue>
</operation>

<operation id="2336" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1405  %relu_shiftx_V161_loa = load i11* %relu_shiftx_V161_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V161_loa"/></StgValue>
</operation>

<operation id="2337" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1406  %relu_shifty_V192_loa = load i11* %relu_shifty_V192_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V192_loa"/></StgValue>
</operation>

<operation id="2338" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1407  %relu_weights_V223_lo = load i11* %relu_weights_V223_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V223_lo"/></StgValue>
</operation>

<operation id="2339" st_id="17" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1446  %norm_V_0_30 = call fastcc i14 @batch_norm(i8 %sum0_V_0_29, i11 %bn_weights_V100_load, i11 %bn_bias_V131_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_30"/></StgValue>
</operation>

<operation id="2340" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1447  %relu_shiftx_V162_loa = load i11* %relu_shiftx_V162_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V162_loa"/></StgValue>
</operation>

<operation id="2341" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1448  %relu_shifty_V193_loa = load i11* %relu_shifty_V193_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V193_loa"/></StgValue>
</operation>

<operation id="2342" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1449  %relu_weights_V224_lo = load i11* %relu_weights_V224_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V224_lo"/></StgValue>
</operation>

<operation id="2343" st_id="17" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1488  %norm_V_0_s = call fastcc i14 @batch_norm(i8 %sum0_V_0_30, i11 %bn_weights_V101_load, i11 %bn_bias_V132_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_s"/></StgValue>
</operation>

<operation id="2344" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1489  %relu_shiftx_V163_loa = load i11* %relu_shiftx_V163_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V163_loa"/></StgValue>
</operation>

<operation id="2345" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1490  %relu_shifty_V194_loa = load i11* %relu_shifty_V194_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V194_loa"/></StgValue>
</operation>

<operation id="2346" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1491  %relu_weights_V225_lo = load i11* %relu_weights_V225_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V225_lo"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="2347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:55  %top_14_V_addr = getelementptr [81 x i14]* %top_14_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_14_V_addr"/></StgValue>
</operation>

<operation id="2348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:56  %top_15_V_addr = getelementptr [81 x i14]* %top_15_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_15_V_addr"/></StgValue>
</operation>

<operation id="2349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:57  %top_16_V_addr = getelementptr [81 x i14]* %top_16_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_16_V_addr"/></StgValue>
</operation>

<operation id="2350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:58  %top_17_V_addr = getelementptr [81 x i14]* %top_17_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_17_V_addr"/></StgValue>
</operation>

<operation id="2351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:59  %top_18_V_addr = getelementptr [81 x i14]* %top_18_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_18_V_addr"/></StgValue>
</operation>

<operation id="2352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:60  %top_19_V_addr = getelementptr [81 x i14]* %top_19_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_19_V_addr"/></StgValue>
</operation>

<operation id="2353" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:61  %top_20_V_addr = getelementptr [81 x i14]* %top_20_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_20_V_addr"/></StgValue>
</operation>

<operation id="2354" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:184  %p_1 = call fastcc i14 @relu(i14 %norm_V, i11 %relu_shiftx_V_load, i11 %relu_shifty_V_load, i11 %relu_weights_V_load)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="2355" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:226  %p_024_1 = call fastcc i14 @relu(i14 %norm_V_0_1, i11 %relu_shiftx_V133_loa, i11 %relu_shifty_V164_loa, i11 %relu_weights_V195_lo)

]]></Node>
<StgValue><ssdm name="p_024_1"/></StgValue>
</operation>

<operation id="2356" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:268  %p_024_2 = call fastcc i14 @relu(i14 %norm_V_0_2, i11 %relu_shiftx_V134_loa, i11 %relu_shifty_V165_loa, i11 %relu_weights_V196_lo)

]]></Node>
<StgValue><ssdm name="p_024_2"/></StgValue>
</operation>

<operation id="2357" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:310  %p_024_3 = call fastcc i14 @relu(i14 %norm_V_0_3, i11 %relu_shiftx_V135_loa, i11 %relu_shifty_V166_loa, i11 %relu_weights_V197_lo)

]]></Node>
<StgValue><ssdm name="p_024_3"/></StgValue>
</operation>

<operation id="2358" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:352  %p_024_4 = call fastcc i14 @relu(i14 %norm_V_0_4, i11 %relu_shiftx_V136_loa, i11 %relu_shifty_V167_loa, i11 %relu_weights_V198_lo)

]]></Node>
<StgValue><ssdm name="p_024_4"/></StgValue>
</operation>

<operation id="2359" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:394  %p_024_5 = call fastcc i14 @relu(i14 %norm_V_0_5, i11 %relu_shiftx_V137_loa, i11 %relu_shifty_V168_loa, i11 %relu_weights_V199_lo)

]]></Node>
<StgValue><ssdm name="p_024_5"/></StgValue>
</operation>

<operation id="2360" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:436  %p_024_6 = call fastcc i14 @relu(i14 %norm_V_0_6, i11 %relu_shiftx_V138_loa, i11 %relu_shifty_V169_loa, i11 %relu_weights_V200_lo)

]]></Node>
<StgValue><ssdm name="p_024_6"/></StgValue>
</operation>

<operation id="2361" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:452  %top_7_V_load = load i14* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_7_V_load"/></StgValue>
</operation>

<operation id="2362" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:478  %p_024_7 = call fastcc i14 @relu(i14 %norm_V_0_7, i11 %relu_shiftx_V139_loa, i11 %relu_shifty_V170_loa, i11 %relu_weights_V201_lo)

]]></Node>
<StgValue><ssdm name="p_024_7"/></StgValue>
</operation>

<operation id="2363" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:494  %top_8_V_load = load i14* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_8_V_load"/></StgValue>
</operation>

<operation id="2364" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:520  %p_024_8 = call fastcc i14 @relu(i14 %norm_V_0_8, i11 %relu_shiftx_V140_loa, i11 %relu_shifty_V171_loa, i11 %relu_weights_V202_lo)

]]></Node>
<StgValue><ssdm name="p_024_8"/></StgValue>
</operation>

<operation id="2365" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:536  %top_9_V_load = load i14* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_9_V_load"/></StgValue>
</operation>

<operation id="2366" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:562  %p_024_9 = call fastcc i14 @relu(i14 %norm_V_0_9, i11 %relu_shiftx_V141_loa, i11 %relu_shifty_V172_loa, i11 %relu_weights_V203_lo)

]]></Node>
<StgValue><ssdm name="p_024_9"/></StgValue>
</operation>

<operation id="2367" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:578  %top_10_V_load = load i14* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_10_V_load"/></StgValue>
</operation>

<operation id="2368" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:604  %p_024_s = call fastcc i14 @relu(i14 %norm_V_0_10, i11 %relu_shiftx_V142_loa, i11 %relu_shifty_V173_loa, i11 %relu_weights_V204_lo)

]]></Node>
<StgValue><ssdm name="p_024_s"/></StgValue>
</operation>

<operation id="2369" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:620  %top_11_V_load = load i14* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_11_V_load"/></StgValue>
</operation>

<operation id="2370" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:646  %p_024_10 = call fastcc i14 @relu(i14 %norm_V_0_11, i11 %relu_shiftx_V143_loa, i11 %relu_shifty_V174_loa, i11 %relu_weights_V205_lo)

]]></Node>
<StgValue><ssdm name="p_024_10"/></StgValue>
</operation>

<operation id="2371" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:662  %top_12_V_load = load i14* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_12_V_load"/></StgValue>
</operation>

<operation id="2372" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:688  %p_024_11 = call fastcc i14 @relu(i14 %norm_V_0_12, i11 %relu_shiftx_V144_loa, i11 %relu_shifty_V175_loa, i11 %relu_weights_V206_lo)

]]></Node>
<StgValue><ssdm name="p_024_11"/></StgValue>
</operation>

<operation id="2373" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:704  %top_13_V_load = load i14* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_13_V_load"/></StgValue>
</operation>

<operation id="2374" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:730  %p_024_12 = call fastcc i14 @relu(i14 %norm_V_0_13, i11 %relu_shiftx_V145_loa, i11 %relu_shifty_V176_loa, i11 %relu_weights_V207_lo)

]]></Node>
<StgValue><ssdm name="p_024_12"/></StgValue>
</operation>

<operation id="2375" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:746  %top_14_V_load = load i14* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_14_V_load"/></StgValue>
</operation>

<operation id="2376" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:772  %p_024_13 = call fastcc i14 @relu(i14 %norm_V_0_14, i11 %relu_shiftx_V146_loa, i11 %relu_shifty_V177_loa, i11 %relu_weights_V208_lo)

]]></Node>
<StgValue><ssdm name="p_024_13"/></StgValue>
</operation>

<operation id="2377" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:788  %top_15_V_load = load i14* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_15_V_load"/></StgValue>
</operation>

<operation id="2378" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:814  %p_024_14 = call fastcc i14 @relu(i14 %norm_V_0_15, i11 %relu_shiftx_V147_loa, i11 %relu_shifty_V178_loa, i11 %relu_weights_V209_lo)

]]></Node>
<StgValue><ssdm name="p_024_14"/></StgValue>
</operation>

<operation id="2379" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:830  %top_16_V_load = load i14* %top_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_16_V_load"/></StgValue>
</operation>

<operation id="2380" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:856  %p_024_15 = call fastcc i14 @relu(i14 %norm_V_0_16, i11 %relu_shiftx_V148_loa, i11 %relu_shifty_V179_loa, i11 %relu_weights_V210_lo)

]]></Node>
<StgValue><ssdm name="p_024_15"/></StgValue>
</operation>

<operation id="2381" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:872  %top_17_V_load = load i14* %top_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_17_V_load"/></StgValue>
</operation>

<operation id="2382" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:898  %p_024_16 = call fastcc i14 @relu(i14 %norm_V_0_17, i11 %relu_shiftx_V149_loa, i11 %relu_shifty_V180_loa, i11 %relu_weights_V211_lo)

]]></Node>
<StgValue><ssdm name="p_024_16"/></StgValue>
</operation>

<operation id="2383" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:914  %top_18_V_load = load i14* %top_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_18_V_load"/></StgValue>
</operation>

<operation id="2384" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:946  %p_024_17 = call fastcc i14 @relu(i14 %norm_V_0_18, i11 %relu_shiftx_V150_loa, i11 %relu_shifty_V181_loa, i11 %relu_weights_V212_lo)

]]></Node>
<StgValue><ssdm name="p_024_17"/></StgValue>
</operation>

<operation id="2385" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:962  %top_19_V_load = load i14* %top_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_19_V_load"/></StgValue>
</operation>

<operation id="2386" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:988  %p_024_18 = call fastcc i14 @relu(i14 %norm_V_0_19, i11 %relu_shiftx_V151_loa, i11 %relu_shifty_V182_loa, i11 %relu_weights_V213_lo)

]]></Node>
<StgValue><ssdm name="p_024_18"/></StgValue>
</operation>

<operation id="2387" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1004  %top_20_V_load = load i14* %top_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_20_V_load"/></StgValue>
</operation>

<operation id="2388" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1030  %p_024_19 = call fastcc i14 @relu(i14 %norm_V_0_20, i11 %relu_shiftx_V152_loa, i11 %relu_shifty_V183_loa, i11 %relu_weights_V214_lo)

]]></Node>
<StgValue><ssdm name="p_024_19"/></StgValue>
</operation>

<operation id="2389" st_id="18" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1068  %norm_V_0_21 = call fastcc i14 @batch_norm(i8 %sum0_V_0_20, i11 %bn_weights_V91_load, i11 %bn_bias_V122_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_21"/></StgValue>
</operation>

<operation id="2390" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1069  %relu_shiftx_V153_loa = load i11* %relu_shiftx_V153_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V153_loa"/></StgValue>
</operation>

<operation id="2391" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1070  %relu_shifty_V184_loa = load i11* %relu_shifty_V184_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V184_loa"/></StgValue>
</operation>

<operation id="2392" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1071  %relu_weights_V215_lo = load i11* %relu_weights_V215_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V215_lo"/></StgValue>
</operation>

<operation id="2393" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1072  %p_024_20 = call fastcc i14 @relu(i14 %norm_V_0_21, i11 %relu_shiftx_V153_loa, i11 %relu_shifty_V184_loa, i11 %relu_weights_V215_lo)

]]></Node>
<StgValue><ssdm name="p_024_20"/></StgValue>
</operation>

<operation id="2394" st_id="18" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1110  %norm_V_0_22 = call fastcc i14 @batch_norm(i8 %sum0_V_0_21, i11 %bn_weights_V92_load, i11 %bn_bias_V123_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_22"/></StgValue>
</operation>

<operation id="2395" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1111  %relu_shiftx_V154_loa = load i11* %relu_shiftx_V154_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V154_loa"/></StgValue>
</operation>

<operation id="2396" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1112  %relu_shifty_V185_loa = load i11* %relu_shifty_V185_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V185_loa"/></StgValue>
</operation>

<operation id="2397" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1113  %relu_weights_V216_lo = load i11* %relu_weights_V216_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V216_lo"/></StgValue>
</operation>

<operation id="2398" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1114  %p_024_21 = call fastcc i14 @relu(i14 %norm_V_0_22, i11 %relu_shiftx_V154_loa, i11 %relu_shifty_V185_loa, i11 %relu_weights_V216_lo)

]]></Node>
<StgValue><ssdm name="p_024_21"/></StgValue>
</operation>

<operation id="2399" st_id="18" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1152  %norm_V_0_23 = call fastcc i14 @batch_norm(i8 %sum0_V_0_22, i11 %bn_weights_V93_load, i11 %bn_bias_V124_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_23"/></StgValue>
</operation>

<operation id="2400" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1153  %relu_shiftx_V155_loa = load i11* %relu_shiftx_V155_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V155_loa"/></StgValue>
</operation>

<operation id="2401" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1154  %relu_shifty_V186_loa = load i11* %relu_shifty_V186_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V186_loa"/></StgValue>
</operation>

<operation id="2402" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1155  %relu_weights_V217_lo = load i11* %relu_weights_V217_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V217_lo"/></StgValue>
</operation>

<operation id="2403" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1156  %p_024_22 = call fastcc i14 @relu(i14 %norm_V_0_23, i11 %relu_shiftx_V155_loa, i11 %relu_shifty_V186_loa, i11 %relu_weights_V217_lo)

]]></Node>
<StgValue><ssdm name="p_024_22"/></StgValue>
</operation>

<operation id="2404" st_id="18" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1194  %norm_V_0_24 = call fastcc i14 @batch_norm(i8 %sum0_V_0_23, i11 %bn_weights_V94_load, i11 %bn_bias_V125_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_24"/></StgValue>
</operation>

<operation id="2405" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1195  %relu_shiftx_V156_loa = load i11* %relu_shiftx_V156_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V156_loa"/></StgValue>
</operation>

<operation id="2406" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1196  %relu_shifty_V187_loa = load i11* %relu_shifty_V187_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V187_loa"/></StgValue>
</operation>

<operation id="2407" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1197  %relu_weights_V218_lo = load i11* %relu_weights_V218_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V218_lo"/></StgValue>
</operation>

<operation id="2408" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1198  %p_024_23 = call fastcc i14 @relu(i14 %norm_V_0_24, i11 %relu_shiftx_V156_loa, i11 %relu_shifty_V187_loa, i11 %relu_weights_V218_lo)

]]></Node>
<StgValue><ssdm name="p_024_23"/></StgValue>
</operation>

<operation id="2409" st_id="18" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1236  %norm_V_0_25 = call fastcc i14 @batch_norm(i8 %sum0_V_0_24, i11 %bn_weights_V95_load, i11 %bn_bias_V126_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_25"/></StgValue>
</operation>

<operation id="2410" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1237  %relu_shiftx_V157_loa = load i11* %relu_shiftx_V157_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V157_loa"/></StgValue>
</operation>

<operation id="2411" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1238  %relu_shifty_V188_loa = load i11* %relu_shifty_V188_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V188_loa"/></StgValue>
</operation>

<operation id="2412" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1239  %relu_weights_V219_lo = load i11* %relu_weights_V219_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V219_lo"/></StgValue>
</operation>

<operation id="2413" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1240  %p_024_24 = call fastcc i14 @relu(i14 %norm_V_0_25, i11 %relu_shiftx_V157_loa, i11 %relu_shifty_V188_loa, i11 %relu_weights_V219_lo)

]]></Node>
<StgValue><ssdm name="p_024_24"/></StgValue>
</operation>

<operation id="2414" st_id="18" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1278  %norm_V_0_26 = call fastcc i14 @batch_norm(i8 %sum0_V_0_25, i11 %bn_weights_V96_load, i11 %bn_bias_V127_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_26"/></StgValue>
</operation>

<operation id="2415" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1279  %relu_shiftx_V158_loa = load i11* %relu_shiftx_V158_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V158_loa"/></StgValue>
</operation>

<operation id="2416" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1280  %relu_shifty_V189_loa = load i11* %relu_shifty_V189_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V189_loa"/></StgValue>
</operation>

<operation id="2417" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1281  %relu_weights_V220_lo = load i11* %relu_weights_V220_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V220_lo"/></StgValue>
</operation>

<operation id="2418" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1282  %p_024_25 = call fastcc i14 @relu(i14 %norm_V_0_26, i11 %relu_shiftx_V158_loa, i11 %relu_shifty_V189_loa, i11 %relu_weights_V220_lo)

]]></Node>
<StgValue><ssdm name="p_024_25"/></StgValue>
</operation>

<operation id="2419" st_id="18" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1320  %norm_V_0_27 = call fastcc i14 @batch_norm(i8 %sum0_V_0_26, i11 %bn_weights_V97_load, i11 %bn_bias_V128_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_27"/></StgValue>
</operation>

<operation id="2420" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1321  %relu_shiftx_V159_loa = load i11* %relu_shiftx_V159_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V159_loa"/></StgValue>
</operation>

<operation id="2421" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1322  %relu_shifty_V190_loa = load i11* %relu_shifty_V190_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V190_loa"/></StgValue>
</operation>

<operation id="2422" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1323  %relu_weights_V221_lo = load i11* %relu_weights_V221_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V221_lo"/></StgValue>
</operation>

<operation id="2423" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1324  %p_024_26 = call fastcc i14 @relu(i14 %norm_V_0_27, i11 %relu_shiftx_V159_loa, i11 %relu_shifty_V190_loa, i11 %relu_weights_V221_lo)

]]></Node>
<StgValue><ssdm name="p_024_26"/></StgValue>
</operation>

<operation id="2424" st_id="18" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1362  %norm_V_0_28 = call fastcc i14 @batch_norm(i8 %sum0_V_0_27, i11 %bn_weights_V98_load, i11 %bn_bias_V129_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_28"/></StgValue>
</operation>

<operation id="2425" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1363  %relu_shiftx_V160_loa = load i11* %relu_shiftx_V160_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V160_loa"/></StgValue>
</operation>

<operation id="2426" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1364  %relu_shifty_V191_loa = load i11* %relu_shifty_V191_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V191_loa"/></StgValue>
</operation>

<operation id="2427" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1365  %relu_weights_V222_lo = load i11* %relu_weights_V222_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V222_lo"/></StgValue>
</operation>

<operation id="2428" st_id="18" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1404  %norm_V_0_29 = call fastcc i14 @batch_norm(i8 %sum0_V_0_28, i11 %bn_weights_V99_load, i11 %bn_bias_V130_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_29"/></StgValue>
</operation>

<operation id="2429" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1405  %relu_shiftx_V161_loa = load i11* %relu_shiftx_V161_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V161_loa"/></StgValue>
</operation>

<operation id="2430" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1406  %relu_shifty_V192_loa = load i11* %relu_shifty_V192_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V192_loa"/></StgValue>
</operation>

<operation id="2431" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1407  %relu_weights_V223_lo = load i11* %relu_weights_V223_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V223_lo"/></StgValue>
</operation>

<operation id="2432" st_id="18" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1446  %norm_V_0_30 = call fastcc i14 @batch_norm(i8 %sum0_V_0_29, i11 %bn_weights_V100_load, i11 %bn_bias_V131_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_30"/></StgValue>
</operation>

<operation id="2433" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1447  %relu_shiftx_V162_loa = load i11* %relu_shiftx_V162_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V162_loa"/></StgValue>
</operation>

<operation id="2434" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1448  %relu_shifty_V193_loa = load i11* %relu_shifty_V193_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V193_loa"/></StgValue>
</operation>

<operation id="2435" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1449  %relu_weights_V224_lo = load i11* %relu_weights_V224_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V224_lo"/></StgValue>
</operation>

<operation id="2436" st_id="18" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1488  %norm_V_0_s = call fastcc i14 @batch_norm(i8 %sum0_V_0_30, i11 %bn_weights_V101_load, i11 %bn_bias_V132_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_s"/></StgValue>
</operation>

<operation id="2437" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1489  %relu_shiftx_V163_loa = load i11* %relu_shiftx_V163_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V163_loa"/></StgValue>
</operation>

<operation id="2438" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1490  %relu_shifty_V194_loa = load i11* %relu_shifty_V194_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V194_loa"/></StgValue>
</operation>

<operation id="2439" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="11" op_0_bw="1">
<![CDATA[
hls_label_16:1491  %relu_weights_V225_lo = load i11* %relu_weights_V225_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V225_lo"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2440" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:62  %top_21_V_addr = getelementptr [81 x i14]* %top_21_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_21_V_addr"/></StgValue>
</operation>

<operation id="2441" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:63  %top_22_V_addr = getelementptr [81 x i14]* %top_22_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_22_V_addr"/></StgValue>
</operation>

<operation id="2442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:64  %top_23_V_addr = getelementptr [81 x i14]* %top_23_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_23_V_addr"/></StgValue>
</operation>

<operation id="2443" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:65  %top_24_V_addr = getelementptr [81 x i14]* %top_24_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_24_V_addr"/></StgValue>
</operation>

<operation id="2444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:66  %top_25_V_addr = getelementptr [81 x i14]* %top_25_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_25_V_addr"/></StgValue>
</operation>

<operation id="2445" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:67  %top_26_V_addr = getelementptr [81 x i14]* %top_26_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_26_V_addr"/></StgValue>
</operation>

<operation id="2446" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:68  %top_27_V_addr = getelementptr [81 x i14]* %top_27_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_27_V_addr"/></StgValue>
</operation>

<operation id="2447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:69  %top_28_V_addr = getelementptr [81 x i14]* %top_28_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_28_V_addr"/></StgValue>
</operation>

<operation id="2448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:70  %top_29_V_addr = getelementptr [81 x i14]* %top_29_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_29_V_addr"/></StgValue>
</operation>

<operation id="2449" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:71  %top_30_V_addr = getelementptr [81 x i14]* %top_30_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_30_V_addr"/></StgValue>
</operation>

<operation id="2450" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_16:72  %top_31_V_addr = getelementptr [81 x i14]* %top_31_V, i64 0, i64 %zext_ln531_4

]]></Node>
<StgValue><ssdm name="top_31_V_addr"/></StgValue>
</operation>

<operation id="2451" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:184  %p_1 = call fastcc i14 @relu(i14 %norm_V, i11 %relu_shiftx_V_load, i11 %relu_shifty_V_load, i11 %relu_weights_V_load)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="2452" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:185  %sext_ln703 = sext i14 %top_0_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="2453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:186  %sext_ln703_190 = sext i14 %p_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_190"/></StgValue>
</operation>

<operation id="2454" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:187  %add_ln1192 = add nsw i15 %sext_ln703_190, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="2455" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:188  %tmp_773 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="2456" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:189  %add_ln703 = add i14 %top_0_V_load, %p_1

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="2457" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:190  %tmp_774 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="2458" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:191  %xor_ln786 = xor i1 %tmp_774, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="2459" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:192  %and_ln786 = and i1 %tmp_773, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="2460" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:193  %xor_ln340_243 = xor i1 %tmp_773, %tmp_774

]]></Node>
<StgValue><ssdm name="xor_ln340_243"/></StgValue>
</operation>

<operation id="2461" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:194  %xor_ln340 = xor i1 %tmp_773, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="2462" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:195  %or_ln340 = or i1 %tmp_774, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="2463" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:196  %select_ln340 = select i1 %xor_ln340_243, i14 8191, i14 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="2464" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:197  %select_ln388 = select i1 %and_ln786, i14 -8192, i14 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="2465" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:198  %select_ln340_324 = select i1 %or_ln340, i14 %select_ln340, i14 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_324"/></StgValue>
</operation>

<operation id="2466" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:226  %p_024_1 = call fastcc i14 @relu(i14 %norm_V_0_1, i11 %relu_shiftx_V133_loa, i11 %relu_shifty_V164_loa, i11 %relu_weights_V195_lo)

]]></Node>
<StgValue><ssdm name="p_024_1"/></StgValue>
</operation>

<operation id="2467" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:227  %sext_ln703_191 = sext i14 %top_1_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_191"/></StgValue>
</operation>

<operation id="2468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:228  %sext_ln703_192 = sext i14 %p_024_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_192"/></StgValue>
</operation>

<operation id="2469" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:229  %add_ln1192_160 = add nsw i15 %sext_ln703_192, %sext_ln703_191

]]></Node>
<StgValue><ssdm name="add_ln1192_160"/></StgValue>
</operation>

<operation id="2470" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:230  %tmp_775 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_160, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="2471" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:231  %add_ln703_158 = add i14 %top_1_V_load, %p_024_1

]]></Node>
<StgValue><ssdm name="add_ln703_158"/></StgValue>
</operation>

<operation id="2472" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:232  %tmp_776 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_158, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="2473" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:233  %xor_ln786_1 = xor i1 %tmp_776, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="2474" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:234  %and_ln786_258 = and i1 %tmp_775, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_258"/></StgValue>
</operation>

<operation id="2475" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:235  %xor_ln340_244 = xor i1 %tmp_775, %tmp_776

]]></Node>
<StgValue><ssdm name="xor_ln340_244"/></StgValue>
</operation>

<operation id="2476" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:236  %xor_ln340_1 = xor i1 %tmp_775, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="2477" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:237  %or_ln340_352 = or i1 %tmp_776, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_352"/></StgValue>
</operation>

<operation id="2478" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:238  %select_ln340_1 = select i1 %xor_ln340_244, i14 8191, i14 %add_ln703_158

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="2479" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:239  %select_ln388_1 = select i1 %and_ln786_258, i14 -8192, i14 %add_ln703_158

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="2480" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:240  %select_ln340_325 = select i1 %or_ln340_352, i14 %select_ln340_1, i14 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_325"/></StgValue>
</operation>

<operation id="2481" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:268  %p_024_2 = call fastcc i14 @relu(i14 %norm_V_0_2, i11 %relu_shiftx_V134_loa, i11 %relu_shifty_V165_loa, i11 %relu_weights_V196_lo)

]]></Node>
<StgValue><ssdm name="p_024_2"/></StgValue>
</operation>

<operation id="2482" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:269  %sext_ln703_193 = sext i14 %top_2_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_193"/></StgValue>
</operation>

<operation id="2483" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:270  %sext_ln703_194 = sext i14 %p_024_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_194"/></StgValue>
</operation>

<operation id="2484" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:271  %add_ln1192_161 = add nsw i15 %sext_ln703_194, %sext_ln703_193

]]></Node>
<StgValue><ssdm name="add_ln1192_161"/></StgValue>
</operation>

<operation id="2485" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:272  %tmp_777 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_161, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="2486" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:273  %add_ln703_159 = add i14 %top_2_V_load, %p_024_2

]]></Node>
<StgValue><ssdm name="add_ln703_159"/></StgValue>
</operation>

<operation id="2487" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:274  %tmp_778 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_159, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="2488" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:275  %xor_ln786_2 = xor i1 %tmp_778, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="2489" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:276  %and_ln786_259 = and i1 %tmp_777, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="and_ln786_259"/></StgValue>
</operation>

<operation id="2490" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:277  %xor_ln340_245 = xor i1 %tmp_777, %tmp_778

]]></Node>
<StgValue><ssdm name="xor_ln340_245"/></StgValue>
</operation>

<operation id="2491" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:278  %xor_ln340_2 = xor i1 %tmp_777, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="2492" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:279  %or_ln340_353 = or i1 %tmp_778, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_353"/></StgValue>
</operation>

<operation id="2493" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:280  %select_ln340_2 = select i1 %xor_ln340_245, i14 8191, i14 %add_ln703_159

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="2494" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:281  %select_ln388_2 = select i1 %and_ln786_259, i14 -8192, i14 %add_ln703_159

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="2495" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:282  %select_ln340_326 = select i1 %or_ln340_353, i14 %select_ln340_2, i14 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_326"/></StgValue>
</operation>

<operation id="2496" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:310  %p_024_3 = call fastcc i14 @relu(i14 %norm_V_0_3, i11 %relu_shiftx_V135_loa, i11 %relu_shifty_V166_loa, i11 %relu_weights_V197_lo)

]]></Node>
<StgValue><ssdm name="p_024_3"/></StgValue>
</operation>

<operation id="2497" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:311  %sext_ln703_195 = sext i14 %top_3_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_195"/></StgValue>
</operation>

<operation id="2498" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:312  %sext_ln703_196 = sext i14 %p_024_3 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_196"/></StgValue>
</operation>

<operation id="2499" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:313  %add_ln1192_162 = add nsw i15 %sext_ln703_196, %sext_ln703_195

]]></Node>
<StgValue><ssdm name="add_ln1192_162"/></StgValue>
</operation>

<operation id="2500" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:314  %tmp_779 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_162, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="2501" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:315  %add_ln703_160 = add i14 %top_3_V_load, %p_024_3

]]></Node>
<StgValue><ssdm name="add_ln703_160"/></StgValue>
</operation>

<operation id="2502" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:316  %tmp_780 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_160, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="2503" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:317  %xor_ln786_3 = xor i1 %tmp_780, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="2504" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:318  %and_ln786_260 = and i1 %tmp_779, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_260"/></StgValue>
</operation>

<operation id="2505" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:319  %xor_ln340_246 = xor i1 %tmp_779, %tmp_780

]]></Node>
<StgValue><ssdm name="xor_ln340_246"/></StgValue>
</operation>

<operation id="2506" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:320  %xor_ln340_3 = xor i1 %tmp_779, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="2507" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:321  %or_ln340_354 = or i1 %tmp_780, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_354"/></StgValue>
</operation>

<operation id="2508" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:322  %select_ln340_3 = select i1 %xor_ln340_246, i14 8191, i14 %add_ln703_160

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="2509" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:323  %select_ln388_3 = select i1 %and_ln786_260, i14 -8192, i14 %add_ln703_160

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="2510" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:324  %select_ln340_327 = select i1 %or_ln340_354, i14 %select_ln340_3, i14 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_327"/></StgValue>
</operation>

<operation id="2511" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:352  %p_024_4 = call fastcc i14 @relu(i14 %norm_V_0_4, i11 %relu_shiftx_V136_loa, i11 %relu_shifty_V167_loa, i11 %relu_weights_V198_lo)

]]></Node>
<StgValue><ssdm name="p_024_4"/></StgValue>
</operation>

<operation id="2512" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:353  %sext_ln703_197 = sext i14 %top_4_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_197"/></StgValue>
</operation>

<operation id="2513" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:354  %sext_ln703_198 = sext i14 %p_024_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_198"/></StgValue>
</operation>

<operation id="2514" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:355  %add_ln1192_163 = add nsw i15 %sext_ln703_198, %sext_ln703_197

]]></Node>
<StgValue><ssdm name="add_ln1192_163"/></StgValue>
</operation>

<operation id="2515" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:356  %tmp_781 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_163, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="2516" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:357  %add_ln703_161 = add i14 %top_4_V_load, %p_024_4

]]></Node>
<StgValue><ssdm name="add_ln703_161"/></StgValue>
</operation>

<operation id="2517" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:358  %tmp_782 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_161, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_782"/></StgValue>
</operation>

<operation id="2518" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:359  %xor_ln786_4 = xor i1 %tmp_782, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="2519" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:360  %and_ln786_261 = and i1 %tmp_781, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="and_ln786_261"/></StgValue>
</operation>

<operation id="2520" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:361  %xor_ln340_247 = xor i1 %tmp_781, %tmp_782

]]></Node>
<StgValue><ssdm name="xor_ln340_247"/></StgValue>
</operation>

<operation id="2521" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:362  %xor_ln340_4 = xor i1 %tmp_781, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="2522" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:363  %or_ln340_355 = or i1 %tmp_782, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_355"/></StgValue>
</operation>

<operation id="2523" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:364  %select_ln340_4 = select i1 %xor_ln340_247, i14 8191, i14 %add_ln703_161

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="2524" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:365  %select_ln388_4 = select i1 %and_ln786_261, i14 -8192, i14 %add_ln703_161

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="2525" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:366  %select_ln340_328 = select i1 %or_ln340_355, i14 %select_ln340_4, i14 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_328"/></StgValue>
</operation>

<operation id="2526" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:394  %p_024_5 = call fastcc i14 @relu(i14 %norm_V_0_5, i11 %relu_shiftx_V137_loa, i11 %relu_shifty_V168_loa, i11 %relu_weights_V199_lo)

]]></Node>
<StgValue><ssdm name="p_024_5"/></StgValue>
</operation>

<operation id="2527" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:395  %sext_ln703_199 = sext i14 %top_5_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_199"/></StgValue>
</operation>

<operation id="2528" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:396  %sext_ln703_200 = sext i14 %p_024_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_200"/></StgValue>
</operation>

<operation id="2529" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:397  %add_ln1192_164 = add nsw i15 %sext_ln703_200, %sext_ln703_199

]]></Node>
<StgValue><ssdm name="add_ln1192_164"/></StgValue>
</operation>

<operation id="2530" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:398  %tmp_783 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_164, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="2531" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:399  %add_ln703_162 = add i14 %top_5_V_load, %p_024_5

]]></Node>
<StgValue><ssdm name="add_ln703_162"/></StgValue>
</operation>

<operation id="2532" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:400  %tmp_784 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_162, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="2533" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:401  %xor_ln786_5 = xor i1 %tmp_784, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="2534" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:402  %and_ln786_262 = and i1 %tmp_783, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="and_ln786_262"/></StgValue>
</operation>

<operation id="2535" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:403  %xor_ln340_248 = xor i1 %tmp_783, %tmp_784

]]></Node>
<StgValue><ssdm name="xor_ln340_248"/></StgValue>
</operation>

<operation id="2536" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:404  %xor_ln340_5 = xor i1 %tmp_783, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="2537" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:405  %or_ln340_356 = or i1 %tmp_784, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_356"/></StgValue>
</operation>

<operation id="2538" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:406  %select_ln340_5 = select i1 %xor_ln340_248, i14 8191, i14 %add_ln703_162

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="2539" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:407  %select_ln388_5 = select i1 %and_ln786_262, i14 -8192, i14 %add_ln703_162

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="2540" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:408  %select_ln340_329 = select i1 %or_ln340_356, i14 %select_ln340_5, i14 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_329"/></StgValue>
</operation>

<operation id="2541" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:436  %p_024_6 = call fastcc i14 @relu(i14 %norm_V_0_6, i11 %relu_shiftx_V138_loa, i11 %relu_shifty_V169_loa, i11 %relu_weights_V200_lo)

]]></Node>
<StgValue><ssdm name="p_024_6"/></StgValue>
</operation>

<operation id="2542" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:437  %sext_ln703_201 = sext i14 %top_6_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_201"/></StgValue>
</operation>

<operation id="2543" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:438  %sext_ln703_202 = sext i14 %p_024_6 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_202"/></StgValue>
</operation>

<operation id="2544" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:439  %add_ln1192_165 = add nsw i15 %sext_ln703_202, %sext_ln703_201

]]></Node>
<StgValue><ssdm name="add_ln1192_165"/></StgValue>
</operation>

<operation id="2545" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:440  %tmp_785 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_165, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="2546" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:441  %add_ln703_163 = add i14 %top_6_V_load, %p_024_6

]]></Node>
<StgValue><ssdm name="add_ln703_163"/></StgValue>
</operation>

<operation id="2547" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:442  %tmp_786 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_163, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="2548" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:443  %xor_ln786_6 = xor i1 %tmp_786, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="2549" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:444  %and_ln786_263 = and i1 %tmp_785, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="and_ln786_263"/></StgValue>
</operation>

<operation id="2550" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:445  %xor_ln340_249 = xor i1 %tmp_785, %tmp_786

]]></Node>
<StgValue><ssdm name="xor_ln340_249"/></StgValue>
</operation>

<operation id="2551" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:446  %xor_ln340_6 = xor i1 %tmp_785, true

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="2552" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:447  %or_ln340_357 = or i1 %tmp_786, %xor_ln340_6

]]></Node>
<StgValue><ssdm name="or_ln340_357"/></StgValue>
</operation>

<operation id="2553" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:448  %select_ln340_6 = select i1 %xor_ln340_249, i14 8191, i14 %add_ln703_163

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="2554" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:449  %select_ln388_6 = select i1 %and_ln786_263, i14 -8192, i14 %add_ln703_163

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="2555" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:450  %select_ln340_330 = select i1 %or_ln340_357, i14 %select_ln340_6, i14 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_330"/></StgValue>
</operation>

<operation id="2556" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:478  %p_024_7 = call fastcc i14 @relu(i14 %norm_V_0_7, i11 %relu_shiftx_V139_loa, i11 %relu_shifty_V170_loa, i11 %relu_weights_V201_lo)

]]></Node>
<StgValue><ssdm name="p_024_7"/></StgValue>
</operation>

<operation id="2557" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:520  %p_024_8 = call fastcc i14 @relu(i14 %norm_V_0_8, i11 %relu_shiftx_V140_loa, i11 %relu_shifty_V171_loa, i11 %relu_weights_V202_lo)

]]></Node>
<StgValue><ssdm name="p_024_8"/></StgValue>
</operation>

<operation id="2558" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:562  %p_024_9 = call fastcc i14 @relu(i14 %norm_V_0_9, i11 %relu_shiftx_V141_loa, i11 %relu_shifty_V172_loa, i11 %relu_weights_V203_lo)

]]></Node>
<StgValue><ssdm name="p_024_9"/></StgValue>
</operation>

<operation id="2559" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:604  %p_024_s = call fastcc i14 @relu(i14 %norm_V_0_10, i11 %relu_shiftx_V142_loa, i11 %relu_shifty_V173_loa, i11 %relu_weights_V204_lo)

]]></Node>
<StgValue><ssdm name="p_024_s"/></StgValue>
</operation>

<operation id="2560" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:646  %p_024_10 = call fastcc i14 @relu(i14 %norm_V_0_11, i11 %relu_shiftx_V143_loa, i11 %relu_shifty_V174_loa, i11 %relu_weights_V205_lo)

]]></Node>
<StgValue><ssdm name="p_024_10"/></StgValue>
</operation>

<operation id="2561" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:688  %p_024_11 = call fastcc i14 @relu(i14 %norm_V_0_12, i11 %relu_shiftx_V144_loa, i11 %relu_shifty_V175_loa, i11 %relu_weights_V206_lo)

]]></Node>
<StgValue><ssdm name="p_024_11"/></StgValue>
</operation>

<operation id="2562" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:730  %p_024_12 = call fastcc i14 @relu(i14 %norm_V_0_13, i11 %relu_shiftx_V145_loa, i11 %relu_shifty_V176_loa, i11 %relu_weights_V207_lo)

]]></Node>
<StgValue><ssdm name="p_024_12"/></StgValue>
</operation>

<operation id="2563" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:746  %top_14_V_load = load i14* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_14_V_load"/></StgValue>
</operation>

<operation id="2564" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:772  %p_024_13 = call fastcc i14 @relu(i14 %norm_V_0_14, i11 %relu_shiftx_V146_loa, i11 %relu_shifty_V177_loa, i11 %relu_weights_V208_lo)

]]></Node>
<StgValue><ssdm name="p_024_13"/></StgValue>
</operation>

<operation id="2565" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:788  %top_15_V_load = load i14* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_15_V_load"/></StgValue>
</operation>

<operation id="2566" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:814  %p_024_14 = call fastcc i14 @relu(i14 %norm_V_0_15, i11 %relu_shiftx_V147_loa, i11 %relu_shifty_V178_loa, i11 %relu_weights_V209_lo)

]]></Node>
<StgValue><ssdm name="p_024_14"/></StgValue>
</operation>

<operation id="2567" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:830  %top_16_V_load = load i14* %top_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_16_V_load"/></StgValue>
</operation>

<operation id="2568" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:856  %p_024_15 = call fastcc i14 @relu(i14 %norm_V_0_16, i11 %relu_shiftx_V148_loa, i11 %relu_shifty_V179_loa, i11 %relu_weights_V210_lo)

]]></Node>
<StgValue><ssdm name="p_024_15"/></StgValue>
</operation>

<operation id="2569" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:872  %top_17_V_load = load i14* %top_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_17_V_load"/></StgValue>
</operation>

<operation id="2570" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:898  %p_024_16 = call fastcc i14 @relu(i14 %norm_V_0_17, i11 %relu_shiftx_V149_loa, i11 %relu_shifty_V180_loa, i11 %relu_weights_V211_lo)

]]></Node>
<StgValue><ssdm name="p_024_16"/></StgValue>
</operation>

<operation id="2571" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:914  %top_18_V_load = load i14* %top_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_18_V_load"/></StgValue>
</operation>

<operation id="2572" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:946  %p_024_17 = call fastcc i14 @relu(i14 %norm_V_0_18, i11 %relu_shiftx_V150_loa, i11 %relu_shifty_V181_loa, i11 %relu_weights_V212_lo)

]]></Node>
<StgValue><ssdm name="p_024_17"/></StgValue>
</operation>

<operation id="2573" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:962  %top_19_V_load = load i14* %top_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_19_V_load"/></StgValue>
</operation>

<operation id="2574" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:988  %p_024_18 = call fastcc i14 @relu(i14 %norm_V_0_19, i11 %relu_shiftx_V151_loa, i11 %relu_shifty_V182_loa, i11 %relu_weights_V213_lo)

]]></Node>
<StgValue><ssdm name="p_024_18"/></StgValue>
</operation>

<operation id="2575" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1004  %top_20_V_load = load i14* %top_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_20_V_load"/></StgValue>
</operation>

<operation id="2576" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1030  %p_024_19 = call fastcc i14 @relu(i14 %norm_V_0_20, i11 %relu_shiftx_V152_loa, i11 %relu_shifty_V183_loa, i11 %relu_weights_V214_lo)

]]></Node>
<StgValue><ssdm name="p_024_19"/></StgValue>
</operation>

<operation id="2577" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1046  %top_21_V_load = load i14* %top_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_21_V_load"/></StgValue>
</operation>

<operation id="2578" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1072  %p_024_20 = call fastcc i14 @relu(i14 %norm_V_0_21, i11 %relu_shiftx_V153_loa, i11 %relu_shifty_V184_loa, i11 %relu_weights_V215_lo)

]]></Node>
<StgValue><ssdm name="p_024_20"/></StgValue>
</operation>

<operation id="2579" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1088  %top_22_V_load = load i14* %top_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_22_V_load"/></StgValue>
</operation>

<operation id="2580" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1114  %p_024_21 = call fastcc i14 @relu(i14 %norm_V_0_22, i11 %relu_shiftx_V154_loa, i11 %relu_shifty_V185_loa, i11 %relu_weights_V216_lo)

]]></Node>
<StgValue><ssdm name="p_024_21"/></StgValue>
</operation>

<operation id="2581" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1130  %top_23_V_load = load i14* %top_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_23_V_load"/></StgValue>
</operation>

<operation id="2582" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1156  %p_024_22 = call fastcc i14 @relu(i14 %norm_V_0_23, i11 %relu_shiftx_V155_loa, i11 %relu_shifty_V186_loa, i11 %relu_weights_V217_lo)

]]></Node>
<StgValue><ssdm name="p_024_22"/></StgValue>
</operation>

<operation id="2583" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1172  %top_24_V_load = load i14* %top_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_24_V_load"/></StgValue>
</operation>

<operation id="2584" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1198  %p_024_23 = call fastcc i14 @relu(i14 %norm_V_0_24, i11 %relu_shiftx_V156_loa, i11 %relu_shifty_V187_loa, i11 %relu_weights_V218_lo)

]]></Node>
<StgValue><ssdm name="p_024_23"/></StgValue>
</operation>

<operation id="2585" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1214  %top_25_V_load = load i14* %top_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_25_V_load"/></StgValue>
</operation>

<operation id="2586" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1240  %p_024_24 = call fastcc i14 @relu(i14 %norm_V_0_25, i11 %relu_shiftx_V157_loa, i11 %relu_shifty_V188_loa, i11 %relu_weights_V219_lo)

]]></Node>
<StgValue><ssdm name="p_024_24"/></StgValue>
</operation>

<operation id="2587" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1256  %top_26_V_load = load i14* %top_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_26_V_load"/></StgValue>
</operation>

<operation id="2588" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1282  %p_024_25 = call fastcc i14 @relu(i14 %norm_V_0_26, i11 %relu_shiftx_V158_loa, i11 %relu_shifty_V189_loa, i11 %relu_weights_V220_lo)

]]></Node>
<StgValue><ssdm name="p_024_25"/></StgValue>
</operation>

<operation id="2589" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1298  %top_27_V_load = load i14* %top_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_27_V_load"/></StgValue>
</operation>

<operation id="2590" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1324  %p_024_26 = call fastcc i14 @relu(i14 %norm_V_0_27, i11 %relu_shiftx_V159_loa, i11 %relu_shifty_V190_loa, i11 %relu_weights_V221_lo)

]]></Node>
<StgValue><ssdm name="p_024_26"/></StgValue>
</operation>

<operation id="2591" st_id="19" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1362  %norm_V_0_28 = call fastcc i14 @batch_norm(i8 %sum0_V_0_27, i11 %bn_weights_V98_load, i11 %bn_bias_V129_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_28"/></StgValue>
</operation>

<operation id="2592" st_id="19" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1366  %p_024_27 = call fastcc i14 @relu(i14 %norm_V_0_28, i11 %relu_shiftx_V160_loa, i11 %relu_shifty_V191_loa, i11 %relu_weights_V222_lo)

]]></Node>
<StgValue><ssdm name="p_024_27"/></StgValue>
</operation>

<operation id="2593" st_id="19" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1404  %norm_V_0_29 = call fastcc i14 @batch_norm(i8 %sum0_V_0_28, i11 %bn_weights_V99_load, i11 %bn_bias_V130_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_29"/></StgValue>
</operation>

<operation id="2594" st_id="19" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1408  %p_024_28 = call fastcc i14 @relu(i14 %norm_V_0_29, i11 %relu_shiftx_V161_loa, i11 %relu_shifty_V192_loa, i11 %relu_weights_V223_lo)

]]></Node>
<StgValue><ssdm name="p_024_28"/></StgValue>
</operation>

<operation id="2595" st_id="19" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1446  %norm_V_0_30 = call fastcc i14 @batch_norm(i8 %sum0_V_0_29, i11 %bn_weights_V100_load, i11 %bn_bias_V131_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_30"/></StgValue>
</operation>

<operation id="2596" st_id="19" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1450  %p_024_29 = call fastcc i14 @relu(i14 %norm_V_0_30, i11 %relu_shiftx_V162_loa, i11 %relu_shifty_V193_loa, i11 %relu_weights_V224_lo)

]]></Node>
<StgValue><ssdm name="p_024_29"/></StgValue>
</operation>

<operation id="2597" st_id="19" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_16:1488  %norm_V_0_s = call fastcc i14 @batch_norm(i8 %sum0_V_0_30, i11 %bn_weights_V101_load, i11 %bn_bias_V132_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_s"/></StgValue>
</operation>

<operation id="2598" st_id="19" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1492  %p_024_30 = call fastcc i14 @relu(i14 %norm_V_0_s, i11 %relu_shiftx_V163_loa, i11 %relu_shifty_V194_loa, i11 %relu_weights_V225_lo)

]]></Node>
<StgValue><ssdm name="p_024_30"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2599" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:199  store i14 %select_ln340_324, i14* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2600" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:241  store i14 %select_ln340_325, i14* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2601" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:283  store i14 %select_ln340_326, i14* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2602" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:325  store i14 %select_ln340_327, i14* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2603" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:367  store i14 %select_ln340_328, i14* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2604" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:409  store i14 %select_ln340_329, i14* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2605" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:451  store i14 %select_ln340_330, i14* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2606" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:478  %p_024_7 = call fastcc i14 @relu(i14 %norm_V_0_7, i11 %relu_shiftx_V139_loa, i11 %relu_shifty_V170_loa, i11 %relu_weights_V201_lo)

]]></Node>
<StgValue><ssdm name="p_024_7"/></StgValue>
</operation>

<operation id="2607" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:479  %sext_ln703_203 = sext i14 %top_7_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_203"/></StgValue>
</operation>

<operation id="2608" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:480  %sext_ln703_204 = sext i14 %p_024_7 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_204"/></StgValue>
</operation>

<operation id="2609" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:481  %add_ln1192_166 = add nsw i15 %sext_ln703_204, %sext_ln703_203

]]></Node>
<StgValue><ssdm name="add_ln1192_166"/></StgValue>
</operation>

<operation id="2610" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:482  %tmp_787 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_166, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="2611" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:483  %add_ln703_164 = add i14 %top_7_V_load, %p_024_7

]]></Node>
<StgValue><ssdm name="add_ln703_164"/></StgValue>
</operation>

<operation id="2612" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:484  %tmp_788 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_164, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="2613" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:485  %xor_ln786_7 = xor i1 %tmp_788, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="2614" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:486  %and_ln786_264 = and i1 %tmp_787, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="and_ln786_264"/></StgValue>
</operation>

<operation id="2615" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:487  %xor_ln340_250 = xor i1 %tmp_787, %tmp_788

]]></Node>
<StgValue><ssdm name="xor_ln340_250"/></StgValue>
</operation>

<operation id="2616" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:488  %xor_ln340_7 = xor i1 %tmp_787, true

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="2617" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:489  %or_ln340_358 = or i1 %tmp_788, %xor_ln340_7

]]></Node>
<StgValue><ssdm name="or_ln340_358"/></StgValue>
</operation>

<operation id="2618" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:490  %select_ln340_7 = select i1 %xor_ln340_250, i14 8191, i14 %add_ln703_164

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="2619" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:491  %select_ln388_7 = select i1 %and_ln786_264, i14 -8192, i14 %add_ln703_164

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="2620" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:492  %select_ln340_331 = select i1 %or_ln340_358, i14 %select_ln340_7, i14 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_331"/></StgValue>
</operation>

<operation id="2621" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:520  %p_024_8 = call fastcc i14 @relu(i14 %norm_V_0_8, i11 %relu_shiftx_V140_loa, i11 %relu_shifty_V171_loa, i11 %relu_weights_V202_lo)

]]></Node>
<StgValue><ssdm name="p_024_8"/></StgValue>
</operation>

<operation id="2622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:521  %sext_ln703_205 = sext i14 %top_8_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_205"/></StgValue>
</operation>

<operation id="2623" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:522  %sext_ln703_206 = sext i14 %p_024_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_206"/></StgValue>
</operation>

<operation id="2624" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:523  %add_ln1192_167 = add nsw i15 %sext_ln703_206, %sext_ln703_205

]]></Node>
<StgValue><ssdm name="add_ln1192_167"/></StgValue>
</operation>

<operation id="2625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:524  %tmp_789 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_167, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="2626" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:525  %add_ln703_165 = add i14 %top_8_V_load, %p_024_8

]]></Node>
<StgValue><ssdm name="add_ln703_165"/></StgValue>
</operation>

<operation id="2627" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:526  %tmp_790 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_165, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="2628" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:527  %xor_ln786_8 = xor i1 %tmp_790, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="2629" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:528  %and_ln786_265 = and i1 %tmp_789, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="and_ln786_265"/></StgValue>
</operation>

<operation id="2630" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:529  %xor_ln340_251 = xor i1 %tmp_789, %tmp_790

]]></Node>
<StgValue><ssdm name="xor_ln340_251"/></StgValue>
</operation>

<operation id="2631" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:530  %xor_ln340_8 = xor i1 %tmp_789, true

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="2632" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:531  %or_ln340_359 = or i1 %tmp_790, %xor_ln340_8

]]></Node>
<StgValue><ssdm name="or_ln340_359"/></StgValue>
</operation>

<operation id="2633" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:532  %select_ln340_8 = select i1 %xor_ln340_251, i14 8191, i14 %add_ln703_165

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="2634" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:533  %select_ln388_8 = select i1 %and_ln786_265, i14 -8192, i14 %add_ln703_165

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="2635" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:534  %select_ln340_332 = select i1 %or_ln340_359, i14 %select_ln340_8, i14 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_332"/></StgValue>
</operation>

<operation id="2636" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:562  %p_024_9 = call fastcc i14 @relu(i14 %norm_V_0_9, i11 %relu_shiftx_V141_loa, i11 %relu_shifty_V172_loa, i11 %relu_weights_V203_lo)

]]></Node>
<StgValue><ssdm name="p_024_9"/></StgValue>
</operation>

<operation id="2637" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:563  %sext_ln703_207 = sext i14 %top_9_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_207"/></StgValue>
</operation>

<operation id="2638" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:564  %sext_ln703_208 = sext i14 %p_024_9 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_208"/></StgValue>
</operation>

<operation id="2639" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:565  %add_ln1192_168 = add nsw i15 %sext_ln703_208, %sext_ln703_207

]]></Node>
<StgValue><ssdm name="add_ln1192_168"/></StgValue>
</operation>

<operation id="2640" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:566  %tmp_791 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_168, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="2641" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:567  %add_ln703_166 = add i14 %top_9_V_load, %p_024_9

]]></Node>
<StgValue><ssdm name="add_ln703_166"/></StgValue>
</operation>

<operation id="2642" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:568  %tmp_792 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_166, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="2643" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:569  %xor_ln786_9 = xor i1 %tmp_792, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="2644" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:570  %and_ln786_266 = and i1 %tmp_791, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="and_ln786_266"/></StgValue>
</operation>

<operation id="2645" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:571  %xor_ln340_252 = xor i1 %tmp_791, %tmp_792

]]></Node>
<StgValue><ssdm name="xor_ln340_252"/></StgValue>
</operation>

<operation id="2646" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:572  %xor_ln340_9 = xor i1 %tmp_791, true

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="2647" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:573  %or_ln340_360 = or i1 %tmp_792, %xor_ln340_9

]]></Node>
<StgValue><ssdm name="or_ln340_360"/></StgValue>
</operation>

<operation id="2648" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:574  %select_ln340_9 = select i1 %xor_ln340_252, i14 8191, i14 %add_ln703_166

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="2649" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:575  %select_ln388_9 = select i1 %and_ln786_266, i14 -8192, i14 %add_ln703_166

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="2650" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:576  %select_ln340_333 = select i1 %or_ln340_360, i14 %select_ln340_9, i14 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_333"/></StgValue>
</operation>

<operation id="2651" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:604  %p_024_s = call fastcc i14 @relu(i14 %norm_V_0_10, i11 %relu_shiftx_V142_loa, i11 %relu_shifty_V173_loa, i11 %relu_weights_V204_lo)

]]></Node>
<StgValue><ssdm name="p_024_s"/></StgValue>
</operation>

<operation id="2652" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:605  %sext_ln703_209 = sext i14 %top_10_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_209"/></StgValue>
</operation>

<operation id="2653" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:606  %sext_ln703_210 = sext i14 %p_024_s to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_210"/></StgValue>
</operation>

<operation id="2654" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:607  %add_ln1192_169 = add nsw i15 %sext_ln703_210, %sext_ln703_209

]]></Node>
<StgValue><ssdm name="add_ln1192_169"/></StgValue>
</operation>

<operation id="2655" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:608  %tmp_793 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_169, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="2656" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:609  %add_ln703_167 = add i14 %top_10_V_load, %p_024_s

]]></Node>
<StgValue><ssdm name="add_ln703_167"/></StgValue>
</operation>

<operation id="2657" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:610  %tmp_794 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_167, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="2658" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:611  %xor_ln786_10 = xor i1 %tmp_794, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="2659" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:612  %and_ln786_267 = and i1 %tmp_793, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="and_ln786_267"/></StgValue>
</operation>

<operation id="2660" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:613  %xor_ln340_253 = xor i1 %tmp_793, %tmp_794

]]></Node>
<StgValue><ssdm name="xor_ln340_253"/></StgValue>
</operation>

<operation id="2661" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:614  %xor_ln340_10 = xor i1 %tmp_793, true

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="2662" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:615  %or_ln340_361 = or i1 %tmp_794, %xor_ln340_10

]]></Node>
<StgValue><ssdm name="or_ln340_361"/></StgValue>
</operation>

<operation id="2663" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:616  %select_ln340_10 = select i1 %xor_ln340_253, i14 8191, i14 %add_ln703_167

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="2664" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:617  %select_ln388_10 = select i1 %and_ln786_267, i14 -8192, i14 %add_ln703_167

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="2665" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:618  %select_ln340_334 = select i1 %or_ln340_361, i14 %select_ln340_10, i14 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_334"/></StgValue>
</operation>

<operation id="2666" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:646  %p_024_10 = call fastcc i14 @relu(i14 %norm_V_0_11, i11 %relu_shiftx_V143_loa, i11 %relu_shifty_V174_loa, i11 %relu_weights_V205_lo)

]]></Node>
<StgValue><ssdm name="p_024_10"/></StgValue>
</operation>

<operation id="2667" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:647  %sext_ln703_211 = sext i14 %top_11_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_211"/></StgValue>
</operation>

<operation id="2668" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:648  %sext_ln703_212 = sext i14 %p_024_10 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_212"/></StgValue>
</operation>

<operation id="2669" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:649  %add_ln1192_170 = add nsw i15 %sext_ln703_212, %sext_ln703_211

]]></Node>
<StgValue><ssdm name="add_ln1192_170"/></StgValue>
</operation>

<operation id="2670" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:650  %tmp_795 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_170, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="2671" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:651  %add_ln703_168 = add i14 %top_11_V_load, %p_024_10

]]></Node>
<StgValue><ssdm name="add_ln703_168"/></StgValue>
</operation>

<operation id="2672" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:652  %tmp_796 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_168, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="2673" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:653  %xor_ln786_11 = xor i1 %tmp_796, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="2674" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:654  %and_ln786_268 = and i1 %tmp_795, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="and_ln786_268"/></StgValue>
</operation>

<operation id="2675" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:655  %xor_ln340_254 = xor i1 %tmp_795, %tmp_796

]]></Node>
<StgValue><ssdm name="xor_ln340_254"/></StgValue>
</operation>

<operation id="2676" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:656  %xor_ln340_11 = xor i1 %tmp_795, true

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="2677" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:657  %or_ln340_362 = or i1 %tmp_796, %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_362"/></StgValue>
</operation>

<operation id="2678" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:658  %select_ln340_11 = select i1 %xor_ln340_254, i14 8191, i14 %add_ln703_168

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="2679" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:659  %select_ln388_11 = select i1 %and_ln786_268, i14 -8192, i14 %add_ln703_168

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="2680" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:660  %select_ln340_335 = select i1 %or_ln340_362, i14 %select_ln340_11, i14 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_335"/></StgValue>
</operation>

<operation id="2681" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:688  %p_024_11 = call fastcc i14 @relu(i14 %norm_V_0_12, i11 %relu_shiftx_V144_loa, i11 %relu_shifty_V175_loa, i11 %relu_weights_V206_lo)

]]></Node>
<StgValue><ssdm name="p_024_11"/></StgValue>
</operation>

<operation id="2682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:689  %sext_ln703_213 = sext i14 %top_12_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_213"/></StgValue>
</operation>

<operation id="2683" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:690  %sext_ln703_214 = sext i14 %p_024_11 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_214"/></StgValue>
</operation>

<operation id="2684" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:691  %add_ln1192_171 = add nsw i15 %sext_ln703_214, %sext_ln703_213

]]></Node>
<StgValue><ssdm name="add_ln1192_171"/></StgValue>
</operation>

<operation id="2685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:692  %tmp_797 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_171, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="2686" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:693  %add_ln703_169 = add i14 %top_12_V_load, %p_024_11

]]></Node>
<StgValue><ssdm name="add_ln703_169"/></StgValue>
</operation>

<operation id="2687" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:694  %tmp_798 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_169, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="2688" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:695  %xor_ln786_12 = xor i1 %tmp_798, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="2689" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:696  %and_ln786_269 = and i1 %tmp_797, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="and_ln786_269"/></StgValue>
</operation>

<operation id="2690" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:697  %xor_ln340_255 = xor i1 %tmp_797, %tmp_798

]]></Node>
<StgValue><ssdm name="xor_ln340_255"/></StgValue>
</operation>

<operation id="2691" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:698  %xor_ln340_12 = xor i1 %tmp_797, true

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="2692" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:699  %or_ln340_363 = or i1 %tmp_798, %xor_ln340_12

]]></Node>
<StgValue><ssdm name="or_ln340_363"/></StgValue>
</operation>

<operation id="2693" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:700  %select_ln340_12 = select i1 %xor_ln340_255, i14 8191, i14 %add_ln703_169

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="2694" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:701  %select_ln388_12 = select i1 %and_ln786_269, i14 -8192, i14 %add_ln703_169

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="2695" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:702  %select_ln340_336 = select i1 %or_ln340_363, i14 %select_ln340_12, i14 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_336"/></StgValue>
</operation>

<operation id="2696" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:730  %p_024_12 = call fastcc i14 @relu(i14 %norm_V_0_13, i11 %relu_shiftx_V145_loa, i11 %relu_shifty_V176_loa, i11 %relu_weights_V207_lo)

]]></Node>
<StgValue><ssdm name="p_024_12"/></StgValue>
</operation>

<operation id="2697" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:731  %sext_ln703_215 = sext i14 %top_13_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_215"/></StgValue>
</operation>

<operation id="2698" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:732  %sext_ln703_216 = sext i14 %p_024_12 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_216"/></StgValue>
</operation>

<operation id="2699" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:733  %add_ln1192_172 = add nsw i15 %sext_ln703_216, %sext_ln703_215

]]></Node>
<StgValue><ssdm name="add_ln1192_172"/></StgValue>
</operation>

<operation id="2700" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:734  %tmp_799 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_172, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="2701" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:735  %add_ln703_170 = add i14 %top_13_V_load, %p_024_12

]]></Node>
<StgValue><ssdm name="add_ln703_170"/></StgValue>
</operation>

<operation id="2702" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:736  %tmp_800 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_170, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="2703" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:737  %xor_ln786_13 = xor i1 %tmp_800, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="2704" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:738  %and_ln786_270 = and i1 %tmp_799, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="and_ln786_270"/></StgValue>
</operation>

<operation id="2705" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:739  %xor_ln340_256 = xor i1 %tmp_799, %tmp_800

]]></Node>
<StgValue><ssdm name="xor_ln340_256"/></StgValue>
</operation>

<operation id="2706" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:740  %xor_ln340_13 = xor i1 %tmp_799, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="2707" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:741  %or_ln340_364 = or i1 %tmp_800, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_364"/></StgValue>
</operation>

<operation id="2708" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:742  %select_ln340_13 = select i1 %xor_ln340_256, i14 8191, i14 %add_ln703_170

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="2709" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:743  %select_ln388_13 = select i1 %and_ln786_270, i14 -8192, i14 %add_ln703_170

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="2710" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:744  %select_ln340_337 = select i1 %or_ln340_364, i14 %select_ln340_13, i14 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_337"/></StgValue>
</operation>

<operation id="2711" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:772  %p_024_13 = call fastcc i14 @relu(i14 %norm_V_0_14, i11 %relu_shiftx_V146_loa, i11 %relu_shifty_V177_loa, i11 %relu_weights_V208_lo)

]]></Node>
<StgValue><ssdm name="p_024_13"/></StgValue>
</operation>

<operation id="2712" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:814  %p_024_14 = call fastcc i14 @relu(i14 %norm_V_0_15, i11 %relu_shiftx_V147_loa, i11 %relu_shifty_V178_loa, i11 %relu_weights_V209_lo)

]]></Node>
<StgValue><ssdm name="p_024_14"/></StgValue>
</operation>

<operation id="2713" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:856  %p_024_15 = call fastcc i14 @relu(i14 %norm_V_0_16, i11 %relu_shiftx_V148_loa, i11 %relu_shifty_V179_loa, i11 %relu_weights_V210_lo)

]]></Node>
<StgValue><ssdm name="p_024_15"/></StgValue>
</operation>

<operation id="2714" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:898  %p_024_16 = call fastcc i14 @relu(i14 %norm_V_0_17, i11 %relu_shiftx_V149_loa, i11 %relu_shifty_V180_loa, i11 %relu_weights_V211_lo)

]]></Node>
<StgValue><ssdm name="p_024_16"/></StgValue>
</operation>

<operation id="2715" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:946  %p_024_17 = call fastcc i14 @relu(i14 %norm_V_0_18, i11 %relu_shiftx_V150_loa, i11 %relu_shifty_V181_loa, i11 %relu_weights_V212_lo)

]]></Node>
<StgValue><ssdm name="p_024_17"/></StgValue>
</operation>

<operation id="2716" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:988  %p_024_18 = call fastcc i14 @relu(i14 %norm_V_0_19, i11 %relu_shiftx_V151_loa, i11 %relu_shifty_V182_loa, i11 %relu_weights_V213_lo)

]]></Node>
<StgValue><ssdm name="p_024_18"/></StgValue>
</operation>

<operation id="2717" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1030  %p_024_19 = call fastcc i14 @relu(i14 %norm_V_0_20, i11 %relu_shiftx_V152_loa, i11 %relu_shifty_V183_loa, i11 %relu_weights_V214_lo)

]]></Node>
<StgValue><ssdm name="p_024_19"/></StgValue>
</operation>

<operation id="2718" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1046  %top_21_V_load = load i14* %top_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_21_V_load"/></StgValue>
</operation>

<operation id="2719" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1072  %p_024_20 = call fastcc i14 @relu(i14 %norm_V_0_21, i11 %relu_shiftx_V153_loa, i11 %relu_shifty_V184_loa, i11 %relu_weights_V215_lo)

]]></Node>
<StgValue><ssdm name="p_024_20"/></StgValue>
</operation>

<operation id="2720" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1088  %top_22_V_load = load i14* %top_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_22_V_load"/></StgValue>
</operation>

<operation id="2721" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1114  %p_024_21 = call fastcc i14 @relu(i14 %norm_V_0_22, i11 %relu_shiftx_V154_loa, i11 %relu_shifty_V185_loa, i11 %relu_weights_V216_lo)

]]></Node>
<StgValue><ssdm name="p_024_21"/></StgValue>
</operation>

<operation id="2722" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1130  %top_23_V_load = load i14* %top_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_23_V_load"/></StgValue>
</operation>

<operation id="2723" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1156  %p_024_22 = call fastcc i14 @relu(i14 %norm_V_0_23, i11 %relu_shiftx_V155_loa, i11 %relu_shifty_V186_loa, i11 %relu_weights_V217_lo)

]]></Node>
<StgValue><ssdm name="p_024_22"/></StgValue>
</operation>

<operation id="2724" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1172  %top_24_V_load = load i14* %top_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_24_V_load"/></StgValue>
</operation>

<operation id="2725" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1198  %p_024_23 = call fastcc i14 @relu(i14 %norm_V_0_24, i11 %relu_shiftx_V156_loa, i11 %relu_shifty_V187_loa, i11 %relu_weights_V218_lo)

]]></Node>
<StgValue><ssdm name="p_024_23"/></StgValue>
</operation>

<operation id="2726" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1214  %top_25_V_load = load i14* %top_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_25_V_load"/></StgValue>
</operation>

<operation id="2727" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1240  %p_024_24 = call fastcc i14 @relu(i14 %norm_V_0_25, i11 %relu_shiftx_V157_loa, i11 %relu_shifty_V188_loa, i11 %relu_weights_V219_lo)

]]></Node>
<StgValue><ssdm name="p_024_24"/></StgValue>
</operation>

<operation id="2728" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1256  %top_26_V_load = load i14* %top_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_26_V_load"/></StgValue>
</operation>

<operation id="2729" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1282  %p_024_25 = call fastcc i14 @relu(i14 %norm_V_0_26, i11 %relu_shiftx_V158_loa, i11 %relu_shifty_V189_loa, i11 %relu_weights_V220_lo)

]]></Node>
<StgValue><ssdm name="p_024_25"/></StgValue>
</operation>

<operation id="2730" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1298  %top_27_V_load = load i14* %top_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_27_V_load"/></StgValue>
</operation>

<operation id="2731" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1324  %p_024_26 = call fastcc i14 @relu(i14 %norm_V_0_27, i11 %relu_shiftx_V159_loa, i11 %relu_shifty_V190_loa, i11 %relu_weights_V221_lo)

]]></Node>
<StgValue><ssdm name="p_024_26"/></StgValue>
</operation>

<operation id="2732" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1340  %top_28_V_load = load i14* %top_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_28_V_load"/></StgValue>
</operation>

<operation id="2733" st_id="20" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1366  %p_024_27 = call fastcc i14 @relu(i14 %norm_V_0_28, i11 %relu_shiftx_V160_loa, i11 %relu_shifty_V191_loa, i11 %relu_weights_V222_lo)

]]></Node>
<StgValue><ssdm name="p_024_27"/></StgValue>
</operation>

<operation id="2734" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1382  %top_29_V_load = load i14* %top_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_29_V_load"/></StgValue>
</operation>

<operation id="2735" st_id="20" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1408  %p_024_28 = call fastcc i14 @relu(i14 %norm_V_0_29, i11 %relu_shiftx_V161_loa, i11 %relu_shifty_V192_loa, i11 %relu_weights_V223_lo)

]]></Node>
<StgValue><ssdm name="p_024_28"/></StgValue>
</operation>

<operation id="2736" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1424  %top_30_V_load = load i14* %top_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_30_V_load"/></StgValue>
</operation>

<operation id="2737" st_id="20" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1450  %p_024_29 = call fastcc i14 @relu(i14 %norm_V_0_30, i11 %relu_shiftx_V162_loa, i11 %relu_shifty_V193_loa, i11 %relu_weights_V224_lo)

]]></Node>
<StgValue><ssdm name="p_024_29"/></StgValue>
</operation>

<operation id="2738" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1466  %top_31_V_load = load i14* %top_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_31_V_load"/></StgValue>
</operation>

<operation id="2739" st_id="20" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1492  %p_024_30 = call fastcc i14 @relu(i14 %norm_V_0_s, i11 %relu_shiftx_V163_loa, i11 %relu_shifty_V194_loa, i11 %relu_weights_V225_lo)

]]></Node>
<StgValue><ssdm name="p_024_30"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2740" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:493  store i14 %select_ln340_331, i14* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2741" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:535  store i14 %select_ln340_332, i14* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2742" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:577  store i14 %select_ln340_333, i14* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2743" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:619  store i14 %select_ln340_334, i14* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2744" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:661  store i14 %select_ln340_335, i14* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2745" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:703  store i14 %select_ln340_336, i14* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2746" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:745  store i14 %select_ln340_337, i14* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2747" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:772  %p_024_13 = call fastcc i14 @relu(i14 %norm_V_0_14, i11 %relu_shiftx_V146_loa, i11 %relu_shifty_V177_loa, i11 %relu_weights_V208_lo)

]]></Node>
<StgValue><ssdm name="p_024_13"/></StgValue>
</operation>

<operation id="2748" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:773  %sext_ln703_217 = sext i14 %top_14_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_217"/></StgValue>
</operation>

<operation id="2749" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:774  %sext_ln703_218 = sext i14 %p_024_13 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_218"/></StgValue>
</operation>

<operation id="2750" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:775  %add_ln1192_173 = add nsw i15 %sext_ln703_218, %sext_ln703_217

]]></Node>
<StgValue><ssdm name="add_ln1192_173"/></StgValue>
</operation>

<operation id="2751" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:776  %tmp_801 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_173, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="2752" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:777  %add_ln703_171 = add i14 %top_14_V_load, %p_024_13

]]></Node>
<StgValue><ssdm name="add_ln703_171"/></StgValue>
</operation>

<operation id="2753" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:778  %tmp_802 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_171, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="2754" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:779  %xor_ln786_14 = xor i1 %tmp_802, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="2755" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:780  %and_ln786_271 = and i1 %tmp_801, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="and_ln786_271"/></StgValue>
</operation>

<operation id="2756" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:781  %xor_ln340_257 = xor i1 %tmp_801, %tmp_802

]]></Node>
<StgValue><ssdm name="xor_ln340_257"/></StgValue>
</operation>

<operation id="2757" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:782  %xor_ln340_14 = xor i1 %tmp_801, true

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="2758" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:783  %or_ln340_365 = or i1 %tmp_802, %xor_ln340_14

]]></Node>
<StgValue><ssdm name="or_ln340_365"/></StgValue>
</operation>

<operation id="2759" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:784  %select_ln340_14 = select i1 %xor_ln340_257, i14 8191, i14 %add_ln703_171

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="2760" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:785  %select_ln388_14 = select i1 %and_ln786_271, i14 -8192, i14 %add_ln703_171

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="2761" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:786  %select_ln340_338 = select i1 %or_ln340_365, i14 %select_ln340_14, i14 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_338"/></StgValue>
</operation>

<operation id="2762" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:814  %p_024_14 = call fastcc i14 @relu(i14 %norm_V_0_15, i11 %relu_shiftx_V147_loa, i11 %relu_shifty_V178_loa, i11 %relu_weights_V209_lo)

]]></Node>
<StgValue><ssdm name="p_024_14"/></StgValue>
</operation>

<operation id="2763" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:815  %sext_ln703_219 = sext i14 %top_15_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_219"/></StgValue>
</operation>

<operation id="2764" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:816  %sext_ln703_220 = sext i14 %p_024_14 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_220"/></StgValue>
</operation>

<operation id="2765" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:817  %add_ln1192_174 = add nsw i15 %sext_ln703_220, %sext_ln703_219

]]></Node>
<StgValue><ssdm name="add_ln1192_174"/></StgValue>
</operation>

<operation id="2766" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:818  %tmp_803 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_174, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="2767" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:819  %add_ln703_172 = add i14 %top_15_V_load, %p_024_14

]]></Node>
<StgValue><ssdm name="add_ln703_172"/></StgValue>
</operation>

<operation id="2768" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:820  %tmp_804 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_172, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="2769" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:821  %xor_ln786_15 = xor i1 %tmp_804, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="2770" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:822  %and_ln786_272 = and i1 %tmp_803, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="and_ln786_272"/></StgValue>
</operation>

<operation id="2771" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:823  %xor_ln340_258 = xor i1 %tmp_803, %tmp_804

]]></Node>
<StgValue><ssdm name="xor_ln340_258"/></StgValue>
</operation>

<operation id="2772" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:824  %xor_ln340_15 = xor i1 %tmp_803, true

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="2773" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:825  %or_ln340_366 = or i1 %tmp_804, %xor_ln340_15

]]></Node>
<StgValue><ssdm name="or_ln340_366"/></StgValue>
</operation>

<operation id="2774" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:826  %select_ln340_15 = select i1 %xor_ln340_258, i14 8191, i14 %add_ln703_172

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="2775" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:827  %select_ln388_15 = select i1 %and_ln786_272, i14 -8192, i14 %add_ln703_172

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="2776" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:828  %select_ln340_339 = select i1 %or_ln340_366, i14 %select_ln340_15, i14 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_339"/></StgValue>
</operation>

<operation id="2777" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:856  %p_024_15 = call fastcc i14 @relu(i14 %norm_V_0_16, i11 %relu_shiftx_V148_loa, i11 %relu_shifty_V179_loa, i11 %relu_weights_V210_lo)

]]></Node>
<StgValue><ssdm name="p_024_15"/></StgValue>
</operation>

<operation id="2778" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:857  %sext_ln703_221 = sext i14 %top_16_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_221"/></StgValue>
</operation>

<operation id="2779" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:858  %sext_ln703_222 = sext i14 %p_024_15 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_222"/></StgValue>
</operation>

<operation id="2780" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:859  %add_ln1192_175 = add nsw i15 %sext_ln703_222, %sext_ln703_221

]]></Node>
<StgValue><ssdm name="add_ln1192_175"/></StgValue>
</operation>

<operation id="2781" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:860  %tmp_805 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_175, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="2782" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:861  %add_ln703_173 = add i14 %top_16_V_load, %p_024_15

]]></Node>
<StgValue><ssdm name="add_ln703_173"/></StgValue>
</operation>

<operation id="2783" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:862  %tmp_806 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_173, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="2784" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:863  %xor_ln786_16 = xor i1 %tmp_806, true

]]></Node>
<StgValue><ssdm name="xor_ln786_16"/></StgValue>
</operation>

<operation id="2785" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:864  %and_ln786_273 = and i1 %tmp_805, %xor_ln786_16

]]></Node>
<StgValue><ssdm name="and_ln786_273"/></StgValue>
</operation>

<operation id="2786" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:865  %xor_ln340_259 = xor i1 %tmp_805, %tmp_806

]]></Node>
<StgValue><ssdm name="xor_ln340_259"/></StgValue>
</operation>

<operation id="2787" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:866  %xor_ln340_16 = xor i1 %tmp_805, true

]]></Node>
<StgValue><ssdm name="xor_ln340_16"/></StgValue>
</operation>

<operation id="2788" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:867  %or_ln340_367 = or i1 %tmp_806, %xor_ln340_16

]]></Node>
<StgValue><ssdm name="or_ln340_367"/></StgValue>
</operation>

<operation id="2789" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:868  %select_ln340_16 = select i1 %xor_ln340_259, i14 8191, i14 %add_ln703_173

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="2790" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:869  %select_ln388_16 = select i1 %and_ln786_273, i14 -8192, i14 %add_ln703_173

]]></Node>
<StgValue><ssdm name="select_ln388_16"/></StgValue>
</operation>

<operation id="2791" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:870  %select_ln340_340 = select i1 %or_ln340_367, i14 %select_ln340_16, i14 %select_ln388_16

]]></Node>
<StgValue><ssdm name="select_ln340_340"/></StgValue>
</operation>

<operation id="2792" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:898  %p_024_16 = call fastcc i14 @relu(i14 %norm_V_0_17, i11 %relu_shiftx_V149_loa, i11 %relu_shifty_V180_loa, i11 %relu_weights_V211_lo)

]]></Node>
<StgValue><ssdm name="p_024_16"/></StgValue>
</operation>

<operation id="2793" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:899  %sext_ln703_223 = sext i14 %top_17_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_223"/></StgValue>
</operation>

<operation id="2794" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:900  %sext_ln703_224 = sext i14 %p_024_16 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_224"/></StgValue>
</operation>

<operation id="2795" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:901  %add_ln1192_176 = add nsw i15 %sext_ln703_224, %sext_ln703_223

]]></Node>
<StgValue><ssdm name="add_ln1192_176"/></StgValue>
</operation>

<operation id="2796" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:902  %tmp_807 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_176, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="2797" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:903  %add_ln703_174 = add i14 %top_17_V_load, %p_024_16

]]></Node>
<StgValue><ssdm name="add_ln703_174"/></StgValue>
</operation>

<operation id="2798" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:904  %tmp_808 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_174, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="2799" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:905  %xor_ln786_17 = xor i1 %tmp_808, true

]]></Node>
<StgValue><ssdm name="xor_ln786_17"/></StgValue>
</operation>

<operation id="2800" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:906  %and_ln786_274 = and i1 %tmp_807, %xor_ln786_17

]]></Node>
<StgValue><ssdm name="and_ln786_274"/></StgValue>
</operation>

<operation id="2801" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:907  %xor_ln340_260 = xor i1 %tmp_807, %tmp_808

]]></Node>
<StgValue><ssdm name="xor_ln340_260"/></StgValue>
</operation>

<operation id="2802" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:908  %xor_ln340_17 = xor i1 %tmp_807, true

]]></Node>
<StgValue><ssdm name="xor_ln340_17"/></StgValue>
</operation>

<operation id="2803" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:909  %or_ln340_368 = or i1 %tmp_808, %xor_ln340_17

]]></Node>
<StgValue><ssdm name="or_ln340_368"/></StgValue>
</operation>

<operation id="2804" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:910  %select_ln340_17 = select i1 %xor_ln340_260, i14 8191, i14 %add_ln703_174

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="2805" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:911  %select_ln388_17 = select i1 %and_ln786_274, i14 -8192, i14 %add_ln703_174

]]></Node>
<StgValue><ssdm name="select_ln388_17"/></StgValue>
</operation>

<operation id="2806" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:912  %select_ln340_341 = select i1 %or_ln340_368, i14 %select_ln340_17, i14 %select_ln388_17

]]></Node>
<StgValue><ssdm name="select_ln340_341"/></StgValue>
</operation>

<operation id="2807" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:946  %p_024_17 = call fastcc i14 @relu(i14 %norm_V_0_18, i11 %relu_shiftx_V150_loa, i11 %relu_shifty_V181_loa, i11 %relu_weights_V212_lo)

]]></Node>
<StgValue><ssdm name="p_024_17"/></StgValue>
</operation>

<operation id="2808" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:947  %sext_ln703_225 = sext i14 %top_18_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_225"/></StgValue>
</operation>

<operation id="2809" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:948  %sext_ln703_226 = sext i14 %p_024_17 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_226"/></StgValue>
</operation>

<operation id="2810" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:949  %add_ln1192_177 = add nsw i15 %sext_ln703_226, %sext_ln703_225

]]></Node>
<StgValue><ssdm name="add_ln1192_177"/></StgValue>
</operation>

<operation id="2811" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:950  %tmp_809 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_177, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="2812" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:951  %add_ln703_175 = add i14 %top_18_V_load, %p_024_17

]]></Node>
<StgValue><ssdm name="add_ln703_175"/></StgValue>
</operation>

<operation id="2813" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:952  %tmp_810 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_175, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="2814" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:953  %xor_ln786_18 = xor i1 %tmp_810, true

]]></Node>
<StgValue><ssdm name="xor_ln786_18"/></StgValue>
</operation>

<operation id="2815" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:954  %and_ln786_275 = and i1 %tmp_809, %xor_ln786_18

]]></Node>
<StgValue><ssdm name="and_ln786_275"/></StgValue>
</operation>

<operation id="2816" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:955  %xor_ln340_261 = xor i1 %tmp_809, %tmp_810

]]></Node>
<StgValue><ssdm name="xor_ln340_261"/></StgValue>
</operation>

<operation id="2817" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:956  %xor_ln340_18 = xor i1 %tmp_809, true

]]></Node>
<StgValue><ssdm name="xor_ln340_18"/></StgValue>
</operation>

<operation id="2818" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:957  %or_ln340_369 = or i1 %tmp_810, %xor_ln340_18

]]></Node>
<StgValue><ssdm name="or_ln340_369"/></StgValue>
</operation>

<operation id="2819" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:958  %select_ln340_18 = select i1 %xor_ln340_261, i14 8191, i14 %add_ln703_175

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="2820" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:959  %select_ln388_18 = select i1 %and_ln786_275, i14 -8192, i14 %add_ln703_175

]]></Node>
<StgValue><ssdm name="select_ln388_18"/></StgValue>
</operation>

<operation id="2821" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:960  %select_ln340_342 = select i1 %or_ln340_369, i14 %select_ln340_18, i14 %select_ln388_18

]]></Node>
<StgValue><ssdm name="select_ln340_342"/></StgValue>
</operation>

<operation id="2822" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:988  %p_024_18 = call fastcc i14 @relu(i14 %norm_V_0_19, i11 %relu_shiftx_V151_loa, i11 %relu_shifty_V182_loa, i11 %relu_weights_V213_lo)

]]></Node>
<StgValue><ssdm name="p_024_18"/></StgValue>
</operation>

<operation id="2823" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:989  %sext_ln703_227 = sext i14 %top_19_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_227"/></StgValue>
</operation>

<operation id="2824" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:990  %sext_ln703_228 = sext i14 %p_024_18 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_228"/></StgValue>
</operation>

<operation id="2825" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:991  %add_ln1192_178 = add nsw i15 %sext_ln703_228, %sext_ln703_227

]]></Node>
<StgValue><ssdm name="add_ln1192_178"/></StgValue>
</operation>

<operation id="2826" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:992  %tmp_811 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_178, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="2827" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:993  %add_ln703_176 = add i14 %top_19_V_load, %p_024_18

]]></Node>
<StgValue><ssdm name="add_ln703_176"/></StgValue>
</operation>

<operation id="2828" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:994  %tmp_812 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_176, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="2829" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:995  %xor_ln786_19 = xor i1 %tmp_812, true

]]></Node>
<StgValue><ssdm name="xor_ln786_19"/></StgValue>
</operation>

<operation id="2830" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:996  %and_ln786_276 = and i1 %tmp_811, %xor_ln786_19

]]></Node>
<StgValue><ssdm name="and_ln786_276"/></StgValue>
</operation>

<operation id="2831" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:997  %xor_ln340_262 = xor i1 %tmp_811, %tmp_812

]]></Node>
<StgValue><ssdm name="xor_ln340_262"/></StgValue>
</operation>

<operation id="2832" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:998  %xor_ln340_19 = xor i1 %tmp_811, true

]]></Node>
<StgValue><ssdm name="xor_ln340_19"/></StgValue>
</operation>

<operation id="2833" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:999  %or_ln340_370 = or i1 %tmp_812, %xor_ln340_19

]]></Node>
<StgValue><ssdm name="or_ln340_370"/></StgValue>
</operation>

<operation id="2834" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1000  %select_ln340_19 = select i1 %xor_ln340_262, i14 8191, i14 %add_ln703_176

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="2835" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1001  %select_ln388_19 = select i1 %and_ln786_276, i14 -8192, i14 %add_ln703_176

]]></Node>
<StgValue><ssdm name="select_ln388_19"/></StgValue>
</operation>

<operation id="2836" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1002  %select_ln340_343 = select i1 %or_ln340_370, i14 %select_ln340_19, i14 %select_ln388_19

]]></Node>
<StgValue><ssdm name="select_ln340_343"/></StgValue>
</operation>

<operation id="2837" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1030  %p_024_19 = call fastcc i14 @relu(i14 %norm_V_0_20, i11 %relu_shiftx_V152_loa, i11 %relu_shifty_V183_loa, i11 %relu_weights_V214_lo)

]]></Node>
<StgValue><ssdm name="p_024_19"/></StgValue>
</operation>

<operation id="2838" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1031  %sext_ln703_229 = sext i14 %top_20_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_229"/></StgValue>
</operation>

<operation id="2839" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1032  %sext_ln703_230 = sext i14 %p_024_19 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_230"/></StgValue>
</operation>

<operation id="2840" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1033  %add_ln1192_179 = add nsw i15 %sext_ln703_230, %sext_ln703_229

]]></Node>
<StgValue><ssdm name="add_ln1192_179"/></StgValue>
</operation>

<operation id="2841" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1034  %tmp_813 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_179, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="2842" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1035  %add_ln703_177 = add i14 %top_20_V_load, %p_024_19

]]></Node>
<StgValue><ssdm name="add_ln703_177"/></StgValue>
</operation>

<operation id="2843" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1036  %tmp_814 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_177, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>

<operation id="2844" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1037  %xor_ln786_20 = xor i1 %tmp_814, true

]]></Node>
<StgValue><ssdm name="xor_ln786_20"/></StgValue>
</operation>

<operation id="2845" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1038  %and_ln786_277 = and i1 %tmp_813, %xor_ln786_20

]]></Node>
<StgValue><ssdm name="and_ln786_277"/></StgValue>
</operation>

<operation id="2846" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1039  %xor_ln340_263 = xor i1 %tmp_813, %tmp_814

]]></Node>
<StgValue><ssdm name="xor_ln340_263"/></StgValue>
</operation>

<operation id="2847" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1040  %xor_ln340_20 = xor i1 %tmp_813, true

]]></Node>
<StgValue><ssdm name="xor_ln340_20"/></StgValue>
</operation>

<operation id="2848" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1041  %or_ln340_371 = or i1 %tmp_814, %xor_ln340_20

]]></Node>
<StgValue><ssdm name="or_ln340_371"/></StgValue>
</operation>

<operation id="2849" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1042  %select_ln340_20 = select i1 %xor_ln340_263, i14 8191, i14 %add_ln703_177

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="2850" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1043  %select_ln388_20 = select i1 %and_ln786_277, i14 -8192, i14 %add_ln703_177

]]></Node>
<StgValue><ssdm name="select_ln388_20"/></StgValue>
</operation>

<operation id="2851" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1044  %select_ln340_344 = select i1 %or_ln340_371, i14 %select_ln340_20, i14 %select_ln388_20

]]></Node>
<StgValue><ssdm name="select_ln340_344"/></StgValue>
</operation>

<operation id="2852" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1072  %p_024_20 = call fastcc i14 @relu(i14 %norm_V_0_21, i11 %relu_shiftx_V153_loa, i11 %relu_shifty_V184_loa, i11 %relu_weights_V215_lo)

]]></Node>
<StgValue><ssdm name="p_024_20"/></StgValue>
</operation>

<operation id="2853" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1114  %p_024_21 = call fastcc i14 @relu(i14 %norm_V_0_22, i11 %relu_shiftx_V154_loa, i11 %relu_shifty_V185_loa, i11 %relu_weights_V216_lo)

]]></Node>
<StgValue><ssdm name="p_024_21"/></StgValue>
</operation>

<operation id="2854" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1156  %p_024_22 = call fastcc i14 @relu(i14 %norm_V_0_23, i11 %relu_shiftx_V155_loa, i11 %relu_shifty_V186_loa, i11 %relu_weights_V217_lo)

]]></Node>
<StgValue><ssdm name="p_024_22"/></StgValue>
</operation>

<operation id="2855" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1198  %p_024_23 = call fastcc i14 @relu(i14 %norm_V_0_24, i11 %relu_shiftx_V156_loa, i11 %relu_shifty_V187_loa, i11 %relu_weights_V218_lo)

]]></Node>
<StgValue><ssdm name="p_024_23"/></StgValue>
</operation>

<operation id="2856" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1240  %p_024_24 = call fastcc i14 @relu(i14 %norm_V_0_25, i11 %relu_shiftx_V157_loa, i11 %relu_shifty_V188_loa, i11 %relu_weights_V219_lo)

]]></Node>
<StgValue><ssdm name="p_024_24"/></StgValue>
</operation>

<operation id="2857" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1282  %p_024_25 = call fastcc i14 @relu(i14 %norm_V_0_26, i11 %relu_shiftx_V158_loa, i11 %relu_shifty_V189_loa, i11 %relu_weights_V220_lo)

]]></Node>
<StgValue><ssdm name="p_024_25"/></StgValue>
</operation>

<operation id="2858" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1324  %p_024_26 = call fastcc i14 @relu(i14 %norm_V_0_27, i11 %relu_shiftx_V159_loa, i11 %relu_shifty_V190_loa, i11 %relu_weights_V221_lo)

]]></Node>
<StgValue><ssdm name="p_024_26"/></StgValue>
</operation>

<operation id="2859" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1340  %top_28_V_load = load i14* %top_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_28_V_load"/></StgValue>
</operation>

<operation id="2860" st_id="21" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1366  %p_024_27 = call fastcc i14 @relu(i14 %norm_V_0_28, i11 %relu_shiftx_V160_loa, i11 %relu_shifty_V191_loa, i11 %relu_weights_V222_lo)

]]></Node>
<StgValue><ssdm name="p_024_27"/></StgValue>
</operation>

<operation id="2861" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1382  %top_29_V_load = load i14* %top_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_29_V_load"/></StgValue>
</operation>

<operation id="2862" st_id="21" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1408  %p_024_28 = call fastcc i14 @relu(i14 %norm_V_0_29, i11 %relu_shiftx_V161_loa, i11 %relu_shifty_V192_loa, i11 %relu_weights_V223_lo)

]]></Node>
<StgValue><ssdm name="p_024_28"/></StgValue>
</operation>

<operation id="2863" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1424  %top_30_V_load = load i14* %top_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_30_V_load"/></StgValue>
</operation>

<operation id="2864" st_id="21" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1450  %p_024_29 = call fastcc i14 @relu(i14 %norm_V_0_30, i11 %relu_shiftx_V162_loa, i11 %relu_shifty_V193_loa, i11 %relu_weights_V224_lo)

]]></Node>
<StgValue><ssdm name="p_024_29"/></StgValue>
</operation>

<operation id="2865" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="14" op_0_bw="7">
<![CDATA[
hls_label_16:1466  %top_31_V_load = load i14* %top_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_31_V_load"/></StgValue>
</operation>

<operation id="2866" st_id="21" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1492  %p_024_30 = call fastcc i14 @relu(i14 %norm_V_0_s, i11 %relu_shiftx_V163_loa, i11 %relu_shifty_V194_loa, i11 %relu_weights_V225_lo)

]]></Node>
<StgValue><ssdm name="p_024_30"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2867" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:787  store i14 %select_ln340_338, i14* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2868" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:829  store i14 %select_ln340_339, i14* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2869" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:871  store i14 %select_ln340_340, i14* %top_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2870" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:913  store i14 %select_ln340_341, i14* %top_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2871" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:961  store i14 %select_ln340_342, i14* %top_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2872" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1003  store i14 %select_ln340_343, i14* %top_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2873" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1045  store i14 %select_ln340_344, i14* %top_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2874" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1072  %p_024_20 = call fastcc i14 @relu(i14 %norm_V_0_21, i11 %relu_shiftx_V153_loa, i11 %relu_shifty_V184_loa, i11 %relu_weights_V215_lo)

]]></Node>
<StgValue><ssdm name="p_024_20"/></StgValue>
</operation>

<operation id="2875" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1073  %sext_ln703_231 = sext i14 %top_21_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_231"/></StgValue>
</operation>

<operation id="2876" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1074  %sext_ln703_232 = sext i14 %p_024_20 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_232"/></StgValue>
</operation>

<operation id="2877" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1075  %add_ln1192_180 = add nsw i15 %sext_ln703_232, %sext_ln703_231

]]></Node>
<StgValue><ssdm name="add_ln1192_180"/></StgValue>
</operation>

<operation id="2878" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1076  %tmp_815 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_180, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="2879" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1077  %add_ln703_178 = add i14 %top_21_V_load, %p_024_20

]]></Node>
<StgValue><ssdm name="add_ln703_178"/></StgValue>
</operation>

<operation id="2880" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1078  %tmp_816 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_178, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="2881" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1079  %xor_ln786_21 = xor i1 %tmp_816, true

]]></Node>
<StgValue><ssdm name="xor_ln786_21"/></StgValue>
</operation>

<operation id="2882" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1080  %and_ln786_278 = and i1 %tmp_815, %xor_ln786_21

]]></Node>
<StgValue><ssdm name="and_ln786_278"/></StgValue>
</operation>

<operation id="2883" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1081  %xor_ln340_264 = xor i1 %tmp_815, %tmp_816

]]></Node>
<StgValue><ssdm name="xor_ln340_264"/></StgValue>
</operation>

<operation id="2884" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1082  %xor_ln340_21 = xor i1 %tmp_815, true

]]></Node>
<StgValue><ssdm name="xor_ln340_21"/></StgValue>
</operation>

<operation id="2885" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1083  %or_ln340_372 = or i1 %tmp_816, %xor_ln340_21

]]></Node>
<StgValue><ssdm name="or_ln340_372"/></StgValue>
</operation>

<operation id="2886" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1084  %select_ln340_21 = select i1 %xor_ln340_264, i14 8191, i14 %add_ln703_178

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="2887" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1085  %select_ln388_21 = select i1 %and_ln786_278, i14 -8192, i14 %add_ln703_178

]]></Node>
<StgValue><ssdm name="select_ln388_21"/></StgValue>
</operation>

<operation id="2888" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1086  %select_ln340_345 = select i1 %or_ln340_372, i14 %select_ln340_21, i14 %select_ln388_21

]]></Node>
<StgValue><ssdm name="select_ln340_345"/></StgValue>
</operation>

<operation id="2889" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1114  %p_024_21 = call fastcc i14 @relu(i14 %norm_V_0_22, i11 %relu_shiftx_V154_loa, i11 %relu_shifty_V185_loa, i11 %relu_weights_V216_lo)

]]></Node>
<StgValue><ssdm name="p_024_21"/></StgValue>
</operation>

<operation id="2890" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1115  %sext_ln703_233 = sext i14 %top_22_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_233"/></StgValue>
</operation>

<operation id="2891" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1116  %sext_ln703_234 = sext i14 %p_024_21 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_234"/></StgValue>
</operation>

<operation id="2892" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1117  %add_ln1192_181 = add nsw i15 %sext_ln703_234, %sext_ln703_233

]]></Node>
<StgValue><ssdm name="add_ln1192_181"/></StgValue>
</operation>

<operation id="2893" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1118  %tmp_817 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_181, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="2894" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1119  %add_ln703_179 = add i14 %top_22_V_load, %p_024_21

]]></Node>
<StgValue><ssdm name="add_ln703_179"/></StgValue>
</operation>

<operation id="2895" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1120  %tmp_818 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_179, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="2896" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1121  %xor_ln786_22 = xor i1 %tmp_818, true

]]></Node>
<StgValue><ssdm name="xor_ln786_22"/></StgValue>
</operation>

<operation id="2897" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1122  %and_ln786_279 = and i1 %tmp_817, %xor_ln786_22

]]></Node>
<StgValue><ssdm name="and_ln786_279"/></StgValue>
</operation>

<operation id="2898" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1123  %xor_ln340_265 = xor i1 %tmp_817, %tmp_818

]]></Node>
<StgValue><ssdm name="xor_ln340_265"/></StgValue>
</operation>

<operation id="2899" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1124  %xor_ln340_22 = xor i1 %tmp_817, true

]]></Node>
<StgValue><ssdm name="xor_ln340_22"/></StgValue>
</operation>

<operation id="2900" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1125  %or_ln340_373 = or i1 %tmp_818, %xor_ln340_22

]]></Node>
<StgValue><ssdm name="or_ln340_373"/></StgValue>
</operation>

<operation id="2901" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1126  %select_ln340_22 = select i1 %xor_ln340_265, i14 8191, i14 %add_ln703_179

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="2902" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1127  %select_ln388_22 = select i1 %and_ln786_279, i14 -8192, i14 %add_ln703_179

]]></Node>
<StgValue><ssdm name="select_ln388_22"/></StgValue>
</operation>

<operation id="2903" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1128  %select_ln340_346 = select i1 %or_ln340_373, i14 %select_ln340_22, i14 %select_ln388_22

]]></Node>
<StgValue><ssdm name="select_ln340_346"/></StgValue>
</operation>

<operation id="2904" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1156  %p_024_22 = call fastcc i14 @relu(i14 %norm_V_0_23, i11 %relu_shiftx_V155_loa, i11 %relu_shifty_V186_loa, i11 %relu_weights_V217_lo)

]]></Node>
<StgValue><ssdm name="p_024_22"/></StgValue>
</operation>

<operation id="2905" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1157  %sext_ln703_235 = sext i14 %top_23_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_235"/></StgValue>
</operation>

<operation id="2906" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1158  %sext_ln703_236 = sext i14 %p_024_22 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_236"/></StgValue>
</operation>

<operation id="2907" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1159  %add_ln1192_182 = add nsw i15 %sext_ln703_236, %sext_ln703_235

]]></Node>
<StgValue><ssdm name="add_ln1192_182"/></StgValue>
</operation>

<operation id="2908" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1160  %tmp_819 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_182, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="2909" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1161  %add_ln703_180 = add i14 %top_23_V_load, %p_024_22

]]></Node>
<StgValue><ssdm name="add_ln703_180"/></StgValue>
</operation>

<operation id="2910" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1162  %tmp_820 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_180, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="2911" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1163  %xor_ln786_23 = xor i1 %tmp_820, true

]]></Node>
<StgValue><ssdm name="xor_ln786_23"/></StgValue>
</operation>

<operation id="2912" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1164  %and_ln786_280 = and i1 %tmp_819, %xor_ln786_23

]]></Node>
<StgValue><ssdm name="and_ln786_280"/></StgValue>
</operation>

<operation id="2913" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1165  %xor_ln340_266 = xor i1 %tmp_819, %tmp_820

]]></Node>
<StgValue><ssdm name="xor_ln340_266"/></StgValue>
</operation>

<operation id="2914" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1166  %xor_ln340_23 = xor i1 %tmp_819, true

]]></Node>
<StgValue><ssdm name="xor_ln340_23"/></StgValue>
</operation>

<operation id="2915" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1167  %or_ln340_374 = or i1 %tmp_820, %xor_ln340_23

]]></Node>
<StgValue><ssdm name="or_ln340_374"/></StgValue>
</operation>

<operation id="2916" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1168  %select_ln340_23 = select i1 %xor_ln340_266, i14 8191, i14 %add_ln703_180

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="2917" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1169  %select_ln388_23 = select i1 %and_ln786_280, i14 -8192, i14 %add_ln703_180

]]></Node>
<StgValue><ssdm name="select_ln388_23"/></StgValue>
</operation>

<operation id="2918" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1170  %select_ln340_347 = select i1 %or_ln340_374, i14 %select_ln340_23, i14 %select_ln388_23

]]></Node>
<StgValue><ssdm name="select_ln340_347"/></StgValue>
</operation>

<operation id="2919" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1198  %p_024_23 = call fastcc i14 @relu(i14 %norm_V_0_24, i11 %relu_shiftx_V156_loa, i11 %relu_shifty_V187_loa, i11 %relu_weights_V218_lo)

]]></Node>
<StgValue><ssdm name="p_024_23"/></StgValue>
</operation>

<operation id="2920" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1199  %sext_ln703_237 = sext i14 %top_24_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_237"/></StgValue>
</operation>

<operation id="2921" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1200  %sext_ln703_238 = sext i14 %p_024_23 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_238"/></StgValue>
</operation>

<operation id="2922" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1201  %add_ln1192_183 = add nsw i15 %sext_ln703_238, %sext_ln703_237

]]></Node>
<StgValue><ssdm name="add_ln1192_183"/></StgValue>
</operation>

<operation id="2923" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1202  %tmp_821 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_183, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="2924" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1203  %add_ln703_181 = add i14 %top_24_V_load, %p_024_23

]]></Node>
<StgValue><ssdm name="add_ln703_181"/></StgValue>
</operation>

<operation id="2925" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1204  %tmp_822 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_181, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="2926" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1205  %xor_ln786_24 = xor i1 %tmp_822, true

]]></Node>
<StgValue><ssdm name="xor_ln786_24"/></StgValue>
</operation>

<operation id="2927" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1206  %and_ln786_281 = and i1 %tmp_821, %xor_ln786_24

]]></Node>
<StgValue><ssdm name="and_ln786_281"/></StgValue>
</operation>

<operation id="2928" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1207  %xor_ln340_267 = xor i1 %tmp_821, %tmp_822

]]></Node>
<StgValue><ssdm name="xor_ln340_267"/></StgValue>
</operation>

<operation id="2929" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1208  %xor_ln340_24 = xor i1 %tmp_821, true

]]></Node>
<StgValue><ssdm name="xor_ln340_24"/></StgValue>
</operation>

<operation id="2930" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1209  %or_ln340_375 = or i1 %tmp_822, %xor_ln340_24

]]></Node>
<StgValue><ssdm name="or_ln340_375"/></StgValue>
</operation>

<operation id="2931" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1210  %select_ln340_24 = select i1 %xor_ln340_267, i14 8191, i14 %add_ln703_181

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="2932" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1211  %select_ln388_24 = select i1 %and_ln786_281, i14 -8192, i14 %add_ln703_181

]]></Node>
<StgValue><ssdm name="select_ln388_24"/></StgValue>
</operation>

<operation id="2933" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1212  %select_ln340_348 = select i1 %or_ln340_375, i14 %select_ln340_24, i14 %select_ln388_24

]]></Node>
<StgValue><ssdm name="select_ln340_348"/></StgValue>
</operation>

<operation id="2934" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1240  %p_024_24 = call fastcc i14 @relu(i14 %norm_V_0_25, i11 %relu_shiftx_V157_loa, i11 %relu_shifty_V188_loa, i11 %relu_weights_V219_lo)

]]></Node>
<StgValue><ssdm name="p_024_24"/></StgValue>
</operation>

<operation id="2935" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1241  %sext_ln703_239 = sext i14 %top_25_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_239"/></StgValue>
</operation>

<operation id="2936" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1242  %sext_ln703_240 = sext i14 %p_024_24 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_240"/></StgValue>
</operation>

<operation id="2937" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1243  %add_ln1192_184 = add nsw i15 %sext_ln703_240, %sext_ln703_239

]]></Node>
<StgValue><ssdm name="add_ln1192_184"/></StgValue>
</operation>

<operation id="2938" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1244  %tmp_823 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_184, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="2939" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1245  %add_ln703_182 = add i14 %top_25_V_load, %p_024_24

]]></Node>
<StgValue><ssdm name="add_ln703_182"/></StgValue>
</operation>

<operation id="2940" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1246  %tmp_824 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_182, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="2941" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1247  %xor_ln786_25 = xor i1 %tmp_824, true

]]></Node>
<StgValue><ssdm name="xor_ln786_25"/></StgValue>
</operation>

<operation id="2942" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1248  %and_ln786_282 = and i1 %tmp_823, %xor_ln786_25

]]></Node>
<StgValue><ssdm name="and_ln786_282"/></StgValue>
</operation>

<operation id="2943" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1249  %xor_ln340_268 = xor i1 %tmp_823, %tmp_824

]]></Node>
<StgValue><ssdm name="xor_ln340_268"/></StgValue>
</operation>

<operation id="2944" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1250  %xor_ln340_25 = xor i1 %tmp_823, true

]]></Node>
<StgValue><ssdm name="xor_ln340_25"/></StgValue>
</operation>

<operation id="2945" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1251  %or_ln340_376 = or i1 %tmp_824, %xor_ln340_25

]]></Node>
<StgValue><ssdm name="or_ln340_376"/></StgValue>
</operation>

<operation id="2946" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1252  %select_ln340_25 = select i1 %xor_ln340_268, i14 8191, i14 %add_ln703_182

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="2947" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1253  %select_ln388_25 = select i1 %and_ln786_282, i14 -8192, i14 %add_ln703_182

]]></Node>
<StgValue><ssdm name="select_ln388_25"/></StgValue>
</operation>

<operation id="2948" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1254  %select_ln340_349 = select i1 %or_ln340_376, i14 %select_ln340_25, i14 %select_ln388_25

]]></Node>
<StgValue><ssdm name="select_ln340_349"/></StgValue>
</operation>

<operation id="2949" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1282  %p_024_25 = call fastcc i14 @relu(i14 %norm_V_0_26, i11 %relu_shiftx_V158_loa, i11 %relu_shifty_V189_loa, i11 %relu_weights_V220_lo)

]]></Node>
<StgValue><ssdm name="p_024_25"/></StgValue>
</operation>

<operation id="2950" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1283  %sext_ln703_241 = sext i14 %top_26_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_241"/></StgValue>
</operation>

<operation id="2951" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1284  %sext_ln703_242 = sext i14 %p_024_25 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_242"/></StgValue>
</operation>

<operation id="2952" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1285  %add_ln1192_185 = add nsw i15 %sext_ln703_242, %sext_ln703_241

]]></Node>
<StgValue><ssdm name="add_ln1192_185"/></StgValue>
</operation>

<operation id="2953" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1286  %tmp_825 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_185, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="2954" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1287  %add_ln703_183 = add i14 %top_26_V_load, %p_024_25

]]></Node>
<StgValue><ssdm name="add_ln703_183"/></StgValue>
</operation>

<operation id="2955" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1288  %tmp_826 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_183, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="2956" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1289  %xor_ln786_26 = xor i1 %tmp_826, true

]]></Node>
<StgValue><ssdm name="xor_ln786_26"/></StgValue>
</operation>

<operation id="2957" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1290  %and_ln786_283 = and i1 %tmp_825, %xor_ln786_26

]]></Node>
<StgValue><ssdm name="and_ln786_283"/></StgValue>
</operation>

<operation id="2958" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1291  %xor_ln340_269 = xor i1 %tmp_825, %tmp_826

]]></Node>
<StgValue><ssdm name="xor_ln340_269"/></StgValue>
</operation>

<operation id="2959" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1292  %xor_ln340_26 = xor i1 %tmp_825, true

]]></Node>
<StgValue><ssdm name="xor_ln340_26"/></StgValue>
</operation>

<operation id="2960" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1293  %or_ln340_377 = or i1 %tmp_826, %xor_ln340_26

]]></Node>
<StgValue><ssdm name="or_ln340_377"/></StgValue>
</operation>

<operation id="2961" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1294  %select_ln340_26 = select i1 %xor_ln340_269, i14 8191, i14 %add_ln703_183

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="2962" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1295  %select_ln388_26 = select i1 %and_ln786_283, i14 -8192, i14 %add_ln703_183

]]></Node>
<StgValue><ssdm name="select_ln388_26"/></StgValue>
</operation>

<operation id="2963" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1296  %select_ln340_350 = select i1 %or_ln340_377, i14 %select_ln340_26, i14 %select_ln388_26

]]></Node>
<StgValue><ssdm name="select_ln340_350"/></StgValue>
</operation>

<operation id="2964" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1324  %p_024_26 = call fastcc i14 @relu(i14 %norm_V_0_27, i11 %relu_shiftx_V159_loa, i11 %relu_shifty_V190_loa, i11 %relu_weights_V221_lo)

]]></Node>
<StgValue><ssdm name="p_024_26"/></StgValue>
</operation>

<operation id="2965" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1325  %sext_ln703_243 = sext i14 %top_27_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_243"/></StgValue>
</operation>

<operation id="2966" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1326  %sext_ln703_244 = sext i14 %p_024_26 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_244"/></StgValue>
</operation>

<operation id="2967" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1327  %add_ln1192_186 = add nsw i15 %sext_ln703_244, %sext_ln703_243

]]></Node>
<StgValue><ssdm name="add_ln1192_186"/></StgValue>
</operation>

<operation id="2968" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1328  %tmp_827 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_186, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="2969" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1329  %add_ln703_184 = add i14 %top_27_V_load, %p_024_26

]]></Node>
<StgValue><ssdm name="add_ln703_184"/></StgValue>
</operation>

<operation id="2970" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1330  %tmp_828 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_184, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="2971" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1331  %xor_ln786_27 = xor i1 %tmp_828, true

]]></Node>
<StgValue><ssdm name="xor_ln786_27"/></StgValue>
</operation>

<operation id="2972" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1332  %and_ln786_284 = and i1 %tmp_827, %xor_ln786_27

]]></Node>
<StgValue><ssdm name="and_ln786_284"/></StgValue>
</operation>

<operation id="2973" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1333  %xor_ln340_270 = xor i1 %tmp_827, %tmp_828

]]></Node>
<StgValue><ssdm name="xor_ln340_270"/></StgValue>
</operation>

<operation id="2974" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1334  %xor_ln340_27 = xor i1 %tmp_827, true

]]></Node>
<StgValue><ssdm name="xor_ln340_27"/></StgValue>
</operation>

<operation id="2975" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1335  %or_ln340_378 = or i1 %tmp_828, %xor_ln340_27

]]></Node>
<StgValue><ssdm name="or_ln340_378"/></StgValue>
</operation>

<operation id="2976" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1336  %select_ln340_27 = select i1 %xor_ln340_270, i14 8191, i14 %add_ln703_184

]]></Node>
<StgValue><ssdm name="select_ln340_27"/></StgValue>
</operation>

<operation id="2977" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1337  %select_ln388_27 = select i1 %and_ln786_284, i14 -8192, i14 %add_ln703_184

]]></Node>
<StgValue><ssdm name="select_ln388_27"/></StgValue>
</operation>

<operation id="2978" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1338  %select_ln340_351 = select i1 %or_ln340_378, i14 %select_ln340_27, i14 %select_ln388_27

]]></Node>
<StgValue><ssdm name="select_ln340_351"/></StgValue>
</operation>

<operation id="2979" st_id="22" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1366  %p_024_27 = call fastcc i14 @relu(i14 %norm_V_0_28, i11 %relu_shiftx_V160_loa, i11 %relu_shifty_V191_loa, i11 %relu_weights_V222_lo)

]]></Node>
<StgValue><ssdm name="p_024_27"/></StgValue>
</operation>

<operation id="2980" st_id="22" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1408  %p_024_28 = call fastcc i14 @relu(i14 %norm_V_0_29, i11 %relu_shiftx_V161_loa, i11 %relu_shifty_V192_loa, i11 %relu_weights_V223_lo)

]]></Node>
<StgValue><ssdm name="p_024_28"/></StgValue>
</operation>

<operation id="2981" st_id="22" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1450  %p_024_29 = call fastcc i14 @relu(i14 %norm_V_0_30, i11 %relu_shiftx_V162_loa, i11 %relu_shifty_V193_loa, i11 %relu_weights_V224_lo)

]]></Node>
<StgValue><ssdm name="p_024_29"/></StgValue>
</operation>

<operation id="2982" st_id="22" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1492  %p_024_30 = call fastcc i14 @relu(i14 %norm_V_0_s, i11 %relu_shiftx_V163_loa, i11 %relu_shifty_V194_loa, i11 %relu_weights_V225_lo)

]]></Node>
<StgValue><ssdm name="p_024_30"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2983" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1087  store i14 %select_ln340_345, i14* %top_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2984" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1129  store i14 %select_ln340_346, i14* %top_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2985" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1171  store i14 %select_ln340_347, i14* %top_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2986" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1213  store i14 %select_ln340_348, i14* %top_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2987" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1255  store i14 %select_ln340_349, i14* %top_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2988" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1297  store i14 %select_ln340_350, i14* %top_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2989" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1339  store i14 %select_ln340_351, i14* %top_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="2990" st_id="23" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1366  %p_024_27 = call fastcc i14 @relu(i14 %norm_V_0_28, i11 %relu_shiftx_V160_loa, i11 %relu_shifty_V191_loa, i11 %relu_weights_V222_lo)

]]></Node>
<StgValue><ssdm name="p_024_27"/></StgValue>
</operation>

<operation id="2991" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1367  %sext_ln703_245 = sext i14 %top_28_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_245"/></StgValue>
</operation>

<operation id="2992" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1368  %sext_ln703_246 = sext i14 %p_024_27 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_246"/></StgValue>
</operation>

<operation id="2993" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1369  %add_ln1192_187 = add nsw i15 %sext_ln703_246, %sext_ln703_245

]]></Node>
<StgValue><ssdm name="add_ln1192_187"/></StgValue>
</operation>

<operation id="2994" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1370  %tmp_829 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_187, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="2995" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1371  %add_ln703_185 = add i14 %top_28_V_load, %p_024_27

]]></Node>
<StgValue><ssdm name="add_ln703_185"/></StgValue>
</operation>

<operation id="2996" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1372  %tmp_830 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_185, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="2997" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1373  %xor_ln786_28 = xor i1 %tmp_830, true

]]></Node>
<StgValue><ssdm name="xor_ln786_28"/></StgValue>
</operation>

<operation id="2998" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1374  %and_ln786_285 = and i1 %tmp_829, %xor_ln786_28

]]></Node>
<StgValue><ssdm name="and_ln786_285"/></StgValue>
</operation>

<operation id="2999" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1375  %xor_ln340_271 = xor i1 %tmp_829, %tmp_830

]]></Node>
<StgValue><ssdm name="xor_ln340_271"/></StgValue>
</operation>

<operation id="3000" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1376  %xor_ln340_28 = xor i1 %tmp_829, true

]]></Node>
<StgValue><ssdm name="xor_ln340_28"/></StgValue>
</operation>

<operation id="3001" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1377  %or_ln340_379 = or i1 %tmp_830, %xor_ln340_28

]]></Node>
<StgValue><ssdm name="or_ln340_379"/></StgValue>
</operation>

<operation id="3002" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1378  %select_ln340_28 = select i1 %xor_ln340_271, i14 8191, i14 %add_ln703_185

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="3003" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1379  %select_ln388_28 = select i1 %and_ln786_285, i14 -8192, i14 %add_ln703_185

]]></Node>
<StgValue><ssdm name="select_ln388_28"/></StgValue>
</operation>

<operation id="3004" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1380  %select_ln340_352 = select i1 %or_ln340_379, i14 %select_ln340_28, i14 %select_ln388_28

]]></Node>
<StgValue><ssdm name="select_ln340_352"/></StgValue>
</operation>

<operation id="3005" st_id="23" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1408  %p_024_28 = call fastcc i14 @relu(i14 %norm_V_0_29, i11 %relu_shiftx_V161_loa, i11 %relu_shifty_V192_loa, i11 %relu_weights_V223_lo)

]]></Node>
<StgValue><ssdm name="p_024_28"/></StgValue>
</operation>

<operation id="3006" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1409  %sext_ln703_247 = sext i14 %top_29_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_247"/></StgValue>
</operation>

<operation id="3007" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1410  %sext_ln703_248 = sext i14 %p_024_28 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_248"/></StgValue>
</operation>

<operation id="3008" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1411  %add_ln1192_188 = add nsw i15 %sext_ln703_248, %sext_ln703_247

]]></Node>
<StgValue><ssdm name="add_ln1192_188"/></StgValue>
</operation>

<operation id="3009" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1412  %tmp_831 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_188, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>

<operation id="3010" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1413  %add_ln703_186 = add i14 %top_29_V_load, %p_024_28

]]></Node>
<StgValue><ssdm name="add_ln703_186"/></StgValue>
</operation>

<operation id="3011" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1414  %tmp_832 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_186, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="3012" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1415  %xor_ln786_29 = xor i1 %tmp_832, true

]]></Node>
<StgValue><ssdm name="xor_ln786_29"/></StgValue>
</operation>

<operation id="3013" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1416  %and_ln786_286 = and i1 %tmp_831, %xor_ln786_29

]]></Node>
<StgValue><ssdm name="and_ln786_286"/></StgValue>
</operation>

<operation id="3014" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1417  %xor_ln340_272 = xor i1 %tmp_831, %tmp_832

]]></Node>
<StgValue><ssdm name="xor_ln340_272"/></StgValue>
</operation>

<operation id="3015" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1418  %xor_ln340_29 = xor i1 %tmp_831, true

]]></Node>
<StgValue><ssdm name="xor_ln340_29"/></StgValue>
</operation>

<operation id="3016" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1419  %or_ln340_380 = or i1 %tmp_832, %xor_ln340_29

]]></Node>
<StgValue><ssdm name="or_ln340_380"/></StgValue>
</operation>

<operation id="3017" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1420  %select_ln340_29 = select i1 %xor_ln340_272, i14 8191, i14 %add_ln703_186

]]></Node>
<StgValue><ssdm name="select_ln340_29"/></StgValue>
</operation>

<operation id="3018" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1421  %select_ln388_29 = select i1 %and_ln786_286, i14 -8192, i14 %add_ln703_186

]]></Node>
<StgValue><ssdm name="select_ln388_29"/></StgValue>
</operation>

<operation id="3019" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1422  %select_ln340_353 = select i1 %or_ln340_380, i14 %select_ln340_29, i14 %select_ln388_29

]]></Node>
<StgValue><ssdm name="select_ln340_353"/></StgValue>
</operation>

<operation id="3020" st_id="23" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1450  %p_024_29 = call fastcc i14 @relu(i14 %norm_V_0_30, i11 %relu_shiftx_V162_loa, i11 %relu_shifty_V193_loa, i11 %relu_weights_V224_lo)

]]></Node>
<StgValue><ssdm name="p_024_29"/></StgValue>
</operation>

<operation id="3021" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1451  %sext_ln703_249 = sext i14 %top_30_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_249"/></StgValue>
</operation>

<operation id="3022" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1452  %sext_ln703_250 = sext i14 %p_024_29 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_250"/></StgValue>
</operation>

<operation id="3023" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1453  %add_ln1192_189 = add nsw i15 %sext_ln703_250, %sext_ln703_249

]]></Node>
<StgValue><ssdm name="add_ln1192_189"/></StgValue>
</operation>

<operation id="3024" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1454  %tmp_833 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_189, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="3025" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1455  %add_ln703_187 = add i14 %top_30_V_load, %p_024_29

]]></Node>
<StgValue><ssdm name="add_ln703_187"/></StgValue>
</operation>

<operation id="3026" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1456  %tmp_834 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_187, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="3027" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1457  %xor_ln786_30 = xor i1 %tmp_834, true

]]></Node>
<StgValue><ssdm name="xor_ln786_30"/></StgValue>
</operation>

<operation id="3028" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1458  %and_ln786_287 = and i1 %tmp_833, %xor_ln786_30

]]></Node>
<StgValue><ssdm name="and_ln786_287"/></StgValue>
</operation>

<operation id="3029" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1459  %xor_ln340_273 = xor i1 %tmp_833, %tmp_834

]]></Node>
<StgValue><ssdm name="xor_ln340_273"/></StgValue>
</operation>

<operation id="3030" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1460  %xor_ln340_30 = xor i1 %tmp_833, true

]]></Node>
<StgValue><ssdm name="xor_ln340_30"/></StgValue>
</operation>

<operation id="3031" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1461  %or_ln340_381 = or i1 %tmp_834, %xor_ln340_30

]]></Node>
<StgValue><ssdm name="or_ln340_381"/></StgValue>
</operation>

<operation id="3032" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1462  %select_ln340_30 = select i1 %xor_ln340_273, i14 8191, i14 %add_ln703_187

]]></Node>
<StgValue><ssdm name="select_ln340_30"/></StgValue>
</operation>

<operation id="3033" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1463  %select_ln388_30 = select i1 %and_ln786_287, i14 -8192, i14 %add_ln703_187

]]></Node>
<StgValue><ssdm name="select_ln388_30"/></StgValue>
</operation>

<operation id="3034" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1464  %select_ln340_354 = select i1 %or_ln340_381, i14 %select_ln340_30, i14 %select_ln388_30

]]></Node>
<StgValue><ssdm name="select_ln340_354"/></StgValue>
</operation>

<operation id="3035" st_id="23" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_16:1492  %p_024_30 = call fastcc i14 @relu(i14 %norm_V_0_s, i11 %relu_shiftx_V163_loa, i11 %relu_shifty_V194_loa, i11 %relu_weights_V225_lo)

]]></Node>
<StgValue><ssdm name="p_024_30"/></StgValue>
</operation>

<operation id="3036" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1493  %sext_ln703_251 = sext i14 %top_31_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_251"/></StgValue>
</operation>

<operation id="3037" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="15" op_0_bw="14">
<![CDATA[
hls_label_16:1494  %sext_ln703_252 = sext i14 %p_024_30 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_252"/></StgValue>
</operation>

<operation id="3038" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_16:1495  %add_ln1192_190 = add nsw i15 %sext_ln703_252, %sext_ln703_251

]]></Node>
<StgValue><ssdm name="add_ln1192_190"/></StgValue>
</operation>

<operation id="3039" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_16:1496  %tmp_835 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_190, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="3040" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_16:1497  %add_ln703_188 = add i14 %top_31_V_load, %p_024_30

]]></Node>
<StgValue><ssdm name="add_ln703_188"/></StgValue>
</operation>

<operation id="3041" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_16:1498  %tmp_836 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_188, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="3042" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1499  %xor_ln786_31 = xor i1 %tmp_836, true

]]></Node>
<StgValue><ssdm name="xor_ln786_31"/></StgValue>
</operation>

<operation id="3043" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1500  %and_ln786_288 = and i1 %tmp_835, %xor_ln786_31

]]></Node>
<StgValue><ssdm name="and_ln786_288"/></StgValue>
</operation>

<operation id="3044" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1501  %xor_ln340_274 = xor i1 %tmp_835, %tmp_836

]]></Node>
<StgValue><ssdm name="xor_ln340_274"/></StgValue>
</operation>

<operation id="3045" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1502  %xor_ln340_31 = xor i1 %tmp_835, true

]]></Node>
<StgValue><ssdm name="xor_ln340_31"/></StgValue>
</operation>

<operation id="3046" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_16:1503  %or_ln340_382 = or i1 %tmp_836, %xor_ln340_31

]]></Node>
<StgValue><ssdm name="or_ln340_382"/></StgValue>
</operation>

<operation id="3047" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1504  %select_ln340_31 = select i1 %xor_ln340_274, i14 8191, i14 %add_ln703_188

]]></Node>
<StgValue><ssdm name="select_ln340_31"/></StgValue>
</operation>

<operation id="3048" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1505  %select_ln388_31 = select i1 %and_ln786_288, i14 -8192, i14 %add_ln703_188

]]></Node>
<StgValue><ssdm name="select_ln388_31"/></StgValue>
</operation>

<operation id="3049" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_16:1506  %select_ln340_355 = select i1 %or_ln340_382, i14 %select_ln340_31, i14 %select_ln388_31

]]></Node>
<StgValue><ssdm name="select_ln340_355"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="3050" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_16:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 49, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3051" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_16:29  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1979)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="3052" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_16:30  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str269) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln507"/></StgValue>
</operation>

<operation id="3053" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1381  store i14 %select_ln340_352, i14* %top_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="3054" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1423  store i14 %select_ln340_353, i14* %top_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="3055" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1465  store i14 %select_ln340_354, i14* %top_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="3056" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_16:1507  store i14 %select_ln340_355, i14* %top_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="3057" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_16:1508  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1979, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="3058" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="0">
<![CDATA[
hls_label_16:1509  br label %.preheader102

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="3059" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln548"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
