{"vcs1":{"timestamp_begin":1681963529.196453754, "rt":0.36, "ut":0.17, "st":0.09}}
{"vcselab":{"timestamp_begin":1681963529.617720996, "rt":0.42, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1681963530.087814987, "rt":0.23, "ut":0.09, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681963528.851649611}
{"VCS_COMP_START_TIME": 1681963528.851649611}
{"VCS_COMP_END_TIME": 1681963530.399446077}
{"VCS_USER_OPTIONS": "+lint=all -sverilog top.sv datapath.sv FSM.sv library.sv IO.sv"}
{"vcs1": {"peak_mem": 337064}}
{"stitch_vcselab": {"peak_mem": 222592}}
