<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: AlphaISA::TLB Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="namespaceAlphaISA.html">AlphaISA</a>      </li>
      <li><a class="el" href="classAlphaISA_1_1TLB.html">AlphaISA::TLB</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<h1>AlphaISA::TLB Class Reference</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="AlphaISA::TLB" --><!-- doxytag: inherits="BaseTLB" -->
<p><code>#include &lt;<a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for AlphaISA::TLB:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classAlphaISA_1_1TLB.png" usemap="#AlphaISA::TLB_map" alt=""/>
  <map id="AlphaISA::TLB_map" name="AlphaISA::TLB_map">
<area href="classBaseTLB.html" alt="BaseTLB" shape="rect" coords="105,112,200,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
</map>
</div>

<p><a href="classAlphaISA_1_1TLB-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef AlphaTLBParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ad852d3a740c13c3b30edbcb337d3ffb9">Params</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a42c73eca682f035ad90ad1ae1ff69dab">TLB</a> (const <a class="el" href="classAlphaISA_1_1TLB.html#ad852d3a740c13c3b30edbcb337d3ffb9">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a18d1c5ee01bd53668566307d2189cb20">~TLB</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a4b78494be5cc001a41a2b833412c68ea">regStats</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classRegister.html">Register</a> statistics for this object.  <a href="#a4b78494be5cc001a41a2b833412c68ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a6a73cc63513640a53ccf5c63fe66b5a5">getsize</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a> (bool advance=true)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#aafec064c8fa79c2baee23e51235ef567">insert</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, <a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a8bde0af702ab2ab3d6b58f3041c9cd03">flushAll</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove all entries from the <a class="el" href="classAlphaISA_1_1TLB.html">TLB</a>.  <a href="#a8bde0af702ab2ab3d6b58f3041c9cd03"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ab6ec2f80b9c2b3b90d615a162195c7d4">flushProcesses</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ab757a8202a4ab28bd698551edd7e1d4f">flushAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, uint8_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a112ec3299f77c35d754bb181ff845d0d">demapPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a24c9e105f53fdc08cdb71d79b5487b90">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a19d85581e615bb48a838282e2677e6f9">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#adaa20cb5617a0a032d5b1e0061995626">updateCache</a> (<a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#aa475402fd886c1457557441196135f52">translateAtomic</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> mode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a3bd3742df623456b85f2b027052618c5">translateTiming</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> mode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a3d0da2f71874b330f7d18672ece64fae">translateFunctional</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">translateFunctional stub function for future <a class="el" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a> support  <a href="#a3d0da2f71874b330f7d18672ece64fae"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a82e680a8e63cf4b6b62a85489355c846">validVirtualAddress</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ac892f601ad5abfcda9fc7576c0ed9f49">checkCacheability</a> (<a class="el" href="classRequest.html">RequestPtr</a> &amp;req, bool itb=false)</td></tr>
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a> [3]</td></tr>
<tr><td colspan="2"><h2><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef std::multimap&lt; <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>, int &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a681090e43340fa661dbfbf30ca638f4c">PageTable</a></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#adaeb55dc918a48bb9a631b5d4691cedb">nextnlu</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a3f0c875636bc875f90ce233e6394d64b">lookup</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vpn, uint8_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a336151e978af0ae7055248968219ed2b">translateData</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, bool write)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a9ce16186d733455a059b2b1c10388fc7">translateInst</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">fetch_hits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#aefbe06c5e18f80ac94aa8de60521e5ae">fetch_misses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">fetch_acv</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#abdeb37c4bf080f5e3e0b3efd4a78acc2">fetch_accesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a3e5bac07361a8b5652fbe634d157c602">read_hits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a4b46e7d75c97f1e6eb977cc430c950be">read_misses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a599e8119d45f6be04d92212d0f88a593">read_accesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a50fe4c3882106e4fd06d2cfd53494914">write_hits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a53a7fd6ccfde503b333e054d113392ec">write_misses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#abf02fe820405734ef088357c01f2c0b7">write_accesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a2fb3d8d46022049e4d794ed852248563">data_hits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a0f27b41f480ff3155981efb364f4a65a">data_misses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#ad86ee698ba21dd63f5b1d023099db2dd">data_acv</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a1e807a030b27259c89e164ab1de21ef5">data_accesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAlphaISA_1_1TLB.html#a681090e43340fa661dbfbf30ca638f4c">PageTable</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">table</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#a82e788ff2358d27f58fb52cfc01326f9">size</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00054">54</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a681090e43340fa661dbfbf30ca638f4c"></a><!-- doxytag: member="AlphaISA::TLB::PageTable" ref="a681090e43340fa661dbfbf30ca638f4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::multimap&lt;<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>, int&gt; <a class="el" href="classAlphaISA_1_1TLB.html#a681090e43340fa661dbfbf30ca638f4c">AlphaISA::TLB::PageTable</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00075">75</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad852d3a740c13c3b30edbcb337d3ffb9"></a><!-- doxytag: member="AlphaISA::TLB::Params" ref="ad852d3a740c13c3b30edbcb337d3ffb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef AlphaTLBParams <a class="el" href="classAlphaISA_1_1TLB.html#ad852d3a740c13c3b30edbcb337d3ffb9">AlphaISA::TLB::Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00086">86</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a42c73eca682f035ad90ad1ae1ff69dab"></a><!-- doxytag: member="AlphaISA::TLB::TLB" ref="a42c73eca682f035ad90ad1ae1ff69dab" args="(const Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AlphaISA::TLB::TLB </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classAlphaISA_1_1TLB.html#ad852d3a740c13c3b30edbcb337d3ffb9">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00063">63</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00126">flushCache()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00079">size</a>, and <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00078">table</a>.</p>

</div>
</div>
<a class="anchor" id="a18d1c5ee01bd53668566307d2189cb20"></a><!-- doxytag: member="AlphaISA::TLB::~TLB" ref="a18d1c5ee01bd53668566307d2189cb20" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AlphaISA::TLB::~TLB </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00071">71</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00078">table</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ac892f601ad5abfcda9fc7576c0ed9f49"></a><!-- doxytag: member="AlphaISA::TLB::checkCacheability" ref="ac892f601ad5abfcda9fc7576c0ed9f49" args="(RequestPtr &amp;req, bool itb=false)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> AlphaISA::TLB::checkCacheability </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>itb</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00205">205</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="request_8hh_source.html#l00365">Request::getPaddr()</a>, <a class="el" href="request_8hh_source.html#l00520">Request::isUncacheable()</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="ev5_8hh_source.html#l00052">AlphaISA::PAddrIprSpace()</a>, <a class="el" href="ev5_8hh_source.html#l00057">AlphaISA::PAddrUncachedBit43</a>, <a class="el" href="ev5_8hh_source.html#l00058">AlphaISA::PAddrUncachedMask</a>, <a class="el" href="request_8hh_source.html#l00415">Request::setFlags()</a>, <a class="el" href="request_8hh_source.html#l00330">Request::setPaddr()</a>, and <a class="el" href="request_8hh_source.html#l00102">Request::UNCACHEABLE</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a112ec3299f77c35d754bb181ff845d0d"></a><!-- doxytag: member="AlphaISA::TLB::demapPage" ref="a112ec3299f77c35d754bb181ff845d0d" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::TLB::demapPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00102">102</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00315">flushAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="ab757a8202a4ab28bd698551edd7e1d4f"></a><!-- doxytag: member="AlphaISA::TLB::flushAddr" ref="ab757a8202a4ab28bd698551edd7e1d4f" args="(Addr addr, uint8_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::TLB::flushAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00315">315</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="alpha_2pagetable_8hh_source.html#l00100">AlphaISA::TlbEntry::asma</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00099">AlphaISA::TlbEntry::asn</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00126">flushCache()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00576">index()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00076">lookupTable</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00096">AlphaISA::TlbEntry::ppn</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00078">table</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00095">AlphaISA::TlbEntry::tag</a>, <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00103">AlphaISA::TlbEntry::valid</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00052">AlphaISA::VAddr::vpn()</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00102">demapPage()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bde0af702ab2ab3d6b58f3041c9cd03"></a><!-- doxytag: member="AlphaISA::TLB::flushAll" ref="a8bde0af702ab2ab3d6b58f3041c9cd03" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::TLB::flushAll </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove all entries from the <a class="el" href="classAlphaISA_1_1TLB.html">TLB</a>. </p>

<p>Implements <a class="el" href="classBaseTLB.html#ab2b116c8014a80e0b5af4008769a9d13">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00280">280</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00126">flushCache()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00076">lookupTable</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00080">nlu</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00079">size</a>, and <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00078">table</a>.</p>

</div>
</div>
<a class="anchor" id="a7a5932f946946e9d3be1ac3287f3ae4c"></a><!-- doxytag: member="AlphaISA::TLB::flushCache" ref="a7a5932f946946e9d3be1ac3287f3ae4c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::TLB::flushCache </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00126">126</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00124">EntryCache</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00315">flushAddr()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00280">flushAll()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00290">flushProcesses()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00245">insert()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00063">TLB()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6ec2f80b9c2b3b90d615a162195c7d4"></a><!-- doxytag: member="AlphaISA::TLB::flushProcesses" ref="ab6ec2f80b9c2b3b90d615a162195c7d4" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::TLB::flushProcesses </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00290">290</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="alpha_2pagetable_8hh_source.html#l00100">AlphaISA::TlbEntry::asma</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00126">flushCache()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00576">index()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00076">lookupTable</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00096">AlphaISA::TlbEntry::ppn</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00078">table</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00095">AlphaISA::TlbEntry::tag</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00103">AlphaISA::TlbEntry::valid</a>.</p>

</div>
</div>
<a class="anchor" id="a6a73cc63513640a53ccf5c63fe66b5a5"></a><!-- doxytag: member="AlphaISA::TLB::getsize" ref="a6a73cc63513640a53ccf5c63fe66b5a5" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::TLB::getsize </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00092">92</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00079">size</a>.</p>

</div>
</div>
<a class="anchor" id="a52c1b0a8be1a8a577de4da8eb9854fd5"></a><!-- doxytag: member="AlphaISA::TLB::index" ref="a52c1b0a8be1a8a577de4da8eb9854fd5" args="(bool advance=true)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp; AlphaISA::TLB::index </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>advance</em> = <code>true</code></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00576">576</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00082">nextnlu()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00080">nlu</a>, and <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00078">table</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00315">flushAddr()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00290">flushProcesses()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00163">lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="aafec064c8fa79c2baee23e51235ef567"></a><!-- doxytag: member="AlphaISA::TLB::insert" ref="aafec064c8fa79c2baee23e51235ef567" args="(Addr vaddr, TlbEntry &amp;entry)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::TLB::insert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>entry</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00245">245</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00126">flushCache()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00076">lookupTable</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00082">nextnlu()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00080">nlu</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00096">AlphaISA::TlbEntry::ppn</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00078">table</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00095">AlphaISA::TlbEntry::tag</a>, <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00052">AlphaISA::VAddr::vpn()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f0c875636bc875f90ce233e6394d64b"></a><!-- doxytag: member="AlphaISA::TLB::lookup" ref="a3f0c875636bc875f90ce233e6394d64b" args="(Addr vpn, uint8_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> * AlphaISA::TLB::lookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vpn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00163">163</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="alpha_2pagetable_8hh_source.html#l00100">AlphaISA::TlbEntry::asma</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00099">AlphaISA::TlbEntry::asn</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00124">EntryCache</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00576">index()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00076">lookupTable</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00096">AlphaISA::TlbEntry::ppn</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00078">table</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00095">AlphaISA::TlbEntry::tag</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00132">updateCache()</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00103">AlphaISA::TlbEntry::valid</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="adaeb55dc918a48bb9a631b5d4691cedb"></a><!-- doxytag: member="AlphaISA::TLB::nextnlu" ref="adaeb55dc918a48bb9a631b5d4691cedb" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::TLB::nextnlu </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00082">82</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00080">nlu</a>, and <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00079">size</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00576">index()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00245">insert()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b78494be5cc001a41a2b833412c68ea"></a><!-- doxytag: member="AlphaISA::TLB::regStats" ref="a4b78494be5cc001a41a2b833412c68ea" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::TLB::regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classRegister.html">Register</a> statistics for this object. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#afdfbd617cd603ccd8e19c3ceae507261">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">78</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00072">data_accesses</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00071">data_acv</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00069">data_hits</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00070">data_misses</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00060">fetch_accesses</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00059">fetch_acv</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00057">fetch_hits</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00058">fetch_misses</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="statistics_8hh_source.html#l00250">Stats::DataWrap&lt; Derived, InfoProxyType &gt;::name()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00064">read_accesses</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00063">read_acv</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00061">read_hits</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00062">read_misses</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00068">write_accesses</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00067">write_acv</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00065">write_hits</a>, and <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00066">write_misses</a>.</p>

</div>
</div>
<a class="anchor" id="a24c9e105f53fdc08cdb71d79b5487b90"></a><!-- doxytag: member="AlphaISA::TLB::serialize" ref="a24c9e105f53fdc08cdb71d79b5487b90" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void AlphaISA::TLB::serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa475402fd886c1457557441196135f52"></a><!-- doxytag: member="AlphaISA::TLB::translateAtomic" ref="aa475402fd886c1457557441196135f52" args="(RequestPtr req, ThreadContext *tc, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> AlphaISA::TLB::translateAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00587">587</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="sim_2tlb_8hh_source.html#l00062">BaseTLB::Execute</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">translateInst()</a>, and <a class="el" href="sim_2tlb_8hh_source.html#l00062">BaseTLB::Write</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00596">translateTiming()</a>.</p>

</div>
</div>
<a class="anchor" id="a336151e978af0ae7055248968219ed2b"></a><!-- doxytag: member="AlphaISA::TLB::translateData" ref="a336151e978af0ae7055248968219ed2b" args="(RequestPtr req, ThreadContext *tc, bool write)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> AlphaISA::TLB::translateData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>write</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><p><a class="el" href="classCheck.html">Check</a> for alignment faults</p>
</p>

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">448</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="ev5_8hh_source.html#l00095">AlphaISA::ALT_MODE_AM()</a>, <a class="el" href="request_8hh_source.html#l00100">Request::ALTMODE</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00205">checkCacheability()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="ev5_8hh_source.html#l00070">AlphaISA::DTB_ASN_ASN()</a>, <a class="el" href="ev5_8hh_source.html#l00096">AlphaISA::DTB_CM_CM()</a>, <a class="el" href="request_8hh_source.html#l00404">Request::getFlags()</a>, <a class="el" href="request_8hh_source.html#l00365">Request::getPaddr()</a>, <a class="el" href="request_8hh_source.html#l00512">Request::getPC()</a>, <a class="el" href="request_8hh_source.html#l00381">Request::getSize()</a>, <a class="el" href="request_8hh_source.html#l00423">Request::getVaddr()</a>, <a class="el" href="ipr_8hh_source.html#l00134">AlphaISA::IPR_ALT_MODE</a>, <a class="el" href="ipr_8hh_source.html#l00197">AlphaISA::IPR_DTB_ASN</a>, <a class="el" href="ipr_8hh_source.html#l00198">AlphaISA::IPR_DTB_CM</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00163">lookup()</a>, <a class="el" href="ev5_8hh_source.html#l00103">AlphaISA::MM_STAT_ACV_MASK</a>, <a class="el" href="ev5_8hh_source.html#l00099">AlphaISA::MM_STAT_BAD_VA_MASK</a>, <a class="el" href="ev5_8hh_source.html#l00100">AlphaISA::MM_STAT_DTB_MISS_MASK</a>, <a class="el" href="ev5_8hh_source.html#l00102">AlphaISA::MM_STAT_FONR_MASK</a>, <a class="el" href="ev5_8hh_source.html#l00101">AlphaISA::MM_STAT_FONW_MASK</a>, <a class="el" href="ev5_8hh_source.html#l00104">AlphaISA::MM_STAT_WR_MASK</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00345">ArmISA::mode</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00061">MODE2MASK</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00105">AlphaISA::mode_kernel</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00147">ArmISA::offset</a>, <a class="el" href="ev5_8hh_source.html#l00054">AlphaISA::PAddrImplMask</a>, <a class="el" href="ev5_8hh_source.html#l00056">AlphaISA::PAddrUncachedBit40</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00051">AlphaISA::PageShift</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00069">AlphaISA::PcPAL()</a>, <a class="el" href="request_8hh_source.html#l00096">Request::PHYSICAL</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00064">read_accesses</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00063">read_acv</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00061">read_hits</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00062">read_misses</a>, <a class="el" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="request_8hh_source.html#l00330">Request::setPaddr()</a>, <a class="el" href="base_2types_8hh_source.html#l00046">ULL</a>, <a class="el" href="ev5_8hh_source.html#l00050">AlphaISA::VAddrSpaceEV6()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00110">validVirtualAddress()</a>, <a class="el" href="request_8hh_source.html#l00098">Request::VPTE</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00068">write_accesses</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00067">write_acv</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00065">write_hits</a>, and <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00066">write_misses</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00587">translateAtomic()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d0da2f71874b330f7d18672ece64fae"></a><!-- doxytag: member="AlphaISA::TLB::translateFunctional" ref="a3d0da2f71874b330f7d18672ece64fae" args="(RequestPtr req, ThreadContext *tc, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> AlphaISA::TLB::translateFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>translateFunctional stub function for future <a class="el" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a> support </p>

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00604">604</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, and <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

</div>
</div>
<a class="anchor" id="a9ce16186d733455a059b2b1c10388fc7"></a><!-- doxytag: member="AlphaISA::TLB::translateInst" ref="a9ce16186d733455a059b2b1c10388fc7" args="(RequestPtr req, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> AlphaISA::TLB::translateInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">371</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00205">checkCacheability()</a>, <a class="el" href="ev5_8hh_source.html#l00070">AlphaISA::DTB_ASN_ASN()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00059">fetch_acv</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00057">fetch_hits</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00058">fetch_misses</a>, <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="request_8hh_source.html#l00404">Request::getFlags()</a>, <a class="el" href="request_8hh_source.html#l00365">Request::getPaddr()</a>, <a class="el" href="request_8hh_source.html#l00512">Request::getPC()</a>, <a class="el" href="request_8hh_source.html#l00423">Request::getVaddr()</a>, <a class="el" href="ev5_8hh_source.html#l00097">AlphaISA::ICM_CM()</a>, <a class="el" href="ipr_8hh_source.html#l00197">AlphaISA::IPR_DTB_ASN</a>, <a class="el" href="ipr_8hh_source.html#l00162">AlphaISA::IPR_ICM</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00163">lookup()</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00105">AlphaISA::mode_kernel</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00147">ArmISA::offset</a>, <a class="el" href="ev5_8hh_source.html#l00054">AlphaISA::PAddrImplMask</a>, <a class="el" href="ev5_8hh_source.html#l00056">AlphaISA::PAddrUncachedBit40</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00051">AlphaISA::PageShift</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00069">AlphaISA::PcPAL()</a>, <a class="el" href="request_8hh_source.html#l00096">Request::PHYSICAL</a>, <a class="el" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">ThreadContext::readMiscRegNoEffect()</a>, <a class="el" href="request_8hh_source.html#l00415">Request::setFlags()</a>, <a class="el" href="request_8hh_source.html#l00330">Request::setPaddr()</a>, <a class="el" href="base_2types_8hh_source.html#l00046">ULL</a>, <a class="el" href="ev5_8hh_source.html#l00050">AlphaISA::VAddrSpaceEV6()</a>, and <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00110">validVirtualAddress()</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00587">translateAtomic()</a>.</p>

</div>
</div>
<a class="anchor" id="a3bd3742df623456b85f2b027052618c5"></a><!-- doxytag: member="AlphaISA::TLB::translateTiming" ref="a3bd3742df623456b85f2b027052618c5" args="(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::TLB::translateTiming </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00596">596</a> of file <a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="classBaseTLB_1_1Translation.html#aaa1cd6c2f5ae7d58b0d5d4948cae0ce3">BaseTLB::Translation::finish()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00587">translateAtomic()</a>.</p>

</div>
</div>
<a class="anchor" id="a19d85581e615bb48a838282e2677e6f9"></a><!-- doxytag: member="AlphaISA::TLB::unserialize" ref="a19d85581e615bb48a838282e2677e6f9" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void AlphaISA::TLB::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adaa20cb5617a0a032d5b1e0061995626"></a><!-- doxytag: member="AlphaISA::TLB::updateCache" ref="adaa20cb5617a0a032d5b1e0061995626" args="(TlbEntry *entry)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a>* AlphaISA::TLB::updateCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td>
          <td class="paramname"> <em>entry</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00132">132</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00124">EntryCache</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00163">lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a82e680a8e63cf4b6b62a85489355c846"></a><!-- doxytag: member="AlphaISA::TLB::validVirtualAddress" ref="a82e680a8e63cf4b6b62a85489355c846" args="(Addr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool AlphaISA::TLB::validVirtualAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00110">110</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="ev5_8hh_source.html#l00045">AlphaISA::VAddrUnImplMask</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">translateInst()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a1e807a030b27259c89e164ab1de21ef5"></a><!-- doxytag: member="AlphaISA::TLB::data_accesses" ref="a1e807a030b27259c89e164ab1de21ef5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classAlphaISA_1_1TLB.html#a1e807a030b27259c89e164ab1de21ef5">AlphaISA::TLB::data_accesses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00072">72</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ad86ee698ba21dd63f5b1d023099db2dd"></a><!-- doxytag: member="AlphaISA::TLB::data_acv" ref="ad86ee698ba21dd63f5b1d023099db2dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classAlphaISA_1_1TLB.html#ad86ee698ba21dd63f5b1d023099db2dd">AlphaISA::TLB::data_acv</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00071">71</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a2fb3d8d46022049e4d794ed852248563"></a><!-- doxytag: member="AlphaISA::TLB::data_hits" ref="a2fb3d8d46022049e4d794ed852248563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classAlphaISA_1_1TLB.html#a2fb3d8d46022049e4d794ed852248563">AlphaISA::TLB::data_hits</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00069">69</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f27b41f480ff3155981efb364f4a65a"></a><!-- doxytag: member="AlphaISA::TLB::data_misses" ref="a0f27b41f480ff3155981efb364f4a65a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classAlphaISA_1_1TLB.html#a0f27b41f480ff3155981efb364f4a65a">AlphaISA::TLB::data_misses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00070">70</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a180f70d620d6dd74d36786f9b2226fcf"></a><!-- doxytag: member="AlphaISA::TLB::EntryCache" ref="a180f70d620d6dd74d36786f9b2226fcf" args="[3]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a>* <a class="el" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">AlphaISA::TLB::EntryCache</a>[3]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00124">124</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00126">flushCache()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00163">lookup()</a>, and <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00132">updateCache()</a>.</p>

</div>
</div>
<a class="anchor" id="abdeb37c4bf080f5e3e0b3efd4a78acc2"></a><!-- doxytag: member="AlphaISA::TLB::fetch_accesses" ref="abdeb37c4bf080f5e3e0b3efd4a78acc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classAlphaISA_1_1TLB.html#abdeb37c4bf080f5e3e0b3efd4a78acc2">AlphaISA::TLB::fetch_accesses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00060">60</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf5b7125d04cb02b2c3bc851042c2813"></a><!-- doxytag: member="AlphaISA::TLB::fetch_acv" ref="aaf5b7125d04cb02b2c3bc851042c2813" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">AlphaISA::TLB::fetch_acv</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00059">59</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="ab98c28b01409c77980f190efb555899e"></a><!-- doxytag: member="AlphaISA::TLB::fetch_hits" ref="ab98c28b01409c77980f190efb555899e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">AlphaISA::TLB::fetch_hits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00057">57</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="aefbe06c5e18f80ac94aa8de60521e5ae"></a><!-- doxytag: member="AlphaISA::TLB::fetch_misses" ref="aefbe06c5e18f80ac94aa8de60521e5ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#aefbe06c5e18f80ac94aa8de60521e5ae">AlphaISA::TLB::fetch_misses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00058">58</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a76996ab1b469c776ede65edf802e7c6a"></a><!-- doxytag: member="AlphaISA::TLB::lookupTable" ref="a76996ab1b469c776ede65edf802e7c6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAlphaISA_1_1TLB.html#a681090e43340fa661dbfbf30ca638f4c">PageTable</a> <a class="el" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">AlphaISA::TLB::lookupTable</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00076">76</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00315">flushAddr()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00280">flushAll()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00290">flushProcesses()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00245">insert()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00163">lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="aaed8d174253dfde11677488f469dccfc"></a><!-- doxytag: member="AlphaISA::TLB::nlu" ref="aaed8d174253dfde11677488f469dccfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">AlphaISA::TLB::nlu</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00080">80</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00280">flushAll()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00576">index()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00245">insert()</a>, and <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00082">nextnlu()</a>.</p>

</div>
</div>
<a class="anchor" id="a599e8119d45f6be04d92212d0f88a593"></a><!-- doxytag: member="AlphaISA::TLB::read_accesses" ref="a599e8119d45f6be04d92212d0f88a593" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a599e8119d45f6be04d92212d0f88a593">AlphaISA::TLB::read_accesses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00064">64</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="aecdc3845e190c37e2a87d30d8b600816"></a><!-- doxytag: member="AlphaISA::TLB::read_acv" ref="aecdc3845e190c37e2a87d30d8b600816" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">AlphaISA::TLB::read_acv</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00063">63</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="a3e5bac07361a8b5652fbe634d157c602"></a><!-- doxytag: member="AlphaISA::TLB::read_hits" ref="a3e5bac07361a8b5652fbe634d157c602" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a3e5bac07361a8b5652fbe634d157c602">AlphaISA::TLB::read_hits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00061">61</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b46e7d75c97f1e6eb977cc430c950be"></a><!-- doxytag: member="AlphaISA::TLB::read_misses" ref="a4b46e7d75c97f1e6eb977cc430c950be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a4b46e7d75c97f1e6eb977cc430c950be">AlphaISA::TLB::read_misses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00062">62</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="a82e788ff2358d27f58fb52cfc01326f9"></a><!-- doxytag: member="AlphaISA::TLB::size" ref="a82e788ff2358d27f58fb52cfc01326f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classAlphaISA_1_1TLB.html#a82e788ff2358d27f58fb52cfc01326f9">AlphaISA::TLB::size</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00079">79</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00280">flushAll()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00092">getsize()</a>, <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00082">nextnlu()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00063">TLB()</a>.</p>

</div>
</div>
<a class="anchor" id="af5ac466a7488fe7148811341b8699ff0"></a><!-- doxytag: member="AlphaISA::TLB::table" ref="af5ac466a7488fe7148811341b8699ff0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a>* <a class="el" href="classAlphaISA_1_1TLB.html#af5ac466a7488fe7148811341b8699ff0">AlphaISA::TLB::table</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00078">78</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00315">flushAddr()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00280">flushAll()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00290">flushProcesses()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00576">index()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00245">insert()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00163">lookup()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00063">TLB()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00071">~TLB()</a>.</p>

</div>
</div>
<a class="anchor" id="abf02fe820405734ef088357c01f2c0b7"></a><!-- doxytag: member="AlphaISA::TLB::write_accesses" ref="abf02fe820405734ef088357c01f2c0b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#abf02fe820405734ef088357c01f2c0b7">AlphaISA::TLB::write_accesses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00068">68</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="a83931c8e82a7e2e6dc8bcfec779fcdea"></a><!-- doxytag: member="AlphaISA::TLB::write_acv" ref="a83931c8e82a7e2e6dc8bcfec779fcdea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">AlphaISA::TLB::write_acv</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00067">67</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="a50fe4c3882106e4fd06d2cfd53494914"></a><!-- doxytag: member="AlphaISA::TLB::write_hits" ref="a50fe4c3882106e4fd06d2cfd53494914" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a50fe4c3882106e4fd06d2cfd53494914">AlphaISA::TLB::write_hits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00065">65</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="a53a7fd6ccfde503b333e054d113392ec"></a><!-- doxytag: member="AlphaISA::TLB::write_misses" ref="a53a7fd6ccfde503b333e054d113392ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classAlphaISA_1_1TLB.html#a53a7fd6ccfde503b333e054d113392ec">AlphaISA::TLB::write_misses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00066">66</a> of file <a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00078">regStats()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">translateData()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/alpha/<a class="el" href="arch_2alpha_2tlb_8hh_source.html">tlb.hh</a></li>
<li>arch/alpha/<a class="el" href="arch_2alpha_2tlb_8cc_source.html">tlb.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:19:02 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
