// Seed: 1963547203
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_11 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  output wire id_12;
  input wire _id_11;
  module_0 modCall_1 (
      id_1,
      id_6
  );
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_13;
  ;
  logic [-1 : -1] id_14;
  ;
  wire [id_11 : -1  <  -1 'h0] id_15;
endmodule
