
---------- Begin Simulation Statistics ----------
final_tick                               102048724375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    646                       # Simulator instruction rate (inst/s)
host_mem_usage                               23798156                       # Number of bytes of host memory used
host_op_rate                                      663                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                110019.58                       # Real time elapsed on the host
host_tick_rate                                 407672                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71070796                       # Number of instructions simulated
sim_ops                                      72923462                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044852                       # Number of seconds simulated
sim_ticks                                 44851954375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.044232                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  313044                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               401111                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3991                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24457                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            423732                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45165                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54559                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9394                       # Number of indirect misses.
system.cpu.branchPred.lookups                  722167                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  117484                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5588                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4767847                       # Number of instructions committed
system.cpu.committedOps                       5128321                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.588404                       # CPI: cycles per instruction
system.cpu.discardedOps                         74793                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3428207                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            714489                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           317379                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6795483                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386338                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3875                       # number of quiesce instructions executed
system.cpu.numCycles                         12341113                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3875                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3806826     74.23%     74.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9441      0.18%     74.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                 798649     15.57%     89.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                513405     10.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5128321                       # Class of committed instruction
system.cpu.quiesceCycles                     59422014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5545630                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34342                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1769180                       # Transaction distribution
system.membus.trans_dist::ReadResp            1785030                       # Transaction distribution
system.membus.trans_dist::WriteReq            1065703                       # Transaction distribution
system.membus.trans_dist::WriteResp           1065703                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3067                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13994                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1411                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1412                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12968                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2890                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        38695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        38695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        90337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5592326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5592326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5721358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       829952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       829952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       468608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        86406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       589418                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    178953396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    178953396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               180372766                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2854091                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000415                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020363                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2852907     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1184      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2854091                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7629841175                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78251749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            37755452                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15094750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           67275745                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10941545955                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           65695000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4383488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1095872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5479360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1095872                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4383488                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5479360                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5479360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5479360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10958720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2127872                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2127872                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3627403                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3627401                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22316                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38164                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61734                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11153414                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11227142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11510548                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        59972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        86406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    178454540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    179634188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        55372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        55372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    183266874                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19518523500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.5                       # Network utilization (%)
system.acctest.local_bus.numRequests         12693067                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          754                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15631005035                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10013321000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8766976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3287616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4383488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16438080                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4383488                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3287616                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7671104                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8766976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7671104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7671104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24109184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        55372                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       202828                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1733                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149189                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3287616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7671104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10958720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3287616                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1234550                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4522166                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3287616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10958720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1234550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      15480886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1765255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1765247                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1030912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1030912                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5539846                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5592326                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    177274892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        55372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    178953396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3466622                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3466622    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3466622                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8273962425                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9857114000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    801418455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21917440                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26300927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    849636823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     21917440                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     21942321                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     43859761                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    823335895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43859761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26300927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    893496584                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    125611624                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     64749568                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    190754408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     73127688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    113704972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    186832660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     31402906                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2023424                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     33438618                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18281922                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3553283                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     21835205                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4383488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2800583068                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1443628687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4383488                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4252978731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1630423669                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2535117445                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4165541114                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4383488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4431006737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3978746132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4383488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8418519845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       829952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       832960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       829952                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       829952                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12968                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           47                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13015                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18504255                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        67065                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18571320                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18504255                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18504255                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18504255                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        67065                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18571320                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    112525324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        55564                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         272320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113247540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       196288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     64749568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66174656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1758211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1769505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3067                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1011712                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1033979                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8791858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2508816518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1238831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6071530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2524918737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4376353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21917440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1443628687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4383488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1095872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1475401840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4376353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30709297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3952445205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4383488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1095872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1238831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6071530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4000320577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2768994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000238677000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3175189                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1101349                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1769509                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1033979                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1769509                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1033979                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    930                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            110501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64609                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57393521250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8842895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            103818720000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32451.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58701.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1931                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1649846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  962241                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1769503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1033979                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1550979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 176960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 169698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       190469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.689997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.289526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.712696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4449      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4303      2.26%      4.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2799      1.47%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3282      1.72%      7.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3319      1.74%      9.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3203      1.68%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2640      1.39%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2945      1.55%     14.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       163529     85.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       190469                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1188.524194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    965.185419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           494     33.20%     33.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.20%     33.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.20%     33.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.07%     33.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.13%     33.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          308     20.70%     54.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     54.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.07%     54.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     54.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           12      0.81%     55.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          606     40.73%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.07%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           52      3.49%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     694.873656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    305.151489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    464.636102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            367     24.66%     24.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            60      4.03%     28.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      1.14%     29.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.60%     30.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            9      0.60%     31.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.54%     31.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.67%     32.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.20%     32.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.27%     32.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.27%     33.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.13%     33.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.13%     33.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.20%     33.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.27%     33.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.07%     33.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.07%     33.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.07%     33.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.07%     34.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.07%     34.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.13%     34.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.07%     34.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.07%     34.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           42      2.82%     37.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          934     62.77%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              113189056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66174208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               113247796                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66174656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2523.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1475.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2524.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1475.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44852001625                       # Total gap between requests
system.mem_ctrls.avgGap                      15998.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    112465868                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        55884                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       272192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     64749568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8791857.690370710567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2507490912.429164409637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1245965.772924025310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6068676.466676264070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4400610.915407852270                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21917439.578685022891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1443628686.916053533554                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4383487.915737004951                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1061625.979592555901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1758211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3067                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1011712                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    476836815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 103103079135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     66750240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    172053810                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18199253560                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9776262900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 847028216510                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1709760750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    416507445                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77308.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58640.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     76198.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40445.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5933894.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    636475.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    837222.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    556562.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    542327.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         93994008.524995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         65604067.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3216670350                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1437008448.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     429389389.799913                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     890330864.812471                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     225934398.900006                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6358931527.987656                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        141.776019                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11442244985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2426340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30986405390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7750                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9584593.258065                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2565336.044657                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3875    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         2000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     17007875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     64908425500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  37140298875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1433415                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1433415                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1433415                       # number of overall hits
system.cpu.icache.overall_hits::total         1433415                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12968                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12968                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12968                       # number of overall misses
system.cpu.icache.overall_misses::total         12968                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    563400625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    563400625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    563400625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    563400625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1446383                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1446383                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1446383                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1446383                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008966                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008966                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008966                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008966                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43445.452267                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43445.452267                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43445.452267                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43445.452267                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    543340625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    543340625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    543340625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    543340625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008966                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008966                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008966                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008966                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41898.567628                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41898.567628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41898.567628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41898.567628                       # average overall mshr miss latency
system.cpu.icache.replacements                  12759                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1433415                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1433415                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12968                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12968                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    563400625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    563400625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1446383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1446383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43445.452267                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43445.452267                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    543340625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    543340625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008966                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008966                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41898.567628                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41898.567628                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.094246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5891102                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            461.721295                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.094246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.861512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2905734                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2905734                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1273912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1273912                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1273912                       # number of overall hits
system.cpu.dcache.overall_hits::total         1273912                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5593                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5593                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5593                       # number of overall misses
system.cpu.dcache.overall_misses::total          5593                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    407114250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    407114250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    407114250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    407114250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1279505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1279505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1279505                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1279505                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004371                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004371                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004371                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72789.960665                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72789.960665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72789.960665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72789.960665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3067                       # number of writebacks
system.cpu.dcache.writebacks::total              3067                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1292                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1292                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38716                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38716                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    313622375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    313622375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    313622375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    313622375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     85281375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     85281375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003361                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003361                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003361                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003361                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72918.478261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72918.478261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72918.478261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72918.478261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.742406                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.742406                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4302                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       798973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          798973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    219819125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    219819125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       801872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       801872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75825.845119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75825.845119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3925                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3925                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    214848750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214848750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     85281375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     85281375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74342.128028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74342.128028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21727.738854                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21727.738854                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       474939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         474939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    187295125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    187295125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       477633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       477633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005640                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005640                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69523.060505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69523.060505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34791                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34791                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     98773625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     98773625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002954                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002954                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70002.569100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70002.569100                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              147067                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4302                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.185728                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5122322                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5122322                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 102048724375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               102049830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    646                       # Simulator instruction rate (inst/s)
host_mem_usage                               23799344                       # Number of bytes of host memory used
host_op_rate                                      663                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                110025.03                       # Real time elapsed on the host
host_tick_rate                                 407662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71071982                       # Number of instructions simulated
sim_ops                                      72924924                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044853                       # Number of seconds simulated
sim_ticks                                 44853060000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.034727                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  313112                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               401247                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3991                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24474                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            423770                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45165                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54559                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9394                       # Number of indirect misses.
system.cpu.branchPred.lookups                  722372                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  117541                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5588                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4769033                       # Number of instructions committed
system.cpu.committedOps                       5129783                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.588131                       # CPI: cycles per instruction
system.cpu.discardedOps                         74838                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3428957                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            714817                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           317493                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6795797                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386379                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3875                       # number of quiesce instructions executed
system.cpu.numCycles                         12342882                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3875                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3807673     74.23%     74.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9441      0.18%     74.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 798987     15.58%     89.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                513681     10.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5129783                       # Class of committed instruction
system.cpu.quiesceCycles                     59422014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5547085                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1769280                       # Transaction distribution
system.membus.trans_dist::ReadResp            1785134                       # Transaction distribution
system.membus.trans_dist::WriteReq            1065703                       # Transaction distribution
system.membus.trans_dist::WriteResp           1065703                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3068                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13996                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1411                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1412                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2891                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        38703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        38703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        90340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5592526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5592526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5721569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       830144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       830144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       468736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        86406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       589546                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    178959796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    178959796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               180379486                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2854195                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000415                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020363                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2853011     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1184      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2854195                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7629948425                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78251749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            37762702                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15094750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           67281495                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10942086900                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           65710000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4383380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1095845                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5479225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1095845                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4383380                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5479225                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5479225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5479225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10958450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2127872                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2127872                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3627603                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3627601                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22316                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38164                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61734                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11153414                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11227142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11510948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        59972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        86406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    178454540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    179634188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        61772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        61772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    183273274                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19519223500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.5                       # Network utilization (%)
system.acctest.local_bus.numRequests         12693467                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          754                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15631605035                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10013521000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8766760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3287535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4383380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16437674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4383380                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3287535                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7670915                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8766760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7670915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7670915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24108589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        61772                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       209228                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1933                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149389                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3287535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7670915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10958450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3287535                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1377208                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4664743                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3287535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10958450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1377208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      15623193                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1765355                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1765347                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1030912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1030912                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5539846                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1944                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5592526                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    177274892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        61772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    178959796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3466723                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3466723    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3466723                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8274063425                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9857614000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    801398701                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21916899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26300279                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    849615879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     21916899                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     21941781                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     43858680                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    823315600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43858680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26300279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    893474559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    125624896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     64749568                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    190767680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     73134312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    113704972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    186839284                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     31406224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2023424                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     33441936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     18283578                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3553283                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     21836861                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4383380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2800809934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1443593102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4383380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4253169795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1630531161                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2535054955                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4165586116                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4383380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4431341095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3978648057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4383380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8418755911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       830144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       833152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       830144                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       830144                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12971                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           47                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13018                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18508079                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        67063                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18575143                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18508079                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18508079                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18508079                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        67063                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18575143                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    112525324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        61964                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         272384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113254004                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       196352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     64749568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66174720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1758211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1769606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1011712                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1033980                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8791641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2508754676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1381489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6072808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2525000613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4377672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21916899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1443593102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4383380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1095845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1475366898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4377672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30708540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3952347777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4383380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1095845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1381489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6072808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4000367511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2768994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000238677000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3175371                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1101349                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1769610                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1033980                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1769610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1033980                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    930                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            110501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64609                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57396420305                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8843400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            103824270305                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32451.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58701.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1931                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1649940                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  962241                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1769604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1033980                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1551060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 176960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 169698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       190476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.687982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.282151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.717684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4450      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4303      2.26%      4.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2799      1.47%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3282      1.72%      7.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3319      1.74%      9.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3203      1.68%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2640      1.39%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2945      1.55%     14.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       163535     85.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       190476                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1188.524194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    965.185419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           494     33.20%     33.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.20%     33.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.20%     33.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.07%     33.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.13%     33.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          308     20.70%     54.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     54.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.07%     54.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     54.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           12      0.81%     55.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          606     40.73%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.07%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           52      3.49%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     694.873656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    305.151489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    464.636102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            367     24.66%     24.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            60      4.03%     28.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      1.14%     29.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.60%     30.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            9      0.60%     31.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.54%     31.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.67%     32.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.20%     32.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.27%     32.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.27%     33.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.13%     33.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.13%     33.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.20%     33.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.27%     33.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.07%     33.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.07%     33.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.07%     33.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.07%     34.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.07%     34.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.13%     34.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.07%     34.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.07%     34.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           42      2.82%     37.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          934     62.77%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              113195520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66174208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               113254260                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66174720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2523.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1475.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2525.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1475.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44853107625                       # Total gap between requests
system.mem_ctrls.avgGap                      15998.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    112465868                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        62284                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       272256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     64749568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8791640.971652770415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2507429102.941917419434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1388623.206532620126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6069953.755663492717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4400502.440636157058                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21916899.315230667591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1443593101.563193321228                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4383379.863046132959                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1061599.810581485508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1758211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3068                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1011712                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    476836815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 103103079135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     72256295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    172098060                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18199253560                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9776262900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 847028216510                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1709760750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    416507445                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77308.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58640.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     74033.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40446.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5931960.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    636475.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    837222.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    556562.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    542327.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         93997462.499995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         65606477.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3216854043.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1437008448.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     429389389.799913                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     890360732.962471                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     225934398.900006                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6359150954.662656                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        141.777416                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11442244985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2426340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30987511015                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7750                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9584593.258065                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2565336.044657                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3875    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         2000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     17007875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     64909531125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  37140298875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1433810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1433810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1433810                       # number of overall hits
system.cpu.icache.overall_hits::total         1433810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12971                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12971                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12971                       # number of overall misses
system.cpu.icache.overall_misses::total         12971                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    563530625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    563530625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    563530625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    563530625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1446781                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1446781                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1446781                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1446781                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008965                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008965                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008965                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008965                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43445.426336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43445.426336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43445.426336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43445.426336                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12971                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12971                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12971                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12971                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    543465750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    543465750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    543465750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    543465750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008965                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008965                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008965                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008965                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41898.523630                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41898.523630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41898.523630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41898.523630                       # average overall mshr miss latency
system.cpu.icache.replacements                  12761                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1433810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1433810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12971                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12971                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    563530625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    563530625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1446781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1446781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008965                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008965                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43445.426336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43445.426336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    543465750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    543465750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008965                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008965                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41898.523630                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41898.523630                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.094415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22687163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13209                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1717.553411                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.094415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.861513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2906533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2906533                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1274542                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1274542                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1274542                       # number of overall hits
system.cpu.dcache.overall_hits::total         1274542                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5594                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5594                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5594                       # number of overall misses
system.cpu.dcache.overall_misses::total          5594                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    407193000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    407193000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    407193000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    407193000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1280136                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1280136                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1280136                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1280136                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004370                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004370                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004370                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004370                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72791.026099                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72791.026099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72791.026099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72791.026099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3068                       # number of writebacks
system.cpu.dcache.writebacks::total              3068                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1292                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1292                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4302                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4302                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38716                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38716                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    313699500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    313699500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    313699500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    313699500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     85281375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     85281375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003361                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003361                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003361                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003361                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72919.456067                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72919.456067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72919.456067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72919.456067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.742406                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.742406                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4303                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       799327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          799327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    219897875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    219897875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       802227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       802227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75826.853448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75826.853448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3925                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3925                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    214925875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214925875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     85281375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     85281375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74343.090626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74343.090626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21727.738854                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21727.738854                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       475215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         475215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    187295125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    187295125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       477909                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       477909                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69523.060505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69523.060505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34791                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34791                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     98773625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     98773625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70002.569100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70002.569100                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1281405                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4815                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            266.127726                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5124847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5124847                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 102049830000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
