

================================================================
== Vitis HLS Report for 'cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2'
================================================================
* Date:           Tue May 20 14:30:09 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_351_2  |       18|       18|         3|          1|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_251 = alloca i32 1" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 6 'alloca' 'i_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %idx"   --->   Operation 8 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln346 = store i5 0, i5 %i_251" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 9 'store' 'store_ln346' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i5 %i_251" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%icmp_ln351 = icmp_eq  i5 %i, i5 17" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 12 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%i_276 = add i5 %i, i5 1" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 13 'add' 'i_276' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln351 = br i1 %icmp_ln351, void %for.inc.i.split, void %for.end.i.exitStub" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 14 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %i" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 15 'zext' 'zext_ln27' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i32 0, i32 %zext_ln27" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 16 'getelementptr' 's_addr' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 17 'load' 's_load' <Predicate = (!icmp_ln351)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln346 = store i5 %i_276, i5 %i_251" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 18 'store' 'store_ln346' <Predicate = (!icmp_ln351)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 0" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i6 %shl_ln" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 20 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %idx_read, i32 2, i32 8" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln27 = add i7 %zext_ln27_1, i7 %trunc_ln" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 22 'add' 'add_ln27' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %add_ln27" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 23 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr i8 %in_0, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 24 'getelementptr' 'in_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%in_0_load = load i7 %in_0_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 25 'load' 'in_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr i8 %in_1, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 26 'getelementptr' 'in_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%in_1_load = load i7 %in_1_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 27 'load' 'in_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr i8 %in_2, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 28 'getelementptr' 'in_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%in_2_load = load i7 %in_2_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 29 'load' 'in_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_3_addr = getelementptr i8 %in_3, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 30 'getelementptr' 'in_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%in_3_load = load i7 %in_3_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 31 'load' 'in_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 32 'bitconcatenate' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i6 %or_ln27" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 33 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.87ns)   --->   "%add_ln27_1 = add i7 %zext_ln27_3, i7 %trunc_ln" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 34 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i7 %add_ln27_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 35 'zext' 'zext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%in_0_addr_1 = getelementptr i8 %in_0, i32 0, i32 %zext_ln27_4" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 36 'getelementptr' 'in_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%in_0_load_1 = load i7 %in_0_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 37 'load' 'in_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%in_1_addr_1 = getelementptr i8 %in_1, i32 0, i32 %zext_ln27_4" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 38 'getelementptr' 'in_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%in_1_load_1 = load i7 %in_1_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 39 'load' 'in_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%in_2_addr_1 = getelementptr i8 %in_2, i32 0, i32 %zext_ln27_4" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 40 'getelementptr' 'in_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%in_2_load_1 = load i7 %in_2_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 41 'load' 'in_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%in_3_addr_1 = getelementptr i8 %in_3, i32 0, i32 %zext_ln27_4" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 42 'getelementptr' 'in_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%in_3_load_1 = load i7 %in_3_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 43 'load' 'in_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 44 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln351)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.56>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 45 'specpipeline' 'specpipeline_ln346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln346 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln351 = specloopname void @_ssdm_op_SpecLoopName, void @empty_69" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 47 'specloopname' 'specloopname_ln351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_0_load = load i7 %in_0_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 48 'load' 'in_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 49 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_1_load = load i7 %in_1_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 49 'load' 'in_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 50 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_2_load = load i7 %in_2_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 50 'load' 'in_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 51 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_3_load = load i7 %in_3_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 51 'load' 'in_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 52 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_0_load_1 = load i7 %in_0_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 52 'load' 'in_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 53 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_1_load_1 = load i7 %in_1_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 53 'load' 'in_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 54 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_2_load_1 = load i7 %in_2_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 54 'load' 'in_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 55 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_3_load_1 = load i7 %in_3_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 55 'load' 'in_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln352_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %in_3_load_1, i8 %in_2_load_1, i8 %in_1_load_1, i8 %in_0_load_1, i8 %in_3_load, i8 %in_2_load, i8 %in_1_load, i8 %in_0_load" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 56 'bitconcatenate' 'or_ln352_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.99ns)   --->   "%xor_ln352 = xor i64 %s_load, i64 %or_ln352_6" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 57 'xor' 'xor_ln352' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln352 = store void @_ssdm_op_Write.bram.i64, i5 %s_addr, i64 %xor_ln352, i8 255" [src/sha3/fips202.c:352->src/sha3/fips202.c:545]   --->   Operation 58 'store' 'store_ln352' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln351 = br void %for.inc.i" [src/sha3/fips202.c:351->src/sha3/fips202.c:545]   --->   Operation 59 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_251                      (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
idx_read                   (read                  ) [ 0110]
store_ln346                (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0000]
i                          (load                  ) [ 0110]
icmp_ln351                 (icmp                  ) [ 0110]
i_276                      (add                   ) [ 0000]
br_ln351                   (br                    ) [ 0000]
zext_ln27                  (zext                  ) [ 0000]
s_addr                     (getelementptr         ) [ 0111]
store_ln346                (store                 ) [ 0000]
shl_ln                     (bitconcatenate        ) [ 0000]
zext_ln27_1                (zext                  ) [ 0000]
trunc_ln                   (partselect            ) [ 0000]
add_ln27                   (add                   ) [ 0000]
zext_ln27_2                (zext                  ) [ 0000]
in_0_addr                  (getelementptr         ) [ 0101]
in_1_addr                  (getelementptr         ) [ 0101]
in_2_addr                  (getelementptr         ) [ 0101]
in_3_addr                  (getelementptr         ) [ 0101]
or_ln27                    (bitconcatenate        ) [ 0000]
zext_ln27_3                (zext                  ) [ 0000]
add_ln27_1                 (add                   ) [ 0000]
zext_ln27_4                (zext                  ) [ 0000]
in_0_addr_1                (getelementptr         ) [ 0101]
in_1_addr_1                (getelementptr         ) [ 0101]
in_2_addr_1                (getelementptr         ) [ 0101]
in_3_addr_1                (getelementptr         ) [ 0101]
s_load                     (load                  ) [ 0101]
specpipeline_ln346         (specpipeline          ) [ 0000]
speclooptripcount_ln346    (speclooptripcount     ) [ 0000]
specloopname_ln351         (specloopname          ) [ 0000]
in_0_load                  (load                  ) [ 0000]
in_1_load                  (load                  ) [ 0000]
in_2_load                  (load                  ) [ 0000]
in_3_load                  (load                  ) [ 0000]
in_0_load_1                (load                  ) [ 0000]
in_1_load_1                (load                  ) [ 0000]
in_2_load_1                (load                  ) [ 0000]
in_3_load_1                (load                  ) [ 0000]
or_ln352_6                 (bitconcatenate        ) [ 0000]
xor_ln352                  (xor                   ) [ 0000]
store_ln352                (store                 ) [ 0000]
br_ln351                   (br                    ) [ 0000]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_251_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_251/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="idx_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="9" slack="0"/>
<pin id="65" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="s_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="2"/>
<pin id="77" dir="0" index="1" bw="64" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="83" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_load/1 store_ln352/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="in_0_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="7" slack="0"/>
<pin id="89" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_0_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
<pin id="100" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_0_load/2 in_0_load_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_1_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_1_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
<pin id="117" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_1_load/2 in_1_load_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="in_2_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_2_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
<pin id="134" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_2_load/2 in_2_load_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_3_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_3_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="148" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="149" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
<pin id="151" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_3_load/2 in_3_load_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="in_0_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_0_addr_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="in_1_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_1_addr_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="in_2_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_2_addr_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="in_3_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_3_addr_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln346_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln346/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln351_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln351/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_276_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_276/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln27_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln346_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln346/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="shl_ln_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="1"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln27_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="9" slack="1"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="5" slack="0"/>
<pin id="231" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln27_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln27_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln27_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="1"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln27_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln27_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln27_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="or_ln352_6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="0" index="3" bw="8" slack="0"/>
<pin id="279" dir="0" index="4" bw="8" slack="0"/>
<pin id="280" dir="0" index="5" bw="8" slack="0"/>
<pin id="281" dir="0" index="6" bw="8" slack="0"/>
<pin id="282" dir="0" index="7" bw="8" slack="0"/>
<pin id="283" dir="0" index="8" bw="8" slack="0"/>
<pin id="284" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln352_6/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="xor_ln352_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln352/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_251_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_251 "/>
</bind>
</comp>

<comp id="307" class="1005" name="idx_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="1"/>
<pin id="309" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="i_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="1"/>
<pin id="314" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_ln351_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln351 "/>
</bind>
</comp>

<comp id="322" class="1005" name="s_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="1"/>
<pin id="324" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="in_0_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="1"/>
<pin id="330" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_0_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="in_1_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="1"/>
<pin id="335" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_1_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="in_2_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="1"/>
<pin id="340" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_2_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="in_3_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="1"/>
<pin id="345" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_3_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="in_0_addr_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="1"/>
<pin id="350" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_0_addr_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="in_1_addr_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="1"/>
<pin id="355" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_1_addr_1 "/>
</bind>
</comp>

<comp id="358" class="1005" name="in_2_addr_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="1"/>
<pin id="360" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_2_addr_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="in_3_addr_1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="1"/>
<pin id="365" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_3_addr_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="s_load_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="68" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="101"><net_src comp="85" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="135"><net_src comp="119" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="136" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="190" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="190" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="214"><net_src comp="199" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="222" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="226" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="226" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="143" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="287"><net_src comp="126" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="288"><net_src comp="109" pin="3"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="92" pin="3"/><net_sink comp="274" pin=4"/></net>

<net id="290"><net_src comp="143" pin="7"/><net_sink comp="274" pin=5"/></net>

<net id="291"><net_src comp="126" pin="7"/><net_sink comp="274" pin=6"/></net>

<net id="292"><net_src comp="109" pin="7"/><net_sink comp="274" pin=7"/></net>

<net id="293"><net_src comp="92" pin="7"/><net_sink comp="274" pin=8"/></net>

<net id="298"><net_src comp="274" pin="9"/><net_sink comp="294" pin=1"/></net>

<net id="299"><net_src comp="294" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="303"><net_src comp="58" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="310"><net_src comp="62" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="315"><net_src comp="190" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="321"><net_src comp="193" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="68" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="331"><net_src comp="85" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="336"><net_src comp="102" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="341"><net_src comp="119" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="346"><net_src comp="136" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="351"><net_src comp="153" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="356"><net_src comp="161" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="361"><net_src comp="169" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="366"><net_src comp="177" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="371"><net_src comp="75" pin="7"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="294" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {3 }
 - Input state : 
	Port: cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2 : idx | {1 }
	Port: cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2 : in_0 | {2 3 }
	Port: cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2 : in_1 | {2 3 }
	Port: cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2 : in_2 | {2 3 }
	Port: cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2 : in_3 | {2 3 }
	Port: cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2 : s | {1 2 }
  - Chain level:
	State 1
		store_ln346 : 1
		i : 1
		icmp_ln351 : 2
		i_276 : 2
		br_ln351 : 3
		zext_ln27 : 2
		s_addr : 3
		s_load : 4
		store_ln346 : 3
	State 2
		zext_ln27_1 : 1
		add_ln27 : 2
		zext_ln27_2 : 3
		in_0_addr : 4
		in_0_load : 5
		in_1_addr : 4
		in_1_load : 5
		in_2_addr : 4
		in_2_load : 5
		in_3_addr : 4
		in_3_load : 5
		zext_ln27_3 : 1
		add_ln27_1 : 2
		zext_ln27_4 : 3
		in_0_addr_1 : 4
		in_0_load_1 : 5
		in_1_addr_1 : 4
		in_1_load_1 : 5
		in_2_addr_1 : 4
		in_2_load_1 : 5
		in_3_addr_1 : 4
		in_3_load_1 : 5
	State 3
		or_ln352_6 : 1
		xor_ln352 : 2
		store_ln352 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln352_fu_294  |    0    |    64   |
|----------|---------------------|---------|---------|
|          |     i_276_fu_199    |    0    |    13   |
|    add   |   add_ln27_fu_235   |    0    |    14   |
|          |  add_ln27_1_fu_260  |    0    |    14   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln351_fu_193  |    0    |    13   |
|----------|---------------------|---------|---------|
|   read   | idx_read_read_fu_62 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln27_fu_205  |    0    |    0    |
|          |  zext_ln27_1_fu_222 |    0    |    0    |
|   zext   |  zext_ln27_2_fu_241 |    0    |    0    |
|          |  zext_ln27_3_fu_256 |    0    |    0    |
|          |  zext_ln27_4_fu_266 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    shl_ln_fu_215    |    0    |    0    |
|bitconcatenate|    or_ln27_fu_249   |    0    |    0    |
|          |  or_ln352_6_fu_274  |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|   trunc_ln_fu_226   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   118   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   i_251_reg_300   |    5   |
|     i_reg_312     |    5   |
| icmp_ln351_reg_318|    1   |
|  idx_read_reg_307 |    9   |
|in_0_addr_1_reg_348|    7   |
| in_0_addr_reg_328 |    7   |
|in_1_addr_1_reg_353|    7   |
| in_1_addr_reg_333 |    7   |
|in_2_addr_1_reg_358|    7   |
| in_2_addr_reg_338 |    7   |
|in_3_addr_1_reg_363|    7   |
| in_3_addr_reg_343 |    7   |
|   s_addr_reg_322  |    5   |
|   s_load_reg_368  |   64   |
+-------------------+--------+
|       Total       |   145  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_75 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|  grp_access_fu_92 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|  grp_access_fu_92 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_109 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_109 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_126 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_126 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_143 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_143 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   56   ||  14.292 ||    0    ||    81   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   118  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    0   |   81   |
|  Register |    -   |   145  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   145  |   199  |
+-----------+--------+--------+--------+
