-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xFSuppression3x3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_magnitude_mat_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    p_magnitude_mat_V_V_empty_n : IN STD_LOGIC;
    p_magnitude_mat_V_V_read : OUT STD_LOGIC;
    p_phase_mat_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_phase_mat_V_V_empty_n : IN STD_LOGIC;
    p_phase_mat_V_V_read : OUT STD_LOGIC;
    p_dst_mat_V_V_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_dst_mat_V_V_full_n : IN STD_LOGIC;
    p_dst_mat_V_V_write : OUT STD_LOGIC;
    low_threshold_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    low_threshold_empty_n : IN STD_LOGIC;
    low_threshold_read : OUT STD_LOGIC;
    high_threshold_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    high_threshold_empty_n : IN STD_LOGIC;
    high_threshold_read : OUT STD_LOGIC );
end;


architecture behav of xFSuppression3x3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_2D : STD_LOGIC_VECTOR (7 downto 0) := "00101101";
    constant ap_const_lv8_5A : STD_LOGIC_VECTOR (7 downto 0) := "01011010";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";
    constant ap_const_lv11_500 : STD_LOGIC_VECTOR (10 downto 0) := "10100000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv10_2D1 : STD_LOGIC_VECTOR (9 downto 0) := "1011010001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_magnitude_mat_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond1_i_reg_1284 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal exitcond_i_i_reg_1373 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_reg_1356 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phase_mat_V_V_blk_n : STD_LOGIC;
    signal p_dst_mat_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter7 : STD_LOGIC := '0';
    signal tmp_11_i_reg_1391 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_i_reg_1391_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal low_threshold_blk_n : STD_LOGIC;
    signal high_threshold_blk_n : STD_LOGIC;
    signal t_V_reg_405 : STD_LOGIC_VECTOR (10 downto 0);
    signal t_V_5_reg_464 : STD_LOGIC_VECTOR (10 downto 0);
    signal t_V_5_reg_464_pp1_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state8_pp1_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op103_read_state9 : BOOLEAN;
    signal ap_predicate_op104_read_state9 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state11_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_state13_pp1_stage0_iter5 : BOOLEAN;
    signal ap_block_state14_pp1_stage0_iter6 : BOOLEAN;
    signal ap_block_state15_pp1_stage0_iter7 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal l20_buf_V_0_i_reg_476 : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_0_V_reg_488 : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_0_V_reg_488_pp1_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal l10_buf_0_V_reg_501 : STD_LOGIC_VECTOR (15 downto 0);
    signal l10_buf_V_0_i_reg_513 : STD_LOGIC_VECTOR (15 downto 0);
    signal angle_buf_V_1_i_reg_526 : STD_LOGIC_VECTOR (7 downto 0);
    signal l00_buf_0_V_reg_538 : STD_LOGIC_VECTOR (15 downto 0);
    signal l00_buf_V_0_i_reg_550 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_652 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_659 : STD_LOGIC_VECTOR (7 downto 0);
    signal low_threshold_read_reg_1274 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal high_threshold_read_reg_1279 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond1_i_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond1_i_reg_1284_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal col_V_fu_671_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_i_fu_677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i_reg_1293 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i_reg_1293_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_cast_i_fu_682_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_cast_i_reg_1317 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_66_cast_i_fu_685_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_cast_i_reg_1322 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_8_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_8_reg_1330 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal exitcond_i_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_reg_1336 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0298_3_i_fu_764_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0298_3_i_reg_1341 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal p_0317_3_i_fu_780_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0317_3_i_reg_1346 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0325_3_i_fu_796_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0325_3_i_reg_1351 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_i_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_810_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_reg_1360 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_814_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_818_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1368 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_1373_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_1373_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_1373_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_1373_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_1373_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_1373_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal col_V_1_fu_843_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_V_1_reg_1377 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_10_i_fu_849_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_i_reg_1382 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_i_reg_1382_pp1_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_i_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_i_reg_1391_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_i_reg_1391_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_i_reg_1391_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_0_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_V_load_reg_1410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal buf_1_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_V_load_reg_1417 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_V_load_reg_1424 : STD_LOGIC_VECTOR (15 downto 0);
    signal l00_buf_2_V_xfExtractPixels_fu_563_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l00_buf_2_V_reg_1441 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal l10_buf_2_V_xfExtractPixels_fu_568_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l10_buf_2_V_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_2_V_xfExtractPixels_fu_573_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_2_V_reg_1452 : STD_LOGIC_VECTOR (15 downto 0);
    signal angle_1_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_1_V_load_reg_1458 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_0_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_0_V_load_reg_1463 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt_reg_1468 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_i_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_i_reg_1473 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_i_reg_1478 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_i_reg_1483 : STD_LOGIC_VECTOR (0 downto 0);
    signal angle_buf_2_V_xfExtractPixels_1_fu_578_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_buf_2_V_reg_1488 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter6 : STD_LOGIC := '0';
    signal grp_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_reg_1493 : STD_LOGIC_VECTOR (0 downto 0);
    signal NMS_i_fu_918_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal NMS_i_reg_1498 : STD_LOGIC_VECTOR (1 downto 0);
    signal NMS_5_i_fu_972_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal NMS_5_i_reg_1503 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_i_reg_1508 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt3_reg_1514 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_i_reg_1519 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_i_reg_1524 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_i_fu_1010_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp16_i_reg_1529 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i1_reg_1534 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_i1_reg_1541 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt1_reg_1547 : STD_LOGIC_VECTOR (0 downto 0);
    signal NMS_i1_fu_1064_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal NMS_i1_reg_1552 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_i1_reg_1560 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_i1_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_i1_reg_1566 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_i1_reg_1572 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_i1_reg_1577 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt2_reg_1583 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_i1_reg_1588 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_i1_reg_1593 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_i1_reg_1599 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_ind_V_fu_1078_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_reg_1604 : STD_LOGIC_VECTOR (12 downto 0);
    signal read_ind_V_fu_1084_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal read_ind_V_reg_1610 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_ind_V_fu_1090_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal write_ind_V_reg_1616 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_fu_1096_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal row_V_reg_1622 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_V_3_fu_1230_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_V_3_reg_1627 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal p_i_11_fu_1243_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_i_11_reg_1632 : STD_LOGIC_VECTOR (12 downto 0);
    signal read_ind_V_1_fu_1255_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal read_ind_V_1_reg_1637 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_i_12_fu_1267_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_i_12_reg_1642 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_condition_pp1_exit_iter5_state13 : STD_LOGIC;
    signal angle_0_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_0_V_ce0 : STD_LOGIC;
    signal angle_0_V_we0 : STD_LOGIC;
    signal angle_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_0_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_0_V_ce1 : STD_LOGIC;
    signal angle_1_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_1_V_ce0 : STD_LOGIC;
    signal angle_1_V_we0 : STD_LOGIC;
    signal angle_1_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal angle_1_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_1_V_ce1 : STD_LOGIC;
    signal buf_0_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_0_V_ce0 : STD_LOGIC;
    signal buf_0_V_we0 : STD_LOGIC;
    signal buf_0_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_0_V_ce1 : STD_LOGIC;
    signal buf_1_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_1_V_ce0 : STD_LOGIC;
    signal buf_1_V_we0 : STD_LOGIC;
    signal buf_1_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_1_V_ce1 : STD_LOGIC;
    signal buf_2_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_2_V_ce0 : STD_LOGIC;
    signal buf_2_V_we0 : STD_LOGIC;
    signal buf_2_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_2_V_ce1 : STD_LOGIC;
    signal l00_buf_2_V_xfExtractPixels_fu_563_ap_ready : STD_LOGIC;
    signal l10_buf_2_V_xfExtractPixels_fu_568_ap_ready : STD_LOGIC;
    signal l20_buf_2_V_xfExtractPixels_fu_573_ap_ready : STD_LOGIC;
    signal angle_buf_2_V_xfExtractPixels_1_fu_578_ap_ready : STD_LOGIC;
    signal angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_1_reg_416 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_2_reg_428 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_3_reg_440 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_4_reg_452 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_t_V_5_phi_fu_468_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_l20_buf_V_0_i_phi_fu_480_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l10_buf_0_V_phi_fu_505_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l10_buf_V_0_i_phi_fu_517_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l00_buf_V_0_i_phi_fu_554_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf0_V_fu_869_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf1_V_fu_878_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf2_V_fu_887_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_V_addr_1_gep_fu_315_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_1_V_addr_1_gep_fu_321_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal buf_2_V_addr_gep_fu_327_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_0_V_addr_1_gep_fu_336_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal angle_1_V_addr_gep_fu_342_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_V_7_fu_1056_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal p_4_i_fu_186 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_3_i_fu_190 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_2_i_fu_194 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_583_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_583_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_591_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_597_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_597_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_610_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_616_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_622_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_628_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_646_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_i_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_755_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_i_fu_721_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp5_fu_772_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_1_i_fu_729_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp9_fu_788_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_2_i_9_fu_737_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rev2_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i_fu_925_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_i_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_i_fu_958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_i_fu_964_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal NMS_2_i_fu_939_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_i_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_i_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_i_fu_1002_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rev3_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_i_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_i_fu_1028_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp17_i_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_i_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal NMS_8_i_fu_1038_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rev_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1107_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i1_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i1_fu_1127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i1_fu_1121_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp4_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_i1_fu_1144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_i1_fu_1149_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal NMS_2_i1_fu_1132_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rev1_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal NMS_5_i1_fu_1156_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond3_i1_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_i1_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_i1_fu_1173_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp6_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_1192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_i1_fu_1200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_i1_fu_1206_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp17_i1_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_i1_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal NMS_8_i1_fu_1184_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp16_i1_fu_1213_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_i_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_1125 : BOOLEAN;
    signal ap_condition_1129 : BOOLEAN;

    component xfExtractPixels IS
    port (
        ap_ready : OUT STD_LOGIC;
        val1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component xfExtractPixels_1 IS
    port (
        ap_ready : OUT STD_LOGIC;
        val1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Canny_accel_mux_3mb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component xFSuppression3x3_hbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component xFSuppression3x3_jbC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    angle_0_V_U : component xFSuppression3x3_hbi
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => angle_0_V_address0,
        ce0 => angle_0_V_ce0,
        we0 => angle_0_V_we0,
        d0 => angle_0_V_d0,
        address1 => angle_0_V_address1,
        ce1 => angle_0_V_ce1,
        q1 => angle_0_V_q1);

    angle_1_V_U : component xFSuppression3x3_hbi
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => angle_1_V_address0,
        ce0 => angle_1_V_ce0,
        we0 => angle_1_V_we0,
        d0 => angle_1_V_d0,
        address1 => angle_1_V_address1,
        ce1 => angle_1_V_ce1,
        q1 => angle_1_V_q1);

    buf_0_V_U : component xFSuppression3x3_jbC
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_0_V_address0,
        ce0 => buf_0_V_ce0,
        we0 => buf_0_V_we0,
        d0 => buf_0_V_d0,
        address1 => buf_0_V_address1,
        ce1 => buf_0_V_ce1,
        q1 => buf_0_V_q1);

    buf_1_V_U : component xFSuppression3x3_jbC
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_1_V_address0,
        ce0 => buf_1_V_ce0,
        we0 => buf_1_V_we0,
        d0 => buf_1_V_d0,
        address1 => buf_1_V_address1,
        ce1 => buf_1_V_ce1,
        q1 => buf_1_V_q1);

    buf_2_V_U : component xFSuppression3x3_jbC
    generic map (
        DataWidth => 16,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2_V_address0,
        ce0 => buf_2_V_ce0,
        we0 => buf_2_V_we0,
        d0 => buf_2_V_d0,
        address1 => buf_2_V_address1,
        ce1 => buf_2_V_ce1,
        q1 => buf_2_V_q1);

    l00_buf_2_V_xfExtractPixels_fu_563 : component xfExtractPixels
    port map (
        ap_ready => l00_buf_2_V_xfExtractPixels_fu_563_ap_ready,
        val1_V_read => buf0_V_fu_869_p5,
        ap_return => l00_buf_2_V_xfExtractPixels_fu_563_ap_return);

    l10_buf_2_V_xfExtractPixels_fu_568 : component xfExtractPixels
    port map (
        ap_ready => l10_buf_2_V_xfExtractPixels_fu_568_ap_ready,
        val1_V_read => buf1_V_fu_878_p5,
        ap_return => l10_buf_2_V_xfExtractPixels_fu_568_ap_return);

    l20_buf_2_V_xfExtractPixels_fu_573 : component xfExtractPixels
    port map (
        ap_ready => l20_buf_2_V_xfExtractPixels_fu_573_ap_ready,
        val1_V_read => buf2_V_fu_887_p5,
        ap_return => l20_buf_2_V_xfExtractPixels_fu_573_ap_return);

    angle_buf_2_V_xfExtractPixels_1_fu_578 : component xfExtractPixels_1
    port map (
        ap_ready => angle_buf_2_V_xfExtractPixels_1_fu_578_ap_ready,
        val1_V_read => angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read,
        ap_return => angle_buf_2_V_xfExtractPixels_1_fu_578_ap_return);

    Canny_accel_mux_3mb6_U53 : component Canny_accel_mux_3mb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_0_V_load_reg_1410,
        din1 => buf_1_V_load_reg_1417,
        din2 => buf_2_V_load_reg_1424,
        din3 => p_0298_3_i_reg_1341,
        dout => buf0_V_fu_869_p5);

    Canny_accel_mux_3mb6_U54 : component Canny_accel_mux_3mb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_0_V_load_reg_1410,
        din1 => buf_1_V_load_reg_1417,
        din2 => buf_2_V_load_reg_1424,
        din3 => p_0317_3_i_reg_1346,
        dout => buf1_V_fu_878_p5);

    Canny_accel_mux_3mb6_U55 : component Canny_accel_mux_3mb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_0_V_load_reg_1410,
        din1 => buf_1_V_load_reg_1417,
        din2 => buf_2_V_load_reg_1424,
        din3 => p_0325_3_i_reg_1351,
        dout => buf2_V_fu_887_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond_i_fu_688_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((exitcond_i_i_fu_837_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter5_state13)) then 
                        ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter4;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp1_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    angle_buf_V_1_i_reg_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                angle_buf_V_1_i_reg_526 <= angle_buf_2_V_reg_1488;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                angle_buf_V_1_i_reg_526 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    l00_buf_0_V_reg_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                l00_buf_0_V_reg_538 <= l00_buf_2_V_reg_1441;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                l00_buf_0_V_reg_538 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    l00_buf_V_0_i_reg_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                l00_buf_V_0_i_reg_550 <= l00_buf_0_V_reg_538;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                l00_buf_V_0_i_reg_550 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    l10_buf_0_V_reg_501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                l10_buf_0_V_reg_501 <= l10_buf_2_V_reg_1447;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                l10_buf_0_V_reg_501 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    l10_buf_V_0_i_reg_513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                l10_buf_V_0_i_reg_513 <= l10_buf_0_V_reg_501;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                l10_buf_V_0_i_reg_513 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    l20_buf_0_V_reg_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                l20_buf_0_V_reg_488 <= l20_buf_2_V_reg_1452;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                l20_buf_0_V_reg_488 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    l20_buf_V_0_i_reg_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                l20_buf_V_0_i_reg_476 <= l20_buf_0_V_reg_488_pp1_iter6_reg;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                l20_buf_V_0_i_reg_476 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    t_V_1_reg_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                t_V_1_reg_416 <= ap_const_lv13_2;
            elsif (((p_dst_mat_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                t_V_1_reg_416 <= p_i_11_reg_1632;
            end if; 
        end if;
    end process;

    t_V_2_reg_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                t_V_2_reg_428 <= ap_const_lv13_1;
            elsif (((p_dst_mat_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                t_V_2_reg_428 <= read_ind_V_1_reg_1637;
            end if; 
        end if;
    end process;

    t_V_3_reg_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                t_V_3_reg_440 <= ap_const_lv13_0;
            elsif (((p_dst_mat_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                t_V_3_reg_440 <= p_1_i_12_reg_1642;
            end if; 
        end if;
    end process;

    t_V_4_reg_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                t_V_4_reg_452 <= ap_const_lv10_1;
            elsif (((p_dst_mat_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                t_V_4_reg_452 <= row_V_reg_1622;
            end if; 
        end if;
    end process;

    t_V_5_reg_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                t_V_5_reg_464 <= col_V_1_reg_1377;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                t_V_5_reg_464 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_i_fu_665_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_reg_405 <= col_V_fu_671_p2;
            elsif ((not(((high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_405 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                NMS_5_i_reg_1503 <= NMS_5_i_fu_972_p3;
                    NMS_i_reg_1498(1) <= NMS_i_fu_918_p3(1);
                sel_tmp16_i_reg_1529 <= sel_tmp16_i_fu_1010_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                    NMS_i1_reg_1552(1) <= NMS_i1_fu_1064_p3(1);
                read_ind_V_reg_1610 <= read_ind_V_fu_1084_p2;
                row_V_reg_1622 <= row_V_fu_1096_p2;
                row_ind_V_reg_1604 <= row_ind_V_fu_1078_p2;
                slt1_reg_1547 <= grp_fu_583_p2;
                slt2_reg_1583 <= grp_fu_634_p2;
                tmp_44_i1_reg_1541 <= grp_fu_610_p2;
                tmp_48_i1_reg_1560 <= grp_fu_616_p2;
                tmp_49_i1_reg_1566 <= tmp_49_i1_fu_1072_p2;
                tmp_50_i1_reg_1572 <= grp_fu_622_p2;
                tmp_52_i1_reg_1577 <= grp_fu_628_p2;
                tmp_54_i1_reg_1588 <= grp_fu_640_p2;
                tmp_56_i1_reg_1593 <= grp_fu_646_p2;
                tmp_57_i1_reg_1599 <= grp_fu_597_p2;
                tmp_i1_reg_1534 <= grp_fu_605_p2;
                write_ind_V_reg_1616 <= write_ind_V_fu_1090_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter4_reg = ap_const_lv1_0) and (tmp_4_reg_1368 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                angle_0_V_load_reg_1463 <= angle_0_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_reg_1368 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                angle_1_V_load_reg_1458 <= angle_1_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                angle_buf_2_V_reg_1488 <= angle_buf_2_V_xfExtractPixels_1_fu_578_ap_return;
                slt3_reg_1514 <= grp_fu_634_p2;
                tmp_52_i_reg_1508 <= grp_fu_628_p2;
                tmp_54_i_reg_1519 <= grp_fu_640_p2;
                tmp_56_i_reg_1524 <= grp_fu_646_p2;
                tmp_i2_reg_1493 <= grp_fu_605_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                buf_0_V_load_reg_1410 <= buf_0_V_q1;
                buf_1_V_load_reg_1417 <= buf_1_V_q1;
                buf_2_V_load_reg_1424 <= buf_2_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                col_V_1_reg_1377 <= col_V_1_fu_843_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond1_i_reg_1284 <= exitcond1_i_fu_665_p2;
                exitcond1_i_reg_1284_pp0_iter1_reg <= exitcond1_i_reg_1284;
                    tmp_i_reg_1293_pp0_iter1_reg(10 downto 0) <= tmp_i_reg_1293(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                exitcond_i_i_reg_1373 <= exitcond_i_i_fu_837_p2;
                exitcond_i_i_reg_1373_pp1_iter1_reg <= exitcond_i_i_reg_1373;
                t_V_5_reg_464_pp1_iter1_reg <= t_V_5_reg_464;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                exitcond_i_i_reg_1373_pp1_iter2_reg <= exitcond_i_i_reg_1373_pp1_iter1_reg;
                exitcond_i_i_reg_1373_pp1_iter3_reg <= exitcond_i_i_reg_1373_pp1_iter2_reg;
                exitcond_i_i_reg_1373_pp1_iter4_reg <= exitcond_i_i_reg_1373_pp1_iter3_reg;
                exitcond_i_i_reg_1373_pp1_iter5_reg <= exitcond_i_i_reg_1373_pp1_iter4_reg;
                exitcond_i_i_reg_1373_pp1_iter6_reg <= exitcond_i_i_reg_1373_pp1_iter5_reg;
                l20_buf_0_V_reg_488_pp1_iter6_reg <= l20_buf_0_V_reg_488;
                    tmp_10_i_reg_1382_pp1_iter3_reg(10 downto 0) <= tmp_10_i_reg_1382(10 downto 0);
                tmp_11_i_reg_1391_pp1_iter3_reg <= tmp_11_i_reg_1391;
                tmp_11_i_reg_1391_pp1_iter4_reg <= tmp_11_i_reg_1391_pp1_iter3_reg;
                tmp_11_i_reg_1391_pp1_iter5_reg <= tmp_11_i_reg_1391_pp1_iter4_reg;
                tmp_11_i_reg_1391_pp1_iter6_reg <= tmp_11_i_reg_1391_pp1_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                high_threshold_read_reg_1279 <= high_threshold_dout;
                low_threshold_read_reg_1274 <= low_threshold_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                l00_buf_2_V_reg_1441 <= l00_buf_2_V_xfExtractPixels_fu_563_ap_return;
                l10_buf_2_V_reg_1447 <= l10_buf_2_V_xfExtractPixels_fu_568_ap_return;
                l20_buf_2_V_reg_1452 <= l20_buf_2_V_xfExtractPixels_fu_573_ap_return;
                slt_reg_1468 <= grp_fu_583_p2;
                tmp_47_i_reg_1478 <= grp_fu_591_p2;
                tmp_57_i_reg_1483 <= grp_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                p_0298_3_i_reg_1341 <= p_0298_3_i_fu_764_p3;
                p_0317_3_i_reg_1346 <= p_0317_3_i_fu_780_p3;
                p_0325_3_i_reg_1351 <= p_0325_3_i_fu_796_p3;
                p_2_i_fu_194 <= p_0298_3_i_fu_764_p3;
                p_3_i_fu_190 <= p_0317_3_i_fu_780_p3;
                p_4_i_fu_186 <= p_0325_3_i_fu_796_p3;
                tmp_2_reg_1360 <= tmp_2_fu_810_p1;
                tmp_3_i_reg_1356 <= tmp_3_i_fu_804_p2;
                tmp_3_reg_1364 <= tmp_3_fu_814_p1;
                tmp_4_reg_1368 <= tmp_4_fu_818_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                p_1_i_12_reg_1642 <= p_1_i_12_fu_1267_p3;
                p_i_11_reg_1632 <= p_i_11_fu_1243_p3;
                read_ind_V_1_reg_1637 <= read_ind_V_1_fu_1255_p3;
                tmp_V_3_reg_1627 <= tmp_V_3_fu_1230_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op103_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((exitcond1_i_reg_1284 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_652 <= p_magnitude_mat_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op104_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((exitcond1_i_reg_1284 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_659 <= p_phase_mat_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                    tmp_10_i_reg_1382(10 downto 0) <= tmp_10_i_fu_849_p1(10 downto 0);
                tmp_11_i_reg_1391 <= tmp_11_i_fu_863_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_fu_688_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_1_i_reg_1336 <= tmp_1_i_fu_700_p2;
                tmp_i_8_reg_1330 <= tmp_i_8_fu_694_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_1373_pp1_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                tmp_46_i_reg_1473 <= tmp_46_i_fu_896_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    tmp_66_cast_i_reg_1322(7 downto 0) <= tmp_66_cast_i_fu_685_p1(7 downto 0);
                    tmp_cast_i_reg_1317(7 downto 0) <= tmp_cast_i_fu_682_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_i_fu_665_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    tmp_i_reg_1293(10 downto 0) <= tmp_i_fu_677_p1(10 downto 0);
            end if;
        end if;
    end process;
    tmp_i_reg_1293(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    tmp_i_reg_1293_pp0_iter1_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    tmp_cast_i_reg_1317(15 downto 8) <= "00000000";
    tmp_66_cast_i_reg_1322(15 downto 8) <= "00000000";
    tmp_10_i_reg_1382(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    tmp_10_i_reg_1382_pp1_iter3_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    NMS_i_reg_1498(0) <= '1';
    NMS_i1_reg_1552(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_dst_mat_V_V_full_n, low_threshold_empty_n, high_threshold_empty_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter7, ap_CS_fsm_state18, exitcond1_i_fu_665_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state6, exitcond_i_fu_688_p2, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5, ap_enable_reg_pp1_iter6, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond1_i_fu_665_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((exitcond1_i_fu_665_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((exitcond_i_fu_688_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((p_dst_mat_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    NMS_2_i1_fu_1132_p3 <= 
        ap_const_lv2_0 when (sel_tmp2_i1_fu_1127_p2(0) = '1') else 
        sel_tmp1_i1_fu_1121_p3;
    NMS_2_i_fu_939_p3 <= 
        ap_const_lv2_0 when (sel_tmp2_i_fu_933_p2(0) = '1') else 
        sel_tmp1_i_fu_925_p3;
    NMS_5_i1_fu_1156_p3 <= 
        sel_tmp5_i1_fu_1149_p3 when (tmp_48_i1_reg_1560(0) = '1') else 
        NMS_2_i1_fu_1132_p3;
    NMS_5_i_fu_972_p3 <= 
        sel_tmp5_i_fu_964_p3 when (grp_fu_616_p2(0) = '1') else 
        NMS_2_i_fu_939_p3;
    NMS_8_i1_fu_1184_p3 <= 
        ap_const_lv2_0 when (sel_tmp10_i1_fu_1179_p2(0) = '1') else 
        sel_tmp9_i1_fu_1173_p3;
    NMS_8_i_fu_1038_p3 <= 
        ap_const_lv2_0 when (sel_tmp10_i_fu_1033_p2(0) = '1') else 
        sel_tmp9_i_fu_1028_p3;
    NMS_i1_fu_1064_p3 <= 
        ap_const_lv2_3 when (grp_fu_591_p2(0) = '1') else 
        ap_const_lv2_1;
    NMS_i_fu_918_p3 <= 
        ap_const_lv2_3 when (tmp_47_i_reg_1478(0) = '1') else 
        ap_const_lv2_1;
    angle_0_V_addr_1_gep_fu_336_p3 <= tmp_10_i_fu_849_p1(11 - 1 downto 0);

    angle_0_V_address0_assign_proc : process(ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_3_i_reg_1356, tmp_i_reg_1293_pp0_iter1_reg, tmp_3_reg_1364, exitcond_i_i_reg_1373_pp1_iter1_reg, tmp_10_i_fu_849_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, angle_0_V_addr_1_gep_fu_336_p3)
    begin
        if (((tmp_3_i_reg_1356 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_3_reg_1364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            angle_0_V_address0 <= angle_0_V_addr_1_gep_fu_336_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_3_reg_1364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            angle_0_V_address0 <= tmp_10_i_fu_849_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            angle_0_V_address0 <= tmp_i_reg_1293_pp0_iter1_reg(11 - 1 downto 0);
        else 
            angle_0_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    angle_0_V_address1 <= tmp_10_i_reg_1382_pp1_iter3_reg(11 - 1 downto 0);

    angle_0_V_ce0_assign_proc : process(tmp_3_i_reg_1356, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, tmp_3_reg_1364, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_3_reg_1364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_3_reg_1364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            angle_0_V_ce0 <= ap_const_logic_1;
        else 
            angle_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_0_V_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter4)
    begin
        if (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            angle_0_V_ce1 <= ap_const_logic_1;
        else 
            angle_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    angle_0_V_d0_assign_proc : process(ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_3_i_reg_1356, reg_659, tmp_3_reg_1364, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_3_reg_1364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            angle_0_V_d0 <= ap_const_lv8_0;
        elsif ((((tmp_3_i_reg_1356 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_3_reg_1364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            angle_0_V_d0 <= reg_659;
        else 
            angle_0_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    angle_0_V_we0_assign_proc : process(tmp_3_i_reg_1356, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, exitcond1_i_reg_1284_pp0_iter1_reg, tmp_3_reg_1364, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_3_reg_1364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((exitcond1_i_reg_1284_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_3_reg_1364 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            angle_0_V_we0 <= ap_const_logic_1;
        else 
            angle_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    angle_1_V_addr_gep_fu_342_p3 <= tmp_10_i_fu_849_p1(11 - 1 downto 0);

    angle_1_V_address0_assign_proc : process(tmp_3_i_reg_1356, tmp_10_i_fu_849_p1, angle_1_V_addr_gep_fu_342_p3, ap_condition_1125)
    begin
        if ((ap_const_boolean_1 = ap_condition_1125)) then
            if ((tmp_3_i_reg_1356 = ap_const_lv1_1)) then 
                angle_1_V_address0 <= angle_1_V_addr_gep_fu_342_p3;
            elsif ((tmp_3_i_reg_1356 = ap_const_lv1_0)) then 
                angle_1_V_address0 <= tmp_10_i_fu_849_p1(11 - 1 downto 0);
            else 
                angle_1_V_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            angle_1_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    angle_1_V_address1 <= tmp_10_i_reg_1382_pp1_iter3_reg(11 - 1 downto 0);

    angle_1_V_ce0_assign_proc : process(tmp_3_i_reg_1356, ap_block_pp1_stage0_11001, tmp_3_reg_1364, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_3_reg_1364 = ap_const_lv1_1) and (tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((tmp_3_reg_1364 = ap_const_lv1_1) and (tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            angle_1_V_ce0 <= ap_const_logic_1;
        else 
            angle_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_1_V_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter4)
    begin
        if (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            angle_1_V_ce1 <= ap_const_logic_1;
        else 
            angle_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    angle_1_V_d0_assign_proc : process(tmp_3_i_reg_1356, reg_659, ap_condition_1125)
    begin
        if ((ap_const_boolean_1 = ap_condition_1125)) then
            if ((tmp_3_i_reg_1356 = ap_const_lv1_1)) then 
                angle_1_V_d0 <= reg_659;
            elsif ((tmp_3_i_reg_1356 = ap_const_lv1_0)) then 
                angle_1_V_d0 <= ap_const_lv8_0;
            else 
                angle_1_V_d0 <= "XXXXXXXX";
            end if;
        else 
            angle_1_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    angle_1_V_we0_assign_proc : process(tmp_3_i_reg_1356, ap_block_pp1_stage0_11001, tmp_3_reg_1364, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_3_reg_1364 = ap_const_lv1_1) and (tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((tmp_3_reg_1364 = ap_const_lv1_1) and (tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            angle_1_V_we0 <= ap_const_logic_1;
        else 
            angle_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read <= 
        angle_1_V_load_reg_1458 when (tmp_4_reg_1368(0) = '1') else 
        angle_0_V_load_reg_1463;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state16 <= ap_CS_fsm(6);
    ap_CS_fsm_state17 <= ap_CS_fsm(7);
    ap_CS_fsm_state18 <= ap_CS_fsm(8);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(p_magnitude_mat_V_V_empty_n, p_phase_mat_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond1_i_reg_1284)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond1_i_reg_1284 = ap_const_lv1_0) and (p_phase_mat_V_V_empty_n = ap_const_logic_0)) or ((exitcond1_i_reg_1284 = ap_const_lv1_0) and (p_magnitude_mat_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_magnitude_mat_V_V_empty_n, p_phase_mat_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond1_i_reg_1284)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond1_i_reg_1284 = ap_const_lv1_0) and (p_phase_mat_V_V_empty_n = ap_const_logic_0)) or ((exitcond1_i_reg_1284 = ap_const_lv1_0) and (p_magnitude_mat_V_V_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(p_magnitude_mat_V_V_empty_n, p_phase_mat_V_V_empty_n, p_dst_mat_V_V_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter7, tmp_11_i_reg_1391_pp1_iter6_reg, ap_predicate_op103_read_state9, ap_predicate_op104_read_state9)
    begin
                ap_block_pp1_stage0_01001 <= (((tmp_11_i_reg_1391_pp1_iter6_reg = ap_const_lv1_0) and (p_dst_mat_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((p_phase_mat_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op104_read_state9 = ap_const_boolean_1)) or ((p_magnitude_mat_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op103_read_state9 = ap_const_boolean_1)))));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(p_magnitude_mat_V_V_empty_n, p_phase_mat_V_V_empty_n, p_dst_mat_V_V_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter7, tmp_11_i_reg_1391_pp1_iter6_reg, ap_predicate_op103_read_state9, ap_predicate_op104_read_state9)
    begin
                ap_block_pp1_stage0_11001 <= (((tmp_11_i_reg_1391_pp1_iter6_reg = ap_const_lv1_0) and (p_dst_mat_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((p_phase_mat_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op104_read_state9 = ap_const_boolean_1)) or ((p_magnitude_mat_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op103_read_state9 = ap_const_boolean_1)))));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(p_magnitude_mat_V_V_empty_n, p_phase_mat_V_V_empty_n, p_dst_mat_V_V_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter7, tmp_11_i_reg_1391_pp1_iter6_reg, ap_predicate_op103_read_state9, ap_predicate_op104_read_state9)
    begin
                ap_block_pp1_stage0_subdone <= (((tmp_11_i_reg_1391_pp1_iter6_reg = ap_const_lv1_0) and (p_dst_mat_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((p_phase_mat_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op104_read_state9 = ap_const_boolean_1)) or ((p_magnitude_mat_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op103_read_state9 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, low_threshold_empty_n, high_threshold_empty_n)
    begin
                ap_block_state1 <= ((high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp1_stage0_iter7_assign_proc : process(p_dst_mat_V_V_full_n, tmp_11_i_reg_1391_pp1_iter6_reg)
    begin
                ap_block_state15_pp1_stage0_iter7 <= ((tmp_11_i_reg_1391_pp1_iter6_reg = ap_const_lv1_0) and (p_dst_mat_V_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(p_magnitude_mat_V_V_empty_n, p_phase_mat_V_V_empty_n, exitcond1_i_reg_1284)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (((exitcond1_i_reg_1284 = ap_const_lv1_0) and (p_phase_mat_V_V_empty_n = ap_const_logic_0)) or ((exitcond1_i_reg_1284 = ap_const_lv1_0) and (p_magnitude_mat_V_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp1_stage0_iter1_assign_proc : process(p_magnitude_mat_V_V_empty_n, p_phase_mat_V_V_empty_n, ap_predicate_op103_read_state9, ap_predicate_op104_read_state9)
    begin
                ap_block_state9_pp1_stage0_iter1 <= (((p_phase_mat_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op104_read_state9 = ap_const_boolean_1)) or ((p_magnitude_mat_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op103_read_state9 = ap_const_boolean_1)));
    end process;


    ap_condition_1125_assign_proc : process(ap_block_pp1_stage0, tmp_3_reg_1364, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
                ap_condition_1125 <= ((tmp_3_reg_1364 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1129_assign_proc : process(ap_block_pp1_stage0, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
                ap_condition_1129 <= (not((tmp_2_reg_1360 = ap_const_lv2_1)) and not((tmp_2_reg_1360 = ap_const_lv2_0)) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond1_i_fu_665_p2)
    begin
        if ((exitcond1_i_fu_665_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter5_state13_assign_proc : process(ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5)
    begin
        if (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0))) then 
            ap_condition_pp1_exit_iter5_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter5_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state6, exitcond_i_fu_688_p2)
    begin
        if (((exitcond_i_fu_688_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter7, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5, ap_enable_reg_pp1_iter6, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_enable_reg_pp1_iter7 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter7, angle_buf_V_1_i_reg_526, exitcond_i_i_reg_1373_pp1_iter6_reg, angle_buf_2_V_reg_1488)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4 <= angle_buf_2_V_reg_1488;
        else 
            ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4 <= angle_buf_V_1_i_reg_526;
        end if; 
    end process;


    ap_phi_mux_l00_buf_V_0_i_phi_fu_554_p4_assign_proc : process(ap_block_pp1_stage0, l00_buf_0_V_reg_538, l00_buf_V_0_i_reg_550, exitcond_i_i_reg_1373_pp1_iter5_reg, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_l00_buf_V_0_i_phi_fu_554_p4 <= l00_buf_0_V_reg_538;
        else 
            ap_phi_mux_l00_buf_V_0_i_phi_fu_554_p4 <= l00_buf_V_0_i_reg_550;
        end if; 
    end process;


    ap_phi_mux_l10_buf_0_V_phi_fu_505_p4_assign_proc : process(ap_block_pp1_stage0, l10_buf_0_V_reg_501, exitcond_i_i_reg_1373_pp1_iter5_reg, l10_buf_2_V_reg_1447, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_l10_buf_0_V_phi_fu_505_p4 <= l10_buf_2_V_reg_1447;
        else 
            ap_phi_mux_l10_buf_0_V_phi_fu_505_p4 <= l10_buf_0_V_reg_501;
        end if; 
    end process;


    ap_phi_mux_l10_buf_V_0_i_phi_fu_517_p4_assign_proc : process(ap_block_pp1_stage0, l10_buf_0_V_reg_501, l10_buf_V_0_i_reg_513, exitcond_i_i_reg_1373_pp1_iter5_reg, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_l10_buf_V_0_i_phi_fu_517_p4 <= l10_buf_0_V_reg_501;
        else 
            ap_phi_mux_l10_buf_V_0_i_phi_fu_517_p4 <= l10_buf_V_0_i_reg_513;
        end if; 
    end process;


    ap_phi_mux_l20_buf_V_0_i_phi_fu_480_p4_assign_proc : process(ap_block_pp1_stage0, ap_enable_reg_pp1_iter7, l20_buf_V_0_i_reg_476, l20_buf_0_V_reg_488_pp1_iter6_reg, exitcond_i_i_reg_1373_pp1_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1))) then 
            ap_phi_mux_l20_buf_V_0_i_phi_fu_480_p4 <= l20_buf_0_V_reg_488_pp1_iter6_reg;
        else 
            ap_phi_mux_l20_buf_V_0_i_phi_fu_480_p4 <= l20_buf_V_0_i_reg_476;
        end if; 
    end process;


    ap_phi_mux_t_V_5_phi_fu_468_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond_i_i_reg_1373, t_V_5_reg_464, col_V_1_reg_1377)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_t_V_5_phi_fu_468_p4 <= col_V_1_reg_1377;
        else 
            ap_phi_mux_t_V_5_phi_fu_468_p4 <= t_V_5_reg_464;
        end if; 
    end process;


    ap_predicate_op103_read_state9_assign_proc : process(exitcond_i_i_reg_1373, tmp_3_i_reg_1356)
    begin
                ap_predicate_op103_read_state9 <= ((tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373 = ap_const_lv1_0));
    end process;


    ap_predicate_op104_read_state9_assign_proc : process(exitcond_i_i_reg_1373, tmp_3_i_reg_1356)
    begin
                ap_predicate_op104_read_state9 <= ((tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, exitcond_i_fu_688_p2)
    begin
        if (((exitcond_i_fu_688_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_V_addr_1_gep_fu_315_p3 <= tmp_10_i_fu_849_p1(11 - 1 downto 0);

    buf_0_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_3_i_reg_1356, ap_enable_reg_pp0_iter0, tmp_i_fu_677_p1, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, tmp_10_i_fu_849_p1, ap_enable_reg_pp1_iter2, buf_0_V_addr_1_gep_fu_315_p3)
    begin
        if (((tmp_3_i_reg_1356 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_0_V_address0 <= buf_0_V_addr_1_gep_fu_315_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_0_V_address0 <= tmp_10_i_fu_849_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            buf_0_V_address0 <= tmp_i_fu_677_p1(11 - 1 downto 0);
        else 
            buf_0_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_0_V_address1 <= tmp_10_i_reg_1382(11 - 1 downto 0);

    buf_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_3_i_reg_1356, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            buf_0_V_ce0 <= ap_const_logic_1;
        else 
            buf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            buf_0_V_ce1 <= ap_const_logic_1;
        else 
            buf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_0_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_3_i_reg_1356, reg_652, ap_enable_reg_pp0_iter0, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((tmp_3_i_reg_1356 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_0_V_d0 <= reg_652;
        elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            buf_0_V_d0 <= ap_const_lv16_0;
        else 
            buf_0_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_0_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_3_i_reg_1356, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, exitcond1_i_fu_665_p2, ap_enable_reg_pp0_iter0, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((exitcond1_i_fu_665_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            buf_0_V_we0 <= ap_const_logic_1;
        else 
            buf_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_V_addr_1_gep_fu_321_p3 <= tmp_10_i_fu_849_p1(11 - 1 downto 0);

    buf_1_V_address0_assign_proc : process(ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_3_i_reg_1356, tmp_i_reg_1293_pp0_iter1_reg, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, tmp_10_i_fu_849_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, buf_1_V_addr_1_gep_fu_321_p3)
    begin
        if (((tmp_3_i_reg_1356 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_1_V_address0 <= buf_1_V_addr_1_gep_fu_321_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_1_V_address0 <= tmp_10_i_fu_849_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_1_V_address0 <= tmp_i_reg_1293_pp0_iter1_reg(11 - 1 downto 0);
        else 
            buf_1_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_1_V_address1 <= tmp_10_i_reg_1382(11 - 1 downto 0);

    buf_1_V_ce0_assign_proc : process(tmp_3_i_reg_1356, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            buf_1_V_ce0 <= ap_const_logic_1;
        else 
            buf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            buf_1_V_ce1 <= ap_const_logic_1;
        else 
            buf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_V_d0_assign_proc : process(ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_3_i_reg_1356, reg_652, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            buf_1_V_d0 <= ap_const_lv16_0;
        elsif ((((tmp_3_i_reg_1356 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            buf_1_V_d0 <= reg_652;
        else 
            buf_1_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_1_V_we0_assign_proc : process(tmp_3_i_reg_1356, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001, exitcond1_i_reg_1284_pp0_iter1_reg, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((exitcond1_i_reg_1284_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (tmp_2_reg_1360 = ap_const_lv2_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            buf_1_V_we0 <= ap_const_logic_1;
        else 
            buf_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_V_addr_gep_fu_327_p3 <= tmp_10_i_fu_849_p1(11 - 1 downto 0);

    buf_2_V_address0_assign_proc : process(tmp_3_i_reg_1356, tmp_10_i_fu_849_p1, buf_2_V_addr_gep_fu_327_p3, ap_condition_1129)
    begin
        if ((ap_const_boolean_1 = ap_condition_1129)) then
            if ((tmp_3_i_reg_1356 = ap_const_lv1_1)) then 
                buf_2_V_address0 <= buf_2_V_addr_gep_fu_327_p3;
            elsif ((tmp_3_i_reg_1356 = ap_const_lv1_0)) then 
                buf_2_V_address0 <= tmp_10_i_fu_849_p1(11 - 1 downto 0);
            else 
                buf_2_V_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            buf_2_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_2_V_address1 <= tmp_10_i_reg_1382(11 - 1 downto 0);

    buf_2_V_ce0_assign_proc : process(tmp_3_i_reg_1356, ap_block_pp1_stage0_11001, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((not((tmp_2_reg_1360 = ap_const_lv2_1)) and not((tmp_2_reg_1360 = ap_const_lv2_0)) and (tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not((tmp_2_reg_1360 = ap_const_lv2_1)) and not((tmp_2_reg_1360 = ap_const_lv2_0)) and (tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            buf_2_V_ce0 <= ap_const_logic_1;
        else 
            buf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            buf_2_V_ce1 <= ap_const_logic_1;
        else 
            buf_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2_V_d0_assign_proc : process(tmp_3_i_reg_1356, reg_652, ap_condition_1129)
    begin
        if ((ap_const_boolean_1 = ap_condition_1129)) then
            if ((tmp_3_i_reg_1356 = ap_const_lv1_1)) then 
                buf_2_V_d0 <= reg_652;
            elsif ((tmp_3_i_reg_1356 = ap_const_lv1_0)) then 
                buf_2_V_d0 <= ap_const_lv16_0;
            else 
                buf_2_V_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            buf_2_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_2_V_we0_assign_proc : process(tmp_3_i_reg_1356, ap_block_pp1_stage0_11001, tmp_2_reg_1360, exitcond_i_i_reg_1373_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((not((tmp_2_reg_1360 = ap_const_lv2_1)) and not((tmp_2_reg_1360 = ap_const_lv2_0)) and (tmp_3_i_reg_1356 = ap_const_lv1_1) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not((tmp_2_reg_1360 = ap_const_lv2_1)) and not((tmp_2_reg_1360 = ap_const_lv2_0)) and (tmp_3_i_reg_1356 = ap_const_lv1_0) and (exitcond_i_i_reg_1373_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            buf_2_V_we0 <= ap_const_logic_1;
        else 
            buf_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    col_V_1_fu_843_p2 <= std_logic_vector(unsigned(ap_phi_mux_t_V_5_phi_fu_468_p4) + unsigned(ap_const_lv11_1));
    col_V_fu_671_p2 <= std_logic_vector(unsigned(t_V_reg_405) + unsigned(ap_const_lv11_1));
    exitcond1_i_fu_665_p2 <= "1" when (t_V_reg_405 = ap_const_lv11_500) else "0";
    exitcond_i_fu_688_p2 <= "1" when (t_V_4_reg_452 = ap_const_lv10_2D1) else "0";
    exitcond_i_i_fu_837_p2 <= "1" when (ap_phi_mux_t_V_5_phi_fu_468_p4 = ap_const_lv11_500) else "0";

    grp_fu_583_p0_assign_proc : process(ap_block_pp1_stage0, l10_buf_V_0_i_reg_513, ap_enable_reg_pp1_iter5, ap_CS_fsm_state16, ap_phi_mux_l10_buf_V_0_i_phi_fu_517_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_583_p0 <= l10_buf_V_0_i_reg_513;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            grp_fu_583_p0 <= ap_phi_mux_l10_buf_V_0_i_phi_fu_517_p4;
        else 
            grp_fu_583_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_583_p1_assign_proc : process(ap_block_pp1_stage0, l10_buf_0_V_reg_501, ap_enable_reg_pp1_iter5, ap_CS_fsm_state16, ap_phi_mux_l10_buf_0_V_phi_fu_505_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_583_p1 <= l10_buf_0_V_reg_501;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            grp_fu_583_p1 <= ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
        else 
            grp_fu_583_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_583_p2 <= "1" when (signed(grp_fu_583_p0) < signed(grp_fu_583_p1)) else "0";

    grp_fu_591_p1_assign_proc : process(ap_block_pp1_stage0, l10_buf_0_V_reg_501, ap_enable_reg_pp1_iter5, ap_CS_fsm_state16, ap_phi_mux_l10_buf_0_V_phi_fu_505_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_591_p1 <= l10_buf_0_V_reg_501;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            grp_fu_591_p1 <= ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
        else 
            grp_fu_591_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_591_p2 <= "1" when (signed(tmp_66_cast_i_reg_1322) < signed(grp_fu_591_p1)) else "0";

    grp_fu_597_p0_assign_proc : process(ap_block_pp1_stage0, l10_buf_0_V_reg_501, ap_enable_reg_pp1_iter5, ap_CS_fsm_state16, ap_phi_mux_l10_buf_0_V_phi_fu_505_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_597_p0 <= l10_buf_0_V_reg_501;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            grp_fu_597_p0 <= ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
        else 
            grp_fu_597_p0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_597_p1_assign_proc : process(ap_block_pp1_stage0, l00_buf_V_0_i_reg_550, ap_enable_reg_pp1_iter5, ap_CS_fsm_state16, ap_phi_mux_l00_buf_V_0_i_phi_fu_554_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_597_p1 <= l00_buf_V_0_i_reg_550;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            grp_fu_597_p1 <= ap_phi_mux_l00_buf_V_0_i_phi_fu_554_p4;
        else 
            grp_fu_597_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_597_p2 <= "1" when (signed(grp_fu_597_p0) > signed(grp_fu_597_p1)) else "0";
    grp_fu_605_p2 <= "1" when (signed(tmp_cast_i_reg_1317) < signed(l10_buf_0_V_reg_501)) else "0";

    grp_fu_610_p0_assign_proc : process(ap_block_pp1_stage0, angle_buf_V_1_i_reg_526, ap_enable_reg_pp1_iter6, ap_CS_fsm_state16, ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_610_p0 <= angle_buf_V_1_i_reg_526;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            grp_fu_610_p0 <= ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4;
        else 
            grp_fu_610_p0 <= "XXXXXXXX";
        end if; 
    end process;

    grp_fu_610_p2 <= "1" when (grp_fu_610_p0 = ap_const_lv8_0) else "0";

    grp_fu_616_p0_assign_proc : process(ap_block_pp1_stage0, angle_buf_V_1_i_reg_526, ap_enable_reg_pp1_iter6, ap_CS_fsm_state16, ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_616_p0 <= angle_buf_V_1_i_reg_526;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            grp_fu_616_p0 <= ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4;
        else 
            grp_fu_616_p0 <= "XXXXXXXX";
        end if; 
    end process;

    grp_fu_616_p2 <= "1" when (grp_fu_616_p0 = ap_const_lv8_2D) else "0";

    grp_fu_622_p1_assign_proc : process(ap_block_pp1_stage0, l20_buf_V_0_i_reg_476, ap_enable_reg_pp1_iter6, ap_CS_fsm_state16, ap_phi_mux_l20_buf_V_0_i_phi_fu_480_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_622_p1 <= l20_buf_V_0_i_reg_476;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            grp_fu_622_p1 <= ap_phi_mux_l20_buf_V_0_i_phi_fu_480_p4;
        else 
            grp_fu_622_p1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_622_p2 <= "1" when (signed(l10_buf_0_V_reg_501) > signed(grp_fu_622_p1)) else "0";

    grp_fu_628_p0_assign_proc : process(ap_block_pp1_stage0, angle_buf_V_1_i_reg_526, ap_enable_reg_pp1_iter6, ap_CS_fsm_state16, ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_628_p0 <= angle_buf_V_1_i_reg_526;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            grp_fu_628_p0 <= ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4;
        else 
            grp_fu_628_p0 <= "XXXXXXXX";
        end if; 
    end process;

    grp_fu_628_p2 <= "1" when (grp_fu_628_p0 = ap_const_lv8_5A) else "0";
    grp_fu_634_p2 <= "1" when (signed(l00_buf_0_V_reg_538) < signed(l10_buf_0_V_reg_501)) else "0";
    grp_fu_640_p2 <= "1" when (signed(l10_buf_0_V_reg_501) < signed(l20_buf_0_V_reg_488)) else "0";

    grp_fu_646_p0_assign_proc : process(ap_block_pp1_stage0, angle_buf_V_1_i_reg_526, ap_enable_reg_pp1_iter6, ap_CS_fsm_state16, ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_646_p0 <= angle_buf_V_1_i_reg_526;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            grp_fu_646_p0 <= ap_phi_mux_angle_buf_V_1_i_phi_fu_530_p4;
        else 
            grp_fu_646_p0 <= "XXXXXXXX";
        end if; 
    end process;

    grp_fu_646_p2 <= "1" when (grp_fu_646_p0 = ap_const_lv8_87) else "0";

    high_threshold_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, high_threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            high_threshold_blk_n <= high_threshold_empty_n;
        else 
            high_threshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    high_threshold_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_empty_n, high_threshold_empty_n)
    begin
        if ((not(((high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            high_threshold_read <= ap_const_logic_1;
        else 
            high_threshold_read <= ap_const_logic_0;
        end if; 
    end process;


    low_threshold_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            low_threshold_blk_n <= low_threshold_empty_n;
        else 
            low_threshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    low_threshold_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, low_threshold_empty_n, high_threshold_empty_n)
    begin
        if ((not(((high_threshold_empty_n = ap_const_logic_0) or (low_threshold_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            low_threshold_read <= ap_const_logic_1;
        else 
            low_threshold_read <= ap_const_logic_0;
        end if; 
    end process;

    or_cond3_i1_fu_1168_p2 <= (tmp_54_i1_reg_1588 or rev1_fu_1163_p2);
    or_cond3_i_fu_1023_p2 <= (tmp_54_i_reg_1519 or rev3_fu_1018_p2);
    or_cond_i1_fu_1115_p2 <= (tmp_5_fu_1107_p3 or rev_fu_1102_p2);
    or_cond_i_fu_913_p2 <= (tmp_46_i_reg_1473 or rev2_fu_908_p2);
    p_0298_3_i_fu_764_p3 <= 
        sel_tmp_fu_755_p1 when (tmp_1_fu_759_p2(0) = '1') else 
        p_i_fu_721_p3;
    p_0317_3_i_fu_780_p3 <= 
        sel_tmp5_fu_772_p3 when (tmp_1_fu_759_p2(0) = '1') else 
        p_1_i_fu_729_p3;
    p_0325_3_i_fu_796_p3 <= 
        sel_tmp9_fu_788_p3 when (tmp_1_fu_759_p2(0) = '1') else 
        p_2_i_9_fu_737_p3;
    p_1_i_12_fu_1267_p3 <= 
        ap_const_lv13_0 when (tmp_8_i_fu_1262_p2(0) = '1') else 
        write_ind_V_reg_1616;
    p_1_i_fu_729_p3 <= 
        ap_const_lv2_0 when (tmp_2_i_fu_715_p2(0) = '1') else 
        p_3_i_fu_190;
    p_2_i_9_fu_737_p3 <= 
        ap_const_lv2_1 when (tmp_2_i_fu_715_p2(0) = '1') else 
        p_4_i_fu_186;

    p_dst_mat_V_V_blk_n_assign_proc : process(p_dst_mat_V_V_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter7, tmp_11_i_reg_1391_pp1_iter6_reg, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_11_i_reg_1391_pp1_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1)))) then 
            p_dst_mat_V_V_blk_n <= p_dst_mat_V_V_full_n;
        else 
            p_dst_mat_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_dst_mat_V_V_din_assign_proc : process(p_dst_mat_V_V_full_n, ap_enable_reg_pp1_iter7, tmp_11_i_reg_1391_pp1_iter6_reg, ap_CS_fsm_state18, tmp_V_3_reg_1627, tmp_V_7_fu_1056_p3, ap_block_pp1_stage0_01001)
    begin
        if (((p_dst_mat_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            p_dst_mat_V_V_din <= tmp_V_3_reg_1627;
        elsif (((tmp_11_i_reg_1391_pp1_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1))) then 
            p_dst_mat_V_V_din <= tmp_V_7_fu_1056_p3;
        else 
            p_dst_mat_V_V_din <= "XX";
        end if; 
    end process;


    p_dst_mat_V_V_write_assign_proc : process(p_dst_mat_V_V_full_n, ap_enable_reg_pp1_iter7, tmp_11_i_reg_1391_pp1_iter6_reg, ap_CS_fsm_state18, ap_block_pp1_stage0_11001)
    begin
        if ((((tmp_11_i_reg_1391_pp1_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((p_dst_mat_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            p_dst_mat_V_V_write <= ap_const_logic_1;
        else 
            p_dst_mat_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_11_fu_1243_p3 <= 
        ap_const_lv13_0 when (tmp_6_i_fu_1238_p2(0) = '1') else 
        row_ind_V_reg_1604;
    p_i_fu_721_p3 <= 
        ap_const_lv2_2 when (tmp_2_i_fu_715_p2(0) = '1') else 
        p_2_i_fu_194;

    p_magnitude_mat_V_V_blk_n_assign_proc : process(p_magnitude_mat_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond1_i_reg_1284, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond_i_i_reg_1373, tmp_3_i_reg_1356)
    begin
        if ((((tmp_3_i_reg_1356 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((exitcond1_i_reg_1284 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_magnitude_mat_V_V_blk_n <= p_magnitude_mat_V_V_empty_n;
        else 
            p_magnitude_mat_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_magnitude_mat_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_i_reg_1284, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op103_read_state9, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op103_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((exitcond1_i_reg_1284 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_magnitude_mat_V_V_read <= ap_const_logic_1;
        else 
            p_magnitude_mat_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_phase_mat_V_V_blk_n_assign_proc : process(p_phase_mat_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond1_i_reg_1284, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond_i_i_reg_1373, tmp_3_i_reg_1356)
    begin
        if ((((tmp_3_i_reg_1356 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_i_i_reg_1373 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((exitcond1_i_reg_1284 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_phase_mat_V_V_blk_n <= p_phase_mat_V_V_empty_n;
        else 
            p_phase_mat_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_phase_mat_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_i_reg_1284, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op104_read_state9, ap_block_pp1_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op104_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or ((exitcond1_i_reg_1284 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_phase_mat_V_V_read <= ap_const_logic_1;
        else 
            p_phase_mat_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    read_ind_V_1_fu_1255_p3 <= 
        ap_const_lv13_0 when (tmp_7_i_fu_1250_p2(0) = '1') else 
        read_ind_V_reg_1610;
    read_ind_V_fu_1084_p2 <= std_logic_vector(unsigned(t_V_2_reg_428) + unsigned(ap_const_lv13_1));
    rev1_fu_1163_p2 <= (slt2_reg_1583 xor ap_const_lv1_1);
    rev2_fu_908_p2 <= (slt_reg_1468 xor ap_const_lv1_1);
    rev3_fu_1018_p2 <= (slt3_reg_1514 xor ap_const_lv1_1);
    rev_fu_1102_p2 <= (slt1_reg_1547 xor ap_const_lv1_1);
    row_V_fu_1096_p2 <= std_logic_vector(unsigned(t_V_4_reg_452) + unsigned(ap_const_lv10_1));
    row_ind_V_fu_1078_p2 <= std_logic_vector(unsigned(t_V_1_reg_416) + unsigned(ap_const_lv13_1));
    sel_tmp10_i1_fu_1179_p2 <= (tmp_52_i1_reg_1577 and or_cond3_i1_fu_1168_p2);
    sel_tmp10_i_fu_1033_p2 <= (tmp_52_i_reg_1508 and or_cond3_i_fu_1023_p2);
    sel_tmp13_i1_fu_1200_p2 <= (tmp6_fu_1196_p2 and tmp5_fu_1192_p2);
    sel_tmp13_i_fu_996_p2 <= (tmp2_fu_991_p2 and tmp1_fu_985_p2);
    sel_tmp14_i1_fu_1206_p3 <= 
        NMS_i1_reg_1552 when (sel_tmp13_i1_fu_1200_p2(0) = '1') else 
        ap_const_lv2_0;
    sel_tmp14_i_fu_1002_p3 <= 
        NMS_i_fu_918_p3 when (sel_tmp13_i_fu_996_p2(0) = '1') else 
        ap_const_lv2_0;
    sel_tmp16_i1_fu_1213_p3 <= 
        sel_tmp14_i1_fu_1206_p3 when (tmp_i1_reg_1534(0) = '1') else 
        ap_const_lv2_0;
    sel_tmp16_i_fu_1010_p3 <= 
        sel_tmp14_i_fu_1002_p3 when (grp_fu_605_p2(0) = '1') else 
        ap_const_lv2_0;
    sel_tmp17_i1_fu_1220_p2 <= (tmp_56_i1_reg_1593 xor ap_const_lv1_1);
    sel_tmp17_i_fu_1046_p2 <= (tmp_56_i_reg_1524 xor ap_const_lv1_1);
    sel_tmp18_i1_fu_1225_p2 <= (tmp_i1_reg_1534 and sel_tmp17_i1_fu_1220_p2);
    sel_tmp18_i_fu_1051_p2 <= (tmp_i2_reg_1493 and sel_tmp17_i_fu_1046_p2);
    sel_tmp1_i1_fu_1121_p3 <= 
        NMS_i1_reg_1552 when (tmp_44_i1_reg_1541(0) = '1') else 
        ap_const_lv2_0;
    sel_tmp1_i_fu_925_p3 <= 
        NMS_i_fu_918_p3 when (grp_fu_610_p2(0) = '1') else 
        ap_const_lv2_0;
    sel_tmp2_fu_745_p2 <= (tmp_i_8_reg_1330 xor ap_const_lv1_1);
    sel_tmp2_i1_fu_1127_p2 <= (tmp_44_i1_reg_1541 and or_cond_i1_fu_1115_p2);
    sel_tmp2_i_fu_933_p2 <= (or_cond_i_fu_913_p2 and grp_fu_610_p2);
    sel_tmp3_fu_750_p2 <= (tmp_1_i_reg_1336 and sel_tmp2_fu_745_p2);
    sel_tmp4_i1_fu_1144_p2 <= (tmp_49_i1_reg_1566 and tmp4_fu_1140_p2);
    sel_tmp4_i_fu_958_p2 <= (tmp_fu_952_p2 and tmp_49_i_fu_947_p2);
    sel_tmp5_fu_772_p3 <= 
        ap_const_lv2_2 when (sel_tmp3_fu_750_p2(0) = '1') else 
        ap_const_lv2_1;
    sel_tmp5_i1_fu_1149_p3 <= 
        NMS_i1_reg_1552 when (sel_tmp4_i1_fu_1144_p2(0) = '1') else 
        ap_const_lv2_0;
    sel_tmp5_i_fu_964_p3 <= 
        NMS_i_fu_918_p3 when (sel_tmp4_i_fu_958_p2(0) = '1') else 
        ap_const_lv2_0;
    sel_tmp9_fu_788_p3 <= 
        ap_const_lv2_0 when (sel_tmp3_fu_750_p2(0) = '1') else 
        ap_const_lv2_2;
    sel_tmp9_i1_fu_1173_p3 <= 
        NMS_i1_reg_1552 when (tmp_52_i1_reg_1577(0) = '1') else 
        NMS_5_i1_fu_1156_p3;
    sel_tmp9_i_fu_1028_p3 <= 
        NMS_i_reg_1498 when (tmp_52_i_reg_1508(0) = '1') else 
        NMS_5_i_reg_1503;
    sel_tmp_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sel_tmp3_fu_750_p2),2));
    tmp1_fu_985_p2 <= (grp_fu_646_p2 and grp_fu_605_p2);
    tmp2_fu_991_p2 <= (tmp_58_i_fu_980_p2 and tmp_57_i_reg_1483);
    tmp4_fu_1140_p2 <= (tmp_50_i1_reg_1572 and tmp_48_i1_reg_1560);
    tmp5_fu_1192_p2 <= (tmp_i1_reg_1534 and tmp_56_i1_reg_1593);
    tmp6_fu_1196_p2 <= (tmp_57_i1_reg_1599 and tmp_49_i1_reg_1566);
    tmp_10_i_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_5_reg_464_pp1_iter1_reg),64));
    tmp_11_i_fu_863_p2 <= "1" when (t_V_5_reg_464_pp1_iter1_reg = ap_const_lv11_0) else "0";
    tmp_1_fu_759_p2 <= (tmp_i_8_reg_1330 or sel_tmp3_fu_750_p2);
    tmp_1_i_fu_700_p2 <= "1" when (t_V_1_reg_416 = ap_const_lv13_0) else "0";
    tmp_2_fu_810_p1 <= t_V_1_reg_416(2 - 1 downto 0);
    tmp_2_i_fu_715_p2 <= "1" when (t_V_1_reg_416 = ap_const_lv13_1) else "0";
    tmp_3_fu_814_p1 <= t_V_2_reg_428(1 - 1 downto 0);
    tmp_3_i_fu_804_p2 <= "1" when (unsigned(t_V_4_reg_452) < unsigned(ap_const_lv10_2D0)) else "0";
    tmp_46_i_fu_896_p2 <= "1" when (signed(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4) < signed(l10_buf_2_V_xfExtractPixels_fu_568_ap_return)) else "0";
    tmp_49_i1_fu_1072_p2 <= "1" when (signed(l10_buf_0_V_reg_501) > signed(ap_const_lv16_0)) else "0";
    tmp_49_i_fu_947_p2 <= "1" when (signed(l10_buf_0_V_reg_501) > signed(l00_buf_2_V_reg_1441)) else "0";
    tmp_4_fu_818_p1 <= t_V_3_reg_440(1 - 1 downto 0);
    tmp_58_i_fu_980_p2 <= "1" when (signed(l10_buf_0_V_reg_501) > signed(l20_buf_2_V_reg_1452)) else "0";
    tmp_5_fu_1107_p3 <= l10_buf_0_V_reg_501(15 downto 15);
    tmp_66_cast_i_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(high_threshold_read_reg_1279),16));
    tmp_6_i_fu_1238_p2 <= "1" when (row_ind_V_reg_1604 = ap_const_lv13_3) else "0";
    tmp_7_i_fu_1250_p2 <= "1" when (read_ind_V_reg_1610 = ap_const_lv13_2) else "0";
    tmp_8_i_fu_1262_p2 <= "1" when (write_ind_V_reg_1616 = ap_const_lv13_2) else "0";
    tmp_V_3_fu_1230_p3 <= 
        NMS_8_i1_fu_1184_p3 when (sel_tmp18_i1_fu_1225_p2(0) = '1') else 
        sel_tmp16_i1_fu_1213_p3;
    tmp_V_7_fu_1056_p3 <= 
        NMS_8_i_fu_1038_p3 when (sel_tmp18_i_fu_1051_p2(0) = '1') else 
        sel_tmp16_i_reg_1529;
    tmp_cast_i_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(low_threshold_read_reg_1274),16));
    tmp_fu_952_p2 <= (grp_fu_622_p2 and grp_fu_616_p2);
    tmp_i_8_fu_694_p2 <= "1" when (t_V_1_reg_416 = ap_const_lv13_2) else "0";
    tmp_i_fu_677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_405),64));
    write_ind_V_fu_1090_p2 <= std_logic_vector(unsigned(t_V_3_reg_440) + unsigned(ap_const_lv13_1));
end behav;
