<stg><name>single_block_AES_encrypt_aes_cipher</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="5">
<condition id="35">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="3" to="4">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="4" to="2">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="6" to="14">
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="7" to="8">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="8" to="9">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="9" to="10">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="10" to="11">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="11" to="12">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="12" to="13">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="13" to="6">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="14" to="15">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="15" to="16">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="16" to="17">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="17" to="18">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="18" to="19">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="19" to="20">
<condition id="62">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="20" to="21">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="21" to="19">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="8" op_0_bw="64">
<![CDATA[
:0  %state = alloca [16 x i8], align 16

]]></node>
<StgValue><ssdm name="state"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %0 ], [ %i_7, %.preheader5.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond4 = icmp eq i3 %i, -4

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_7 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %2, label %.preheader5.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="64" op_0_bw="3">
<![CDATA[
.preheader5.preheader:2  %tmp_100 = zext i3 %i to i64

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:3  %in_addr = getelementptr [16 x i8]* %in_r, i64 0, i64 %tmp_100

]]></node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="4">
<![CDATA[
.preheader5.preheader:4  %in_load = load i8* %in_addr, align 1

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5.preheader:8  %tmp_99_1 = xor i3 %i, -4

]]></node>
<StgValue><ssdm name="tmp_99_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="3">
<![CDATA[
.preheader5.preheader:9  %tmp_100_1 = zext i3 %tmp_99_1 to i64

]]></node>
<StgValue><ssdm name="tmp_100_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:10  %in_addr_1 = getelementptr [16 x i8]* %in_r, i64 0, i64 %tmp_100_1

]]></node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="4">
<![CDATA[
.preheader5.preheader:11  %in_load_1 = load i8* %in_addr_1, align 1

]]></node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="2" op_0_bw="3">
<![CDATA[
.preheader5.preheader:0  %tmp = trunc i3 %i to i2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader5.preheader:1  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="4">
<![CDATA[
.preheader5.preheader:4  %in_load = load i8* %in_addr, align 1

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.preheader:5  %tmp_102 = zext i4 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:6  %state_addr = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_102

]]></node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.preheader5.preheader:7  store i8 %in_load, i8* %state_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="4">
<![CDATA[
.preheader5.preheader:11  %in_load_1 = load i8* %in_addr_1, align 1

]]></node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5.preheader:12  %tmp_101_s = or i4 %tmp_s, 1

]]></node>
<StgValue><ssdm name="tmp_101_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.preheader:13  %tmp_102_1 = zext i4 %tmp_101_s to i64

]]></node>
<StgValue><ssdm name="tmp_102_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:14  %state_addr_5 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_102_1

]]></node>
<StgValue><ssdm name="state_addr_5"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.preheader5.preheader:15  store i8 %in_load_1, i8* %state_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader5.preheader:16  %tmp_99_s = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i)

]]></node>
<StgValue><ssdm name="tmp_99_s"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.preheader:17  %tmp_100_2 = zext i4 %tmp_99_s to i64

]]></node>
<StgValue><ssdm name="tmp_100_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:18  %in_addr_2 = getelementptr [16 x i8]* %in_r, i64 0, i64 %tmp_100_2

]]></node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="4">
<![CDATA[
.preheader5.preheader:19  %in_load_2 = load i8* %in_addr_2, align 1

]]></node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="3">
<![CDATA[
.preheader5.preheader:24  %tmp_99_3_cast7 = sext i3 %tmp_99_1 to i4

]]></node>
<StgValue><ssdm name="tmp_99_3_cast7"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.preheader:25  %tmp_100_3 = zext i4 %tmp_99_3_cast7 to i64

]]></node>
<StgValue><ssdm name="tmp_100_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:26  %in_addr_3 = getelementptr [16 x i8]* %in_r, i64 0, i64 %tmp_100_3

]]></node>
<StgValue><ssdm name="in_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="4">
<![CDATA[
.preheader5.preheader:27  %in_load_3 = load i8* %in_addr_3, align 1

]]></node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="4">
<![CDATA[
.preheader5.preheader:19  %in_load_2 = load i8* %in_addr_2, align 1

]]></node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5.preheader:20  %tmp_101_1 = or i4 %tmp_s, 2

]]></node>
<StgValue><ssdm name="tmp_101_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.preheader:21  %tmp_102_2 = zext i4 %tmp_101_1 to i64

]]></node>
<StgValue><ssdm name="tmp_102_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:22  %state_addr_6 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_102_2

]]></node>
<StgValue><ssdm name="state_addr_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.preheader5.preheader:23  store i8 %in_load_2, i8* %state_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="4">
<![CDATA[
.preheader5.preheader:27  %in_load_3 = load i8* %in_addr_3, align 1

]]></node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5.preheader:28  %tmp_101_2 = or i4 %tmp_s, 3

]]></node>
<StgValue><ssdm name="tmp_101_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.preheader:29  %tmp_102_3 = zext i4 %tmp_101_2 to i64

]]></node>
<StgValue><ssdm name="tmp_102_3"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:30  %state_addr_7 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_102_3

]]></node>
<StgValue><ssdm name="state_addr_7"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.preheader5.preheader:31  store i8 %in_load_3, i8* %state_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:32  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %r = phi i4 [ 1, %2 ], [ %r_1, %4 ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond2 = icmp eq i4 %r, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_1299 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_1299"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2, label %5, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_sub_bytes([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_sub_bytes([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_sub_bytes([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call fastcc void @single_block_AES_encrypt_shift_rows([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call fastcc void @single_block_AES_encrypt_shift_rows([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call fastcc void @single_block_AES_encrypt_mix_columns([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call fastcc void @single_block_AES_encrypt_mix_columns([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="4">
<![CDATA[
:3  %r_cast3_cast = zext i4 %r to i6

]]></node>
<StgValue><ssdm name="r_cast3_cast"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:4  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext %r_cast3_cast)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %r_1 = add i4 %r, 1

]]></node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="83" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:4  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext %r_cast3_cast)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="85" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call fastcc void @single_block_AES_encrypt_sub_bytes([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="86" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call fastcc void @single_block_AES_encrypt_shift_rows([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="87" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call fastcc void @single_block_AES_encrypt_shift_rows([16 x i8]* %state)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="88" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:2  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="89" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6">
<![CDATA[
:2  call fastcc void @single_block_AES_encrypt_add_round_key([16 x i8]* %state, [176 x i8]* %w, i6 zeroext 10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i3 [ 0, %5 ], [ %i_8, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="92" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond1 = icmp eq i3 %i_1, -4

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="93" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_1300 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_1300"/></StgValue>
</operation>

<operation id="94" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_8 = add i3 %i_1, 1

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="95" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %7, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_30 = trunc i3 %i_1 to i2

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="97" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp_66 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_30, i2 0)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="98" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %tmp_107 = zext i4 %tmp_66 to i64

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %state_addr_8 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_107

]]></node>
<StgValue><ssdm name="state_addr_8"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:4  %state_load = load i8* %state_addr_8, align 4

]]></node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:8  %tmp_106_s = or i4 %tmp_66, 1

]]></node>
<StgValue><ssdm name="tmp_106_s"/></StgValue>
</operation>

<operation id="102" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %tmp_107_1 = zext i4 %tmp_106_s to i64

]]></node>
<StgValue><ssdm name="tmp_107_1"/></StgValue>
</operation>

<operation id="103" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %state_addr_9 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_107_1

]]></node>
<StgValue><ssdm name="state_addr_9"/></StgValue>
</operation>

<operation id="104" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %state_load_1 = load i8* %state_addr_9, align 1

]]></node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="105" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="106" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:4  %state_load = load i8* %state_addr_8, align 4

]]></node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader:5  %tmp_110 = zext i3 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %out_addr = getelementptr [16 x i8]* %out_r, i64 0, i64 %tmp_110

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.preheader.preheader:7  store i8 %state_load, i8* %out_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %state_load_1 = load i8* %state_addr_9, align 1

]]></node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:12  %tmp_109_1 = xor i3 %i_1, -4

]]></node>
<StgValue><ssdm name="tmp_109_1"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader:13  %tmp_110_1 = zext i3 %tmp_109_1 to i64

]]></node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %out_addr_256 = getelementptr [16 x i8]* %out_r, i64 0, i64 %tmp_110_1

]]></node>
<StgValue><ssdm name="out_addr_256"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.preheader.preheader:15  store i8 %state_load_1, i8* %out_addr_256, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:16  %tmp_106_1 = or i4 %tmp_66, 2

]]></node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %tmp_107_2 = zext i4 %tmp_106_1 to i64

]]></node>
<StgValue><ssdm name="tmp_107_2"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %state_addr_10 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_107_2

]]></node>
<StgValue><ssdm name="state_addr_10"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:19  %state_load_2 = load i8* %state_addr_10, align 2

]]></node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:24  %tmp_106_2 = or i4 %tmp_66, 3

]]></node>
<StgValue><ssdm name="tmp_106_2"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:25  %tmp_107_3 = zext i4 %tmp_106_2 to i64

]]></node>
<StgValue><ssdm name="tmp_107_3"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %state_addr_11 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_107_3

]]></node>
<StgValue><ssdm name="state_addr_11"/></StgValue>
</operation>

<operation id="122" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:27  %state_load_3 = load i8* %state_addr_11, align 1

]]></node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="123" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:19  %state_load_2 = load i8* %state_addr_10, align 2

]]></node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader.preheader:20  %tmp_109_s = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i_1)

]]></node>
<StgValue><ssdm name="tmp_109_s"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %tmp_110_2 = zext i4 %tmp_109_s to i64

]]></node>
<StgValue><ssdm name="tmp_110_2"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %out_addr_257 = getelementptr [16 x i8]* %out_r, i64 0, i64 %tmp_110_2

]]></node>
<StgValue><ssdm name="out_addr_257"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.preheader.preheader:23  store i8 %state_load_2, i8* %out_addr_257, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:27  %state_load_3 = load i8* %state_addr_11, align 1

]]></node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="4" op_0_bw="3">
<![CDATA[
.preheader.preheader:28  %tmp_109_3_cast6 = sext i3 %tmp_109_1 to i4

]]></node>
<StgValue><ssdm name="tmp_109_3_cast6"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %tmp_110_3 = zext i4 %tmp_109_3_cast6 to i64

]]></node>
<StgValue><ssdm name="tmp_110_3"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %out_addr_258 = getelementptr [16 x i8]* %out_r, i64 0, i64 %tmp_110_3

]]></node>
<StgValue><ssdm name="out_addr_258"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.preheader.preheader:31  store i8 %state_load_3, i8* %out_addr_258, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:32  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
