{
  "module_name": "gpucc-sc8280xp.c",
  "hash_id": "0b68c88e97bd0c23b08f82f82a3eb4ed1456ca0905e82db5eec38d4125538dc7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gpucc-sc8280xp.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,gpucc-sc8280xp.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap-divider.h\"\n#include \"common.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\n \nenum {\n\tDT_BI_TCXO,\n\tDT_GCC_GPU_GPLL0_CLK_SRC,\n\tDT_GCC_GPU_GPLL0_DIV_CLK_SRC,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_GCC_GPU_GPLL0_CLK_SRC,\n\tP_GCC_GPU_GPLL0_DIV_CLK_SRC,\n\tP_GPU_CC_PLL0_OUT_MAIN,\n\tP_GPU_CC_PLL1_OUT_MAIN,\n};\n\nstatic const struct clk_parent_data parent_data_tcxo = { .index = DT_BI_TCXO };\n\nstatic const struct pll_vco lucid_5lpe_vco[] = {\n\t{ 249600000, 1800000000, 0 },\n};\n\nstatic struct alpha_pll_config gpu_cc_pll0_config = {\n\t.l = 0x1c,\n\t.alpha = 0xa555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x2a9a699c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000000,\n\t.test_ctl_hi1_val = 0x01800000,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll gpu_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = lucid_5lpe_vco,\n\t.num_vco = ARRAY_SIZE(lucid_5lpe_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_pll0\",\n\t\t\t.parent_data = &parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic struct alpha_pll_config gpu_cc_pll1_config = {\n\t.l = 0x1A,\n\t.alpha = 0xaaa,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x2a9a699c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000000,\n\t.test_ctl_hi1_val = 0x01800000,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll gpu_cc_pll1 = {\n\t.offset = 0x100,\n\t.vco_table = lucid_5lpe_vco,\n\t.num_vco = ARRAY_SIZE(lucid_5lpe_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_pll1\",\n\t\t\t.parent_data = &parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gpu_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPU_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_GPU_CC_PLL1_OUT_MAIN, 3 },\n\t{ P_GCC_GPU_GPLL0_CLK_SRC, 5 },\n\t{ P_GCC_GPU_GPLL0_DIV_CLK_SRC, 6 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpu_cc_pll0.clkr.hw },\n\t{ .hw = &gpu_cc_pll1.clkr.hw },\n\t{ .index = DT_GCC_GPU_GPLL0_CLK_SRC },\n\t{ .index = DT_GCC_GPU_GPLL0_DIV_CLK_SRC },\n};\n\nstatic const struct parent_map gpu_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPU_CC_PLL1_OUT_MAIN, 3 },\n\t{ P_GCC_GPU_GPLL0_CLK_SRC, 5 },\n\t{ P_GCC_GPU_GPLL0_DIV_CLK_SRC, 6 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpu_cc_pll1.clkr.hw },\n\t{ .index = DT_GCC_GPU_GPLL0_CLK_SRC },\n\t{ .index = DT_GCC_GPU_GPLL0_DIV_CLK_SRC },\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_gmu_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(200000000, P_GCC_GPU_GPLL0_DIV_CLK_SRC, 1.5, 0, 0),\n\tF(500000000, P_GPU_CC_PLL1_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_gmu_clk_src = {\n\t.cmd_rcgr = 0x1120,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_0,\n\t.freq_tbl = ftbl_gpu_cc_gmu_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gpu_cc_gmu_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_hub_clk_src[] = {\n\tF(200000000, P_GCC_GPU_GPLL0_CLK_SRC, 3, 0, 0),\n\tF(300000000, P_GCC_GPU_GPLL0_CLK_SRC, 2, 0, 0),\n\tF(400000000, P_GCC_GPU_GPLL0_CLK_SRC, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_hub_clk_src = {\n\t.cmd_rcgr = 0x117c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_1,\n\t.freq_tbl = ftbl_gpu_cc_hub_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gpu_cc_hub_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gpu_cc_hub_ahb_div_clk_src = {\n\t.reg = 0x11c0,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gpu_cc_hub_ahb_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpu_cc_hub_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gpu_cc_hub_cx_int_div_clk_src = {\n\t.reg = 0x11bc,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gpu_cc_hub_cx_int_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpu_cc_hub_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch gpu_cc_ahb_clk = {\n\t.halt_reg = 0x1078,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_hub_ahb_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_crc_ahb_clk = {\n\t.halt_reg = 0x107c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x107c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_crc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_hub_ahb_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_gmu_clk = {\n\t.halt_reg = 0x1098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_gmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_gmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_snoc_dvm_clk = {\n\t.halt_reg = 0x108c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x108c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_snoc_dvm_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cxo_aon_clk = {\n\t.halt_reg = 0x1004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cxo_aon_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_gmu_clk = {\n\t.halt_reg = 0x1064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_gmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_gmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_hlos1_vote_gpu_smmu_clk = {\n\t.halt_reg = 0x5000,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x5000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_hlos1_vote_gpu_smmu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_hub_aon_clk = {\n\t.halt_reg = 0x1178,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1178,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_hub_aon_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_hub_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_hub_cx_int_clk = {\n\t.halt_reg = 0x1204,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1204,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_hub_cx_int_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_hub_cx_int_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_sleep_clk = {\n\t.halt_reg = 0x1090,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gpu_cc_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap *gpu_cc_sc8280xp_clocks[] = {\n\t[GPU_CC_AHB_CLK] = &gpu_cc_ahb_clk.clkr,\n\t[GPU_CC_CRC_AHB_CLK] = &gpu_cc_crc_ahb_clk.clkr,\n\t[GPU_CC_CX_GMU_CLK] = &gpu_cc_cx_gmu_clk.clkr,\n\t[GPU_CC_CX_SNOC_DVM_CLK] = &gpu_cc_cx_snoc_dvm_clk.clkr,\n\t[GPU_CC_CXO_AON_CLK] = &gpu_cc_cxo_aon_clk.clkr,\n\t[GPU_CC_GMU_CLK_SRC] = &gpu_cc_gmu_clk_src.clkr,\n\t[GPU_CC_GX_GMU_CLK] = &gpu_cc_gx_gmu_clk.clkr,\n\t[GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK] = &gpu_cc_hlos1_vote_gpu_smmu_clk.clkr,\n\t[GPU_CC_HUB_AHB_DIV_CLK_SRC] = &gpu_cc_hub_ahb_div_clk_src.clkr,\n\t[GPU_CC_HUB_AON_CLK] = &gpu_cc_hub_aon_clk.clkr,\n\t[GPU_CC_HUB_CLK_SRC] = &gpu_cc_hub_clk_src.clkr,\n\t[GPU_CC_HUB_CX_INT_CLK] = &gpu_cc_hub_cx_int_clk.clkr,\n\t[GPU_CC_HUB_CX_INT_DIV_CLK_SRC] = &gpu_cc_hub_cx_int_div_clk_src.clkr,\n\t[GPU_CC_PLL0] = &gpu_cc_pll0.clkr,\n\t[GPU_CC_PLL1] = &gpu_cc_pll1.clkr,\n\t[GPU_CC_SLEEP_CLK] = &gpu_cc_sleep_clk.clkr,\n};\n\nstatic struct gdsc cx_gdsc = {\n\t.gdscr = 0x106c,\n\t.gds_hw_ctrl = 0x1540,\n\t.pd = {\n\t\t.name = \"cx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gx_gdsc = {\n\t.gdscr = 0x100c,\n\t.clamp_io_ctrl = 0x1508,\n\t.pd = {\n\t\t.name = \"gx_gdsc\",\n\t\t.power_on = gdsc_gx_do_nothing_enable,\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = CLAMP_IO | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc *gpu_cc_sc8280xp_gdscs[] = {\n\t[GPU_CC_CX_GDSC] = &cx_gdsc,\n\t[GPU_CC_GX_GDSC] = &gx_gdsc,\n};\n\nstatic const struct regmap_config gpu_cc_sc8280xp_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x8030,\n\t.fast_io = true,\n};\n\nstatic struct qcom_cc_desc gpu_cc_sc8280xp_desc = {\n\t.config = &gpu_cc_sc8280xp_regmap_config,\n\t.clks = gpu_cc_sc8280xp_clocks,\n\t.num_clks = ARRAY_SIZE(gpu_cc_sc8280xp_clocks),\n\t.gdscs = gpu_cc_sc8280xp_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gpu_cc_sc8280xp_gdscs),\n};\n\nstatic int gpu_cc_sc8280xp_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tregmap = qcom_cc_map(pdev, &gpu_cc_sc8280xp_desc);\n\tif (IS_ERR(regmap)) {\n\t\tpm_runtime_put(&pdev->dev);\n\t\treturn PTR_ERR(regmap);\n\t}\n\n\tclk_lucid_pll_configure(&gpu_cc_pll0, regmap, &gpu_cc_pll0_config);\n\tclk_lucid_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config);\n\n\t \n\tregmap_update_bits(regmap, 0x1170, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x109c, BIT(0), BIT(0));\n\n\tret = qcom_cc_really_probe(pdev, &gpu_cc_sc8280xp_desc, regmap);\n\tpm_runtime_put(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic const struct of_device_id gpu_cc_sc8280xp_match_table[] = {\n\t{ .compatible = \"qcom,sc8280xp-gpucc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gpu_cc_sc8280xp_match_table);\n\nstatic struct platform_driver gpu_cc_sc8280xp_driver = {\n\t.probe = gpu_cc_sc8280xp_probe,\n\t.driver = {\n\t\t.name = \"gpu_cc-sc8280xp\",\n\t\t.of_match_table = gpu_cc_sc8280xp_match_table,\n\t},\n};\nmodule_platform_driver(gpu_cc_sc8280xp_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm SC8280XP GPU clock controller\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}