

================================================================
== Vitis HLS Report for 'mm2_stage_0_1'
================================================================
* Date:           Wed Jan 14 16:41:27 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   275271|   275271|  2.753 ms|  2.753 ms|  275271|  275271|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58  |mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2  |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64                  |mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3                  |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71            |mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2            |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78            |mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1            |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k1  |   267072|   267072|      4173|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      617|      954|    -|
|Memory               |        9|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|       31|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        9|     5|      648|     1165|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                             |                         Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58  |mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2  |        0|   0|   29|  167|    0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64                  |mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3                  |        0|   0|   17|   74|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78            |mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1            |        0|   5|  529|  535|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71            |mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2            |        0|   0|   42|  178|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                             |                                                        |        0|   5|  617|  954|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |out_buffer_U  |mm2_stage_0_1_out_buffer  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |v20_U         |mm2_stage_0_1_v20         |        1|  0|   0|    0|    64|   32|     1|         2048|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |        9|  0|   0|    0|  4160|   64|     2|       133120|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_101_p2  |         +|   0|  0|  14|           7|           1|
    |icmp_ln58_fu_95_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          15|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  43|          8|    1|          8|
    |ap_done              |   9|          2|    1|          2|
    |k1_fu_46             |   9|          2|    7|         14|
    |out_buffer_address0  |  20|          4|   12|         48|
    |out_buffer_ce0       |  20|          4|    1|          4|
    |out_buffer_ce1       |   9|          2|    1|          2|
    |out_buffer_d0        |  14|          3|   32|         96|
    |out_buffer_we0       |  14|          3|    1|          3|
    |v20_address0         |  14|          3|    6|         18|
    |v20_ce0              |  14|          3|    1|          3|
    |v20_we0              |   9|          2|    1|          2|
    |v591_read            |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 184|         38|   65|        202|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                      |  7|   0|    7|          0|
    |ap_done_reg                                                                    |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start_reg                  |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start_reg            |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start_reg            |  1|   0|    1|          0|
    |k1_fu_46                                                                       |  7|   0|    7|          0|
    |tmp_4_cast_reg_139                                                             |  6|   0|   12|          6|
    |trunc_ln68_reg_134                                                             |  6|   0|    6|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          | 31|   0|   37|          6|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|v13_address0  |  out|   12|   ap_memory|            v13|         array|
|v13_ce0       |  out|    1|   ap_memory|            v13|         array|
|v13_q0        |   in|   32|   ap_memory|            v13|         array|
|v14_address0  |  out|   12|   ap_memory|            v14|         array|
|v14_ce0       |  out|    1|   ap_memory|            v14|         array|
|v14_we0       |  out|    1|   ap_memory|            v14|         array|
|v14_d0        |  out|   32|   ap_memory|            v14|         array|
|v591_dout     |   in|   32|     ap_fifo|           v591|       pointer|
|v591_empty_n  |   in|    1|     ap_fifo|           v591|       pointer|
|v591_read     |  out|    1|     ap_fifo|           v591|       pointer|
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 8 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%out_buffer = alloca i64 1" [kernel.cpp:52]   --->   Operation 9 'alloca' 'out_buffer' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%v20 = alloca i64 1" [kernel.cpp:59]   --->   Operation 10 'alloca' 'v20' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2, i32 %out_buffer"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln58 = store i7 0, i7 %k1" [kernel.cpp:58]   --->   Operation 12 'store' 'store_ln58' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v591, void @empty_27, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2, i32 %out_buffer"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln58 = br void %.preheader2" [kernel.cpp:58]   --->   Operation 15 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.31>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%k1_1 = load i7 %k1" [kernel.cpp:68]   --->   Operation 16 'load' 'k1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.71ns)   --->   "%icmp_ln58 = icmp_eq  i7 %k1_1, i7 64" [kernel.cpp:58]   --->   Operation 17 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.85ns)   --->   "%add_ln58 = add i7 %k1_1, i7 1" [kernel.cpp:58]   --->   Operation 19 'add' 'add_ln58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %.split10, void %.preheader.preheader.preheader" [kernel.cpp:58]   --->   Operation 20 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i7 %k1_1" [kernel.cpp:68]   --->   Operation 21 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_41' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_60_3, i32 %v591, i32 %v20"   --->   Operation 23 'call' 'call_ln0' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln58 = store i7 %add_ln58, i7 %k1" [kernel.cpp:58]   --->   Operation 24 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.46>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_l_S_i_3_i2_l_S_j_3_j2, i32 %v14, i32 %out_buffer"   --->   Operation 25 'call' 'call_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_60_3, i32 %v591, i32 %v20"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln68, i6 0" [kernel.cpp:59]   --->   Operation 27 'bitconcatenate' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (2.29ns)   --->   "%call_ln59 = call void @mm2_stage_0.1_Pipeline_l_S_i_0_i1_l_S_j_0_j1, i32 %v20, i12 %tmp_4_cast, i32 %v13, i32 %out_buffer" [kernel.cpp:59]   --->   Operation 28 'call' 'call_ln59' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel.cpp:59]   --->   Operation 29 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln59 = call void @mm2_stage_0.1_Pipeline_l_S_i_0_i1_l_S_j_0_j1, i32 %v20, i12 %tmp_4_cast, i32 %v13, i32 %out_buffer" [kernel.cpp:59]   --->   Operation 30 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_l_S_i_3_i2_l_S_j_3_j2, i32 %v14, i32 %out_buffer"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [kernel.cpp:83]   --->   Operation 33 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v591]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k1                (alloca           ) [ 01111110]
out_buffer        (alloca           ) [ 00111111]
v20               (alloca           ) [ 00111110]
store_ln58        (store            ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
call_ln0          (call             ) [ 00000000]
br_ln58           (br               ) [ 00000000]
k1_1              (load             ) [ 00000000]
icmp_ln58         (icmp             ) [ 00011110]
empty             (speclooptripcount) [ 00000000]
add_ln58          (add              ) [ 00000000]
br_ln58           (br               ) [ 00000000]
trunc_ln68        (trunc            ) [ 00001100]
empty_41          (wait             ) [ 00000000]
store_ln58        (store            ) [ 00000000]
call_ln0          (call             ) [ 00000000]
tmp_4_cast        (bitconcatenate   ) [ 00000010]
specloopname_ln59 (specloopname     ) [ 00000000]
call_ln59         (call             ) [ 00000000]
br_ln0            (br               ) [ 00000000]
call_ln0          (call             ) [ 00000000]
ret_ln83          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v591">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v591"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_VITIS_LOOP_60_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_i_3_i2_l_S_j_3_j2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_i_0_i1_l_S_j_0_j1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="k1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="out_buffer_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_buffer/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="v20_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v20/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln58_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="7" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="k1_1_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="2"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_1/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln58_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="7" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln58_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln68_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln58_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="7" slack="2"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_4_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="2"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast/5 "/>
</bind>
</comp>

<comp id="124" class="1005" name="k1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="trunc_ln68_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="2"/>
<pin id="136" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="139" class="1005" name="tmp_4_cast_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="1"/>
<pin id="141" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="50" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="92" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="92" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="101" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="123"><net_src comp="116" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="127"><net_src comp="46" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="137"><net_src comp="107" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="142"><net_src comp="116" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v14 | {3 7 }
 - Input state : 
	Port: mm2_stage_0.1 : v13 | {5 6 }
	Port: mm2_stage_0.1 : v591 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln58 : 1
	State 2
	State 3
		icmp_ln58 : 1
		add_ln58 : 1
		br_ln58 : 2
		trunc_ln68 : 1
		store_ln58 : 2
	State 4
	State 5
		call_ln59 : 1
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58 |    0    |    0    |    27   |   103   |
|   call   |         grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64         |    0    |    0    |    14   |    24   |
|          |      grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71      |    0    |   0.46  |   103   |   112   |
|          |      grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78      |    5    |   2.3   |   535   |   473   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                          add_ln58_fu_101                         |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                          icmp_ln58_fu_95                         |    0    |    0    |    0    |    10   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                         trunc_ln68_fu_107                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                         tmp_4_cast_fu_116                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    5    |   2.76  |   679   |   736   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|out_buffer|    8   |    0   |    0   |    0   |
|    v20   |    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    9   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    k1_reg_124    |    7   |
|tmp_4_cast_reg_139|   12   |
|trunc_ln68_reg_134|    6   |
+------------------+--------+
|       Total      |   25   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78 |  p2  |   2  |  12  |   24   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   24   ||   0.46  ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    2   |   679  |   736  |    -   |
|   Memory  |    9   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   25   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    9   |    5   |    3   |   704  |   745  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
