/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [18:0] _02_;
  wire [3:0] _03_;
  wire [27:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_17z;
  wire [22:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[112] ? in_data[113] : celloutsig_1_0z;
  assign celloutsig_1_12z = celloutsig_1_9z ? celloutsig_1_0z : celloutsig_1_11z;
  assign celloutsig_1_19z = celloutsig_1_18z ? celloutsig_1_10z[6] : celloutsig_1_2z;
  assign celloutsig_0_7z = celloutsig_0_5z ? in_data[64] : _01_;
  assign celloutsig_0_14z = in_data[74] ? in_data[24] : celloutsig_0_8z[4];
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_3z[4]) & celloutsig_0_8z[2]);
  assign celloutsig_0_5z = celloutsig_0_1z[6] ^ celloutsig_0_0z[18];
  assign celloutsig_0_33z = ~(celloutsig_0_32z[10] ^ celloutsig_0_28z[5]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[17] ^ celloutsig_0_1z[12]);
  assign celloutsig_0_12z = { celloutsig_0_3z[2:0], celloutsig_0_7z, celloutsig_0_5z } + celloutsig_0_3z;
  assign celloutsig_0_17z = { in_data[71:67], celloutsig_0_10z } + { celloutsig_0_8z, celloutsig_0_13z };
  reg [3:0] _15_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _15_ <= 4'h0;
    else _15_ <= in_data[180:177];
  assign { _00_, _03_[2:0] } = _15_;
  reg [18:0] _16_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 19'h00000;
    else _16_ <= celloutsig_0_0z[23:5];
  assign { _02_[18:13], _01_, _02_[11:0] } = _16_;
  assign celloutsig_0_23z = celloutsig_0_8z[1:0] == { celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[145:130] > in_data[161:146];
  assign celloutsig_1_2z = in_data[188:186] > _03_[2:0];
  assign celloutsig_0_13z = { _01_, _02_[11:9] } > { celloutsig_0_8z[3:1], celloutsig_0_5z };
  assign celloutsig_1_5z = { in_data[150:133], celloutsig_1_2z, celloutsig_1_0z, _00_, _03_[2:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } <= { in_data[147:119], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_14z } <= celloutsig_1_10z[9:4];
  assign celloutsig_0_15z = in_data[30:25] <= celloutsig_0_1z[21:16];
  assign celloutsig_0_0z = in_data[33:6] % { 1'h1, in_data[41:15] };
  assign celloutsig_0_8z = in_data[37] ? celloutsig_0_0z[12:8] : { _02_[3:0], celloutsig_0_4z };
  assign celloutsig_0_32z = - { celloutsig_0_1z[9:0], celloutsig_0_15z };
  assign celloutsig_0_3z = - celloutsig_0_0z[22:18];
  assign celloutsig_0_9z = & in_data[60:52];
  assign celloutsig_1_6z = | { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_10z = | { celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_25z = ^ { celloutsig_0_1z[19:9], celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_1z = celloutsig_0_0z[26:4] >> celloutsig_0_0z[24:2];
  assign celloutsig_1_7z = { in_data[156:147], celloutsig_1_3z } ^ { in_data[128:126], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, _00_, _03_[2:0], celloutsig_1_5z };
  assign celloutsig_0_28z = { celloutsig_0_1z[3:0], celloutsig_0_11z, celloutsig_0_14z } ^ { celloutsig_0_12z[1:0], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_1_9z = ~((celloutsig_1_0z & celloutsig_1_5z) | celloutsig_1_6z);
  assign celloutsig_1_14z = ~((celloutsig_1_6z & celloutsig_1_11z) | celloutsig_1_2z);
  assign celloutsig_1_11z = ~((celloutsig_1_5z & _03_[0]) | (_03_[2] & celloutsig_1_10z[9]));
  assign { celloutsig_1_10z[11:6], celloutsig_1_10z[1], celloutsig_1_10z[5:2] } = { celloutsig_1_7z[8:3], celloutsig_1_3z, _00_, _03_[2:0] } ^ { in_data[136:132], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z };
  assign _02_[12] = _01_;
  assign _03_[3] = _00_;
  assign celloutsig_1_10z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
