{
  "design": {
    "design_info": {
      "boundary_crc": "0x1DF7AA67E69A7E5D",
      "design_src": "SBD",
      "device": "xc7z010clg400-1",
      "name": "bd_f60c",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "ila_lib": ""
    },
    "interface_ports": {
      "SLOT_0_VID_IO": {
        "mode": "Monitor",
        "vlnv_bus_definition": "xilinx.com:interface:vid_io:1.0",
        "vlnv": "xilinx.com:interface:vid_io_rtl:1.0",
        "port_maps": {
          "DATA": {
            "physical_name": "SLOT_0_VID_IO_data",
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ACTIVE_VIDEO": {
            "physical_name": "SLOT_0_VID_IO_active_video",
            "direction": "I"
          },
          "VSYNC": {
            "physical_name": "SLOT_0_VID_IO_vsync",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "24000000",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "probe0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "probe1": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "probe2": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "probe3": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "probe4": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "probe5": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SLOT_0_VID_IO_data": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "SLOT_0_VID_IO_active_video": {
        "direction": "I"
      },
      "SLOT_0_VID_IO_vsync": {
        "direction": "I"
      }
    },
    "components": {
      "ila_lib": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "bd_f60c_ila_lib_0",
        "xci_path": "ip\\ip_0\\bd_f60c_ila_lib_0.xci",
        "inst_hier_path": "ila_lib",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "TRUE"
          },
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ADV_TRIGGER": {
            "value": "FALSE"
          },
          "C_DATA_DEPTH": {
            "value": "32768"
          },
          "C_EN_STRG_QUAL": {
            "value": "0"
          },
          "C_EN_TIME_TAG": {
            "value": "0"
          },
          "C_ILA_CLK_FREQ": {
            "value": "24000000"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "0"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "9"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE0_WIDTH": {
            "value": "1"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE1_WIDTH": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE3_WIDTH": {
            "value": "8"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE4_WIDTH": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          },
          "C_PROBE5_WIDTH": {
            "value": "1"
          },
          "C_PROBE6_TYPE": {
            "value": "0"
          },
          "C_PROBE6_WIDTH": {
            "value": "24"
          },
          "C_PROBE7_TYPE": {
            "value": "0"
          },
          "C_PROBE7_WIDTH": {
            "value": "1"
          },
          "C_PROBE8_TYPE": {
            "value": "0"
          },
          "C_PROBE8_WIDTH": {
            "value": "1"
          },
          "C_TIME_TAG_WIDTH": {
            "value": "32"
          },
          "C_TRIGIN_EN": {
            "value": "false"
          },
          "C_TRIGOUT_EN": {
            "value": "false"
          },
          "C_XLNX_HW_PROBE_INFO": {
            "value": "DEFAULT"
          }
        }
      }
    },
    "nets": {
      "SLOT_0_VID_IO_active_video_1": {
        "ports": [
          "SLOT_0_VID_IO_active_video",
          "ila_lib/probe7"
        ]
      },
      "SLOT_0_VID_IO_data_1": {
        "ports": [
          "SLOT_0_VID_IO_data",
          "ila_lib/probe6"
        ]
      },
      "SLOT_0_VID_IO_vsync_1": {
        "ports": [
          "SLOT_0_VID_IO_vsync",
          "ila_lib/probe8"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "ila_lib/clk"
        ]
      },
      "probe0_1": {
        "ports": [
          "probe0",
          "ila_lib/probe0"
        ]
      },
      "probe1_1": {
        "ports": [
          "probe1",
          "ila_lib/probe1"
        ]
      },
      "probe2_1": {
        "ports": [
          "probe2",
          "ila_lib/probe2"
        ]
      },
      "probe3_1": {
        "ports": [
          "probe3",
          "ila_lib/probe3"
        ]
      },
      "probe4_1": {
        "ports": [
          "probe4",
          "ila_lib/probe4"
        ]
      },
      "probe5_1": {
        "ports": [
          "probe5",
          "ila_lib/probe5"
        ]
      }
    }
  }
}