INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_0/sim/FullAdder_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_1/sim/FullAdder_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_2/sim/FullAdder_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_3/sim/FullAdder_util_vector_logic_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_util_vector_logic_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_4/sim/FullAdder_util_vector_logic_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_util_vector_logic_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/ipshared/fdfd/sim/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/sim/Adder_4bit_FullAdder_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4bit_FullAdder_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_8/sim/Adder_4bit_FullAdder_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4bit_FullAdder_0_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_1_3/sim/Adder_4bit_FullAdder_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4bit_FullAdder_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_2_3/sim/Adder_4bit_FullAdder_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4bit_FullAdder_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ipshared/b6f5/sim/Adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/sim/bcdAdder_Adder_4bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdAdder_Adder_4bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_1/sim/bcdAdder_Adder_4bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdAdder_Adder_4bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_0_0/sim/bcdAdder_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdAdder_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_0_1/sim/bcdAdder_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdAdder_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_1_0/sim/bcdAdder_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdAdder_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_2_0/sim/bcdAdder_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdAdder_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_xlconstant_0_0/sim/bcdAdder_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdAdder_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/sim/bcdAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/bcdAdder/hdl/bcdAdder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdAdder_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sim_1/new/bcdtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdtest
