# ML-Optimized-VLSI-Design
Poster project on ML-guided physical design optimization using open-source VLSI tools. Special Mention Award winner.
# ğŸŒŸ ML-Optimized VLSI Design

This repository presents a complete RTL-to-layout flow for **low-power PicoRV32 ALU design**,
enhanced with **machine learning models** for physical design optimization.
The project was awarded a **Special Mention** with a cash prize during an intercollegiate poster presentation,
recognized among entries from six colleges.

---


## ğŸ§  Project Highlights

- ğŸ”§ **Tools Used**: Yosys, Graywolf, Qrouter, OpenTimer, Python, ML models
- ğŸ“Š **Design Flow**: RTL â†’ Synthesis â†’ Placement & Routing â†’ Power & Timing Reports
- ğŸ¤– **ML Integration**:
  - IR-drop Hotspot Detection
  - Placement Guidance
  - Areaâ€“Power Trade-off Analysis

---

## ğŸ“Œ Poster Preview

> ğŸ† _Special Mention Award â€“ Poster Presentation_  
> _Presented at Geethanjali College of Engineering and Technology, 2025_

[poster.pdf](https://github.com/user-attachments/files/22618388/poster.pdf)

<img width="448" height="176" alt="BD" src="https://github.com/user-attachments/assets/be316e95-dfe0-4141-8387-58f72a1f09c1" />

<img width="1536" height="1024" alt="ir b a" src="https://github.com/user-attachments/assets/b7eb5480-a64c-4c96-9cef-6c760ff26453" />

<img width="1536" height="1024" alt="pl b a" src="https://github.com/user-attachments/assets/4eb44fd0-290c-445a-ab95-b0240de25a69" />

<img width="800" height="600" alt="area vs pt" src="https://github.com/user-attachments/assets/ca32e1d0-e6dd-4f3c-a17f-d1404a145899" />



## ğŸ“ Repository Structure

ML-Optimized-VLSI-Design/
â”œâ”€â”€ Poster/
â”‚   â”œâ”€â”€ Final_Poster.pdf               # Award-winning poster presentation 
        â””â”€â”€ Images/                        # Visuals used in the poster
        â”œâ”€â”€ block_diagram.png
        â”œâ”€â”€ IRDrop_Heatmap.png
        â”œâ”€â”€ Placement_Optimization.png
        â””â”€â”€ AreaPower_Tradeoff.png
        
        




