Analysis & Synthesis report for WS2812B_top
Sun Nov 05 15:28:43 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |WS2812B_top|key_filter:key_filter_inst3|state_c
 11. State Machine - |WS2812B_top|key_filter:key_filter_inst2|state_c
 12. State Machine - |WS2812B_top|key_filter:key_filter_inst1|state_c
 13. State Machine - |WS2812B_top|snake_ctrl:snake_ctrl_inst|state_c
 14. State Machine - |WS2812B_top|data_ctrl:data_ctrl_inst|state_c
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component|altsyncram_qoc1:auto_generated
 21. Source assignments for data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated
 22. Source assignments for data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component|altsyncram_10b1:auto_generated
 23. Source assignments for data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component|altsyncram_tnc1:auto_generated
 24. Source assignments for sld_signaltap:auto_signaltap_0
 25. Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst
 26. Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: snake_ctrl:snake_ctrl_inst
 31. Parameter Settings for User Entity Instance: HL_ctrl:HL_ctrl_inst
 32. Parameter Settings for User Entity Instance: key_filter:key_filter_inst1
 33. Parameter Settings for User Entity Instance: key_filter:key_filter_inst2
 34. Parameter Settings for User Entity Instance: key_filter:key_filter_inst3
 35. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "data_ctrl:data_ctrl_inst|win:win_inst"
 38. Signal Tap Logic Analyzer Settings
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Connections to In-System Debugging Instance "auto_signaltap_0"
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 05 15:28:43 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; WS2812B_top                                     ;
; Top-level Entity Name              ; WS2812B_top                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,897                                           ;
;     Total combinational functions  ; 2,442                                           ;
;     Dedicated logic registers      ; 1,226                                           ;
; Total registers                    ; 1226                                            ;
; Total pins                         ; 6                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 10,240                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; WS2812B_top        ; WS2812B_top        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; ../rtl/snake_ctrl.v                                                ; yes             ; User Verilog HDL File                        ; D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v                                                       ;             ;
; ../rtl/key_filter.v                                                ; yes             ; User Verilog HDL File                        ; D:/aa_HY/week_4/WS2812B/rtl/key_filter.v                                                       ;             ;
; ../rtl/WS2812B_top.v                                               ; yes             ; User Verilog HDL File                        ; D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v                                                      ;             ;
; ../rtl/HL_ctrl.v                                                   ; yes             ; User Verilog HDL File                        ; D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v                                                          ;             ;
; ../rtl/data_ctrl.v                                                 ; yes             ; User Verilog HDL File                        ; D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v                                                        ;             ;
; ../ip/START/start.v                                                ; yes             ; User Wizard-Generated File                   ; D:/aa_HY/week_4/WS2812B/ip/START/start.v                                                       ;             ;
; ../ip/win/win.v                                                    ; yes             ; User Wizard-Generated File                   ; D:/aa_HY/week_4/WS2812B/ip/win/win.v                                                           ;             ;
; ../ip/lose/lose.v                                                  ; yes             ; User Wizard-Generated File                   ; D:/aa_HY/week_4/WS2812B/ip/lose/lose.v                                                         ;             ;
; ../ip/model/model.v                                                ; yes             ; User Wizard-Generated File                   ; D:/aa_HY/week_4/WS2812B/ip/model/model.v                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/altsyncram.tdf                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/lpm_mux.inc                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/lpm_decode.inc                                       ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/aglobal180.inc                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/altrom.inc                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/altram.inc                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/altdpram.inc                                         ;             ;
; db/altsyncram_qoc1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_qoc1.tdf                                             ;             ;
; D:/aa_HY/week_4/WS2812B/doc/start.mif                              ; yes             ; Auto-Found Memory Initialization File        ; D:/aa_HY/week_4/WS2812B/doc/start.mif                                                          ;             ;
; db/altsyncram_uhc1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_uhc1.tdf                                             ;             ;
; D:/aa_HY/week_4/WS2812B/doc/win.mif                                ; yes             ; Auto-Found Memory Initialization File        ; D:/aa_HY/week_4/WS2812B/doc/win.mif                                                            ;             ;
; db/altsyncram_10b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_10b1.tdf                                             ;             ;
; ../../doc/lose.mif                                                 ; yes             ; Auto-Found Memory Initialization File        ; D:/aa_HY/week_4/WS2812B/doc/lose.mif                                                           ;             ;
; db/altsyncram_tnc1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_tnc1.tdf                                             ;             ;
; D:/aa_HY/week_4/WS2812B/doc/model.mif                              ; yes             ; Auto-Found Memory Initialization File        ; D:/aa_HY/week_4/WS2812B/doc/model.mif                                                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/sld_signaltap.vhd                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga18/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/fpga18/quartus/libraries/megafunctions/sld_ela_control.vhd                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/lpm_constant.inc                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/dffeea.inc                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga18/quartus/libraries/megafunctions/sld_mbpmg.vhd                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/fpga18/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga18/quartus/libraries/megafunctions/sld_buffer_manager.vhd                               ;             ;
; db/altsyncram_8524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_8524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/altdpram.tdf                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/others/maxplus2/memmodes.inc                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/a_hdffe.inc                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/altsyncram.inc                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/lpm_mux.tdf                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/muxlut.inc                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/bypassff.inc                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/altshift.inc                                         ;             ;
; db/mux_usc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/mux_usc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/lpm_decode.tdf                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/declut.inc                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/lpm_compare.inc                                      ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/lpm_counter.tdf                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/cmpconst.inc                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/lpm_counter.inc                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/fpga18/quartus/libraries/megafunctions/alt_counter_stratix.inc                              ;             ;
; db/cntr_sgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/cntr_sgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_l6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/cntr_l6j.tdf                                                    ;             ;
; db/cntr_ogi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/cntr_ogi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/aa_HY/week_4/WS2812B/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/fpga18/quartus/libraries/megafunctions/sld_rom_sr.vhd                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/fpga18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/fpga18/quartus/libraries/megafunctions/sld_hub.vhd                                          ; altera_sld  ;
; db/ip/sldffe5cd6e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/fpga18/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,897         ;
;                                             ;               ;
; Total combinational functions               ; 2442          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1373          ;
;     -- 3 input functions                    ; 491           ;
;     -- <=2 input functions                  ; 578           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2032          ;
;     -- arithmetic mode                      ; 410           ;
;                                             ;               ;
; Total registers                             ; 1226          ;
;     -- Dedicated logic registers            ; 1226          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 6             ;
; Total memory bits                           ; 10240         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 858           ;
; Total fan-out                               ; 12918         ;
; Average fan-out                             ; 3.47          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |WS2812B_top                                                                                                                            ; 2442 (1)            ; 1226 (0)                  ; 10240       ; 0            ; 0       ; 0         ; 6    ; 0            ; |WS2812B_top                                                                                                                                                                                                                                                                                                                                            ; WS2812B_top                       ; work         ;
;    |HL_ctrl:HL_ctrl_inst|                                                                                                               ; 62 (62)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|HL_ctrl:HL_ctrl_inst                                                                                                                                                                                                                                                                                                                       ; HL_ctrl                           ; work         ;
;    |data_ctrl:data_ctrl_inst|                                                                                                           ; 555 (551)           ; 142 (138)                 ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst                                                                                                                                                                                                                                                                                                                   ; data_ctrl                         ; work         ;
;       |lose:lose_inst|                                                                                                                  ; 1 (0)               ; 1 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|lose:lose_inst                                                                                                                                                                                                                                                                                                    ; lose                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 1 (0)               ; 1 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_10b1:auto_generated|                                                                                            ; 1 (1)               ; 1 (1)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component|altsyncram_10b1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_10b1                   ; work         ;
;       |model:model_inst|                                                                                                                ; 1 (0)               ; 1 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|model:model_inst                                                                                                                                                                                                                                                                                                  ; model                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 1 (0)               ; 1 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_tnc1:auto_generated|                                                                                            ; 1 (1)               ; 1 (1)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component|altsyncram_tnc1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_tnc1                   ; work         ;
;       |start:start_inst|                                                                                                                ; 1 (0)               ; 1 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|start:start_inst                                                                                                                                                                                                                                                                                                  ; start                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 1 (0)               ; 1 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_qoc1:auto_generated|                                                                                            ; 1 (1)               ; 1 (1)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component|altsyncram_qoc1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_qoc1                   ; work         ;
;       |win:win_inst|                                                                                                                    ; 1 (0)               ; 1 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|win:win_inst                                                                                                                                                                                                                                                                                                      ; win                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 1 (0)               ; 1 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_uhc1:auto_generated|                                                                                            ; 1 (1)               ; 1 (1)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_uhc1                   ; work         ;
;    |key_filter:key_filter_inst1|                                                                                                        ; 40 (40)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|key_filter:key_filter_inst1                                                                                                                                                                                                                                                                                                                ; key_filter                        ; work         ;
;    |key_filter:key_filter_inst2|                                                                                                        ; 39 (39)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|key_filter:key_filter_inst2                                                                                                                                                                                                                                                                                                                ; key_filter                        ; work         ;
;    |key_filter:key_filter_inst3|                                                                                                        ; 39 (39)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|key_filter:key_filter_inst3                                                                                                                                                                                                                                                                                                                ; key_filter                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 421 (2)             ; 689 (66)                  ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 419 (0)             ; 623 (0)                   ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 419 (88)            ; 623 (208)                 ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 19 (0)              ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_usc:auto_generated|                                                                                              ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_usc:auto_generated                                                                                                                              ; mux_usc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8524:auto_generated                                                                                                                                                 ; altsyncram_8524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 68 (68)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 79 (1)              ; 181 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 66 (0)              ; 165 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 99 (99)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 66 (0)              ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (12)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 104 (11)            ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_sgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sgi:auto_generated                                                             ; cntr_sgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_l6j:auto_generated|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated                                                                                      ; cntr_l6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ogi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ogi:auto_generated                                                                            ; cntr_ogi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 33 (33)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |snake_ctrl:snake_ctrl_inst|                                                                                                         ; 1157 (1157)         ; 196 (196)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WS2812B_top|snake_ctrl:snake_ctrl_inst                                                                                                                                                                                                                                                                                                                 ; snake_ctrl                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------+
; data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component|altsyncram_10b1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; ROM              ; 512          ; 1            ; --           ; --           ; 512  ; ../../doc/lose.mif                    ;
; data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component|altsyncram_tnc1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; 512          ; 1            ; --           ; --           ; 512  ; D:/aa_HY/week_4/WS2812B/doc/model.mif ;
; data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component|altsyncram_qoc1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; 512          ; 1            ; --           ; --           ; 512  ; D:/aa_HY/week_4/WS2812B/doc/start.mif ;
; data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; ROM              ; 256          ; 1            ; --           ; --           ; 256  ; D:/aa_HY/week_4/WS2812B/doc/win.mif   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448 ; None                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |WS2812B_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |WS2812B_top|data_ctrl:data_ctrl_inst|lose:lose_inst                                                                                                                                                                                                                             ; ../ip/lose/lose.v   ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |WS2812B_top|data_ctrl:data_ctrl_inst|model:model_inst                                                                                                                                                                                                                           ; ../ip/model/model.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |WS2812B_top|data_ctrl:data_ctrl_inst|start:start_inst                                                                                                                                                                                                                           ; ../ip/START/start.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |WS2812B_top|data_ctrl:data_ctrl_inst|win:win_inst                                                                                                                                                                                                                               ; ../ip/win/win.v     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |WS2812B_top|key_filter:key_filter_inst3|state_c       ;
+--------------+------------+--------------+--------------+--------------+
; Name         ; state_c.UP ; state_c.HOLD ; state_c.DOWN ; state_c.IDLE ;
+--------------+------------+--------------+--------------+--------------+
; state_c.IDLE ; 0          ; 0            ; 0            ; 0            ;
; state_c.DOWN ; 0          ; 0            ; 1            ; 1            ;
; state_c.HOLD ; 0          ; 1            ; 0            ; 1            ;
; state_c.UP   ; 1          ; 0            ; 0            ; 1            ;
+--------------+------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |WS2812B_top|key_filter:key_filter_inst2|state_c       ;
+--------------+------------+--------------+--------------+--------------+
; Name         ; state_c.UP ; state_c.HOLD ; state_c.DOWN ; state_c.IDLE ;
+--------------+------------+--------------+--------------+--------------+
; state_c.IDLE ; 0          ; 0            ; 0            ; 0            ;
; state_c.DOWN ; 0          ; 0            ; 1            ; 1            ;
; state_c.HOLD ; 0          ; 1            ; 0            ; 1            ;
; state_c.UP   ; 1          ; 0            ; 0            ; 1            ;
+--------------+------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |WS2812B_top|key_filter:key_filter_inst1|state_c       ;
+--------------+------------+--------------+--------------+--------------+
; Name         ; state_c.UP ; state_c.HOLD ; state_c.DOWN ; state_c.IDLE ;
+--------------+------------+--------------+--------------+--------------+
; state_c.IDLE ; 0          ; 0            ; 0            ; 0            ;
; state_c.DOWN ; 0          ; 0            ; 1            ; 1            ;
; state_c.HOLD ; 0          ; 1            ; 0            ; 1            ;
; state_c.UP   ; 1          ; 0            ; 0            ; 1            ;
+--------------+------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WS2812B_top|snake_ctrl:snake_ctrl_inst|state_c                                                        ;
+----------------+--------------+-------------+--------------+------------+--------------+----------------+--------------+
; Name           ; state_c.Lose ; state_c.Win ; state_c.Down ; state_c.Up ; state_c.Left ; state_c.Rright ; state_c.IDLE ;
+----------------+--------------+-------------+--------------+------------+--------------+----------------+--------------+
; state_c.IDLE   ; 0            ; 0           ; 0            ; 0          ; 0            ; 0              ; 0            ;
; state_c.Rright ; 0            ; 0           ; 0            ; 0          ; 0            ; 1              ; 1            ;
; state_c.Left   ; 0            ; 0           ; 0            ; 0          ; 1            ; 0              ; 1            ;
; state_c.Up     ; 0            ; 0           ; 0            ; 1          ; 0            ; 0              ; 1            ;
; state_c.Down   ; 0            ; 0           ; 1            ; 0          ; 0            ; 0              ; 1            ;
; state_c.Win    ; 0            ; 1           ; 0            ; 0          ; 0            ; 0              ; 1            ;
; state_c.Lose   ; 1            ; 0           ; 0            ; 0          ; 0            ; 0              ; 1            ;
+----------------+--------------+-------------+--------------+------------+--------------+----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WS2812B_top|data_ctrl:data_ctrl_inst|state_c                                                                                                                           ;
+------------------------+-------------------+------------------+--------------+------------------------+------------------------+------------------------+---------------+---------------+
; Name                   ; state_c.game_lose ; state_c.game_win ; state_c.play ; state_c.difficulty_thr ; state_c.difficulty_two ; state_c.difficulty_one ; state_c.model ; state_c.start ;
+------------------------+-------------------+------------------+--------------+------------------------+------------------------+------------------------+---------------+---------------+
; state_c.start          ; 0                 ; 0                ; 0            ; 0                      ; 0                      ; 0                      ; 0             ; 0             ;
; state_c.model          ; 0                 ; 0                ; 0            ; 0                      ; 0                      ; 0                      ; 1             ; 1             ;
; state_c.difficulty_one ; 0                 ; 0                ; 0            ; 0                      ; 0                      ; 1                      ; 0             ; 1             ;
; state_c.difficulty_two ; 0                 ; 0                ; 0            ; 0                      ; 1                      ; 0                      ; 0             ; 1             ;
; state_c.difficulty_thr ; 0                 ; 0                ; 0            ; 1                      ; 0                      ; 0                      ; 0             ; 1             ;
; state_c.play           ; 0                 ; 0                ; 1            ; 0                      ; 0                      ; 0                      ; 0             ; 1             ;
; state_c.game_win       ; 0                 ; 1                ; 0            ; 0                      ; 0                      ; 0                      ; 0             ; 1             ;
; state_c.game_lose      ; 1                 ; 0                ; 0            ; 0                      ; 0                      ; 0                      ; 0             ; 1             ;
+------------------------+-------------------+------------------+--------------+------------------------+------------------------+------------------------+---------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                       ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; data_ctrl:data_ctrl_inst|start_rden                ; data_ctrl:data_ctrl_inst|start_rden       ; yes                    ;
; data_ctrl:data_ctrl_inst|tx_24x64_done             ; GND                                       ; yes                    ;
; data_ctrl:data_ctrl_inst|high_1s                   ; GND                                       ; yes                    ;
; data_ctrl:data_ctrl_inst|win_rden                  ; data_ctrl:data_ctrl_inst|state_c.game_win ; yes                    ;
; data_ctrl:data_ctrl_inst|lose_rden                 ; data_ctrl:data_ctrl_inst|lose_rden        ; yes                    ;
; data_ctrl:data_ctrl_inst|model_rden                ; data_ctrl:data_ctrl_inst|model_rden       ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                                           ;                        ;
+----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+----------------------------------------------------------------------+-----------------------------------------------------+
; Register name                                                        ; Reason for Removal                                  ;
+----------------------------------------------------------------------+-----------------------------------------------------+
; snake_ctrl:snake_ctrl_inst|char_r2[0]                                ; Stuck at GND due to stuck port data_in              ;
; snake_ctrl:snake_ctrl_inst|RGB_data[4..7,12..15,20..23]              ; Stuck at GND due to stuck port data_in              ;
; snake_ctrl:snake_ctrl_inst|max_1s[22,23]                             ; Stuck at GND due to stuck port data_in              ;
; snake_ctrl:snake_ctrl_inst|max_1s[20]                                ; Stuck at VCC due to stuck port data_in              ;
; snake_ctrl:snake_ctrl_inst|max_1s[12,14,15,19]                       ; Stuck at GND due to stuck port data_in              ;
; snake_ctrl:snake_ctrl_inst|max_1s[10,11]                             ; Stuck at VCC due to stuck port data_in              ;
; snake_ctrl:snake_ctrl_inst|max_1s[0..5]                              ; Stuck at GND due to stuck port data_in              ;
; snake_ctrl:snake_ctrl_inst|char_r2[1..8,11..16,19..48,50..53,55..63] ; Stuck at GND due to stuck port data_in              ;
; data_ctrl:data_ctrl_inst|RGB_data[0..7,12..23]                       ; Stuck at GND due to stuck port data_in              ;
; snake_ctrl:snake_ctrl_inst|max_1s[6]                                 ; Merged with snake_ctrl:snake_ctrl_inst|max_1s[7]    ;
; snake_ctrl:snake_ctrl_inst|max_1s[7]                                 ; Merged with snake_ctrl:snake_ctrl_inst|max_1s[9]    ;
; snake_ctrl:snake_ctrl_inst|max_1s[9]                                 ; Merged with snake_ctrl:snake_ctrl_inst|max_1s[17]   ;
; snake_ctrl:snake_ctrl_inst|max_1s[17]                                ; Merged with snake_ctrl:snake_ctrl_inst|max_1s[18]   ;
; snake_ctrl:snake_ctrl_inst|max_1s[18]                                ; Merged with snake_ctrl:snake_ctrl_inst|max_1s[25]   ;
; snake_ctrl:snake_ctrl_inst|char_r2[9]                                ; Merged with snake_ctrl:snake_ctrl_inst|char_r2[10]  ;
; snake_ctrl:snake_ctrl_inst|char_r2[10]                               ; Merged with snake_ctrl:snake_ctrl_inst|char_r2[17]  ;
; snake_ctrl:snake_ctrl_inst|char_r2[17]                               ; Merged with snake_ctrl:snake_ctrl_inst|char_r2[18]  ;
; snake_ctrl:snake_ctrl_inst|char_r2[18]                               ; Merged with snake_ctrl:snake_ctrl_inst|char_r2[49]  ;
; snake_ctrl:snake_ctrl_inst|char_r2[49]                               ; Merged with snake_ctrl:snake_ctrl_inst|char_r2[54]  ;
; snake_ctrl:snake_ctrl_inst|max_1s[8]                                 ; Merged with snake_ctrl:snake_ctrl_inst|max_1s[13]   ;
; snake_ctrl:snake_ctrl_inst|max_1s[13]                                ; Merged with snake_ctrl:snake_ctrl_inst|max_1s[16]   ;
; snake_ctrl:snake_ctrl_inst|max_1s[16]                                ; Merged with snake_ctrl:snake_ctrl_inst|max_1s[21]   ;
; snake_ctrl:snake_ctrl_inst|max_1s[21]                                ; Merged with snake_ctrl:snake_ctrl_inst|max_1s[24]   ;
; snake_ctrl:snake_ctrl_inst|RGB_data[16..18]                          ; Merged with snake_ctrl:snake_ctrl_inst|RGB_data[19] ;
; snake_ctrl:snake_ctrl_inst|RGB_data[8..10]                           ; Merged with snake_ctrl:snake_ctrl_inst|RGB_data[11] ;
; snake_ctrl:snake_ctrl_inst|RGB_data[0..2]                            ; Merged with snake_ctrl:snake_ctrl_inst|RGB_data[3]  ;
; snake_ctrl:snake_ctrl_inst|max_1s[24]                                ; Merged with snake_ctrl:snake_ctrl_inst|max_1s[25]   ;
; data_ctrl:data_ctrl_inst|RGB_data[8..10]                             ; Merged with data_ctrl:data_ctrl_inst|RGB_data[11]   ;
; data_ctrl:data_ctrl_inst|line_dis[1,2]                               ; Merged with data_ctrl:data_ctrl_inst|line_dis[0]    ;
; data_ctrl:data_ctrl_inst|max_much[1,2]                               ; Merged with data_ctrl:data_ctrl_inst|line_dis[0]    ;
; data_ctrl:data_ctrl_inst|line_dis[0]                                 ; Stuck at GND due to stuck port data_in              ;
; data_ctrl:data_ctrl_inst|max_much[0]                                 ; Stuck at VCC due to stuck port data_in              ;
; data_ctrl:data_ctrl_inst|max_much[5]                                 ; Merged with data_ctrl:data_ctrl_inst|max_much[4]    ;
; Total Number of Removed Registers = 139                              ;                                                     ;
+----------------------------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1226  ;
; Number of registers using Synchronous Clear  ; 257   ;
; Number of registers using Synchronous Load   ; 130   ;
; Number of registers using Asynchronous Clear ; 712   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 488   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; snake_ctrl:snake_ctrl_inst|apple_xy[1]                                                                                                                                                                                                                                                                                          ; 10      ;
; snake_ctrl:snake_ctrl_inst|apple_xy[3]                                                                                                                                                                                                                                                                                          ; 12      ;
; snake_ctrl:snake_ctrl_inst|apple_xy[4]                                                                                                                                                                                                                                                                                          ; 12      ;
; HL_ctrl:HL_ctrl_inst|cnt_data[2]                                                                                                                                                                                                                                                                                                ; 4       ;
; HL_ctrl:HL_ctrl_inst|cnt_data[4]                                                                                                                                                                                                                                                                                                ; 4       ;
; HL_ctrl:HL_ctrl_inst|LOW                                                                                                                                                                                                                                                                                                        ; 1       ;
; HL_ctrl:HL_ctrl_inst|High                                                                                                                                                                                                                                                                                                       ; 1       ;
; data_ctrl:data_ctrl_inst|rden                                                                                                                                                                                                                                                                                                   ; 21      ;
; snake_ctrl:snake_ctrl_inst|snake_xy_r1[0]                                                                                                                                                                                                                                                                                       ; 11      ;
; snake_ctrl:snake_ctrl_inst|snake_xy_r1[1]                                                                                                                                                                                                                                                                                       ; 11      ;
; snake_ctrl:snake_ctrl_inst|snake_xy_r1[4]                                                                                                                                                                                                                                                                                       ; 10      ;
; snake_ctrl:snake_ctrl_inst|char_r2[54]                                                                                                                                                                                                                                                                                          ; 4       ;
; snake_ctrl:snake_ctrl_inst|snake[3][2]                                                                                                                                                                                                                                                                                          ; 19      ;
; snake_ctrl:snake_ctrl_inst|snake[3][5]                                                                                                                                                                                                                                                                                          ; 13      ;
; snake_ctrl:snake_ctrl_inst|snake[3][6]                                                                                                                                                                                                                                                                                          ; 3       ;
; snake_ctrl:snake_ctrl_inst|snake[4][2]                                                                                                                                                                                                                                                                                          ; 17      ;
; snake_ctrl:snake_ctrl_inst|snake[4][5]                                                                                                                                                                                                                                                                                          ; 15      ;
; snake_ctrl:snake_ctrl_inst|snake[4][6]                                                                                                                                                                                                                                                                                          ; 9       ;
; snake_ctrl:snake_ctrl_inst|snake[5][2]                                                                                                                                                                                                                                                                                          ; 20      ;
; snake_ctrl:snake_ctrl_inst|snake[5][5]                                                                                                                                                                                                                                                                                          ; 13      ;
; snake_ctrl:snake_ctrl_inst|snake[5][6]                                                                                                                                                                                                                                                                                          ; 3       ;
; snake_ctrl:snake_ctrl_inst|snake[6][2]                                                                                                                                                                                                                                                                                          ; 14      ;
; snake_ctrl:snake_ctrl_inst|snake[6][5]                                                                                                                                                                                                                                                                                          ; 3       ;
; snake_ctrl:snake_ctrl_inst|snake[6][6]                                                                                                                                                                                                                                                                                          ; 3       ;
; snake_ctrl:snake_ctrl_inst|snake_length[0]                                                                                                                                                                                                                                                                                      ; 7       ;
; HL_ctrl:HL_ctrl_inst|cnt_data[1]                                                                                                                                                                                                                                                                                                ; 3       ;
; HL_ctrl:HL_ctrl_inst|cnt_data[0]                                                                                                                                                                                                                                                                                                ; 4       ;
; snake_ctrl:snake_ctrl_inst|apple_xy[0]                                                                                                                                                                                                                                                                                          ; 11      ;
; snake_ctrl:snake_ctrl_inst|snake_xy[0]                                                                                                                                                                                                                                                                                          ; 16      ;
; snake_ctrl:snake_ctrl_inst|snake_xy[1]                                                                                                                                                                                                                                                                                          ; 16      ;
; snake_ctrl:snake_ctrl_inst|snake_xy[4]                                                                                                                                                                                                                                                                                          ; 28      ;
; snake_ctrl:snake_ctrl_inst|snake[2][2]                                                                                                                                                                                                                                                                                          ; 16      ;
; snake_ctrl:snake_ctrl_inst|snake[2][5]                                                                                                                                                                                                                                                                                          ; 12      ;
; snake_ctrl:snake_ctrl_inst|snake[2][6]                                                                                                                                                                                                                                                                                          ; 3       ;
; snake_ctrl:snake_ctrl_inst|max_1s[25]                                                                                                                                                                                                                                                                                           ; 4       ;
; snake_ctrl:snake_ctrl_inst|snake[1][6]                                                                                                                                                                                                                                                                                          ; 2       ;
; snake_ctrl:snake_ctrl_inst|snake[1][5]                                                                                                                                                                                                                                                                                          ; 9       ;
; snake_ctrl:snake_ctrl_inst|snake[1][2]                                                                                                                                                                                                                                                                                          ; 15      ;
; snake_ctrl:snake_ctrl_inst|snake[0][4]                                                                                                                                                                                                                                                                                          ; 9       ;
; snake_ctrl:snake_ctrl_inst|snake[0][1]                                                                                                                                                                                                                                                                                          ; 25      ;
; snake_ctrl:snake_ctrl_inst|snake[0][0]                                                                                                                                                                                                                                                                                          ; 21      ;
; key_filter:key_filter_inst3|key_r[0]                                                                                                                                                                                                                                                                                            ; 7       ;
; key_filter:key_filter_inst3|key_r[1]                                                                                                                                                                                                                                                                                            ; 6       ;
; key_filter:key_filter_inst1|key_r[0]                                                                                                                                                                                                                                                                                            ; 7       ;
; key_filter:key_filter_inst1|key_r[1]                                                                                                                                                                                                                                                                                            ; 6       ;
; key_filter:key_filter_inst2|key_r[0]                                                                                                                                                                                                                                                                                            ; 7       ;
; key_filter:key_filter_inst2|key_r[1]                                                                                                                                                                                                                                                                                            ; 6       ;
; data_ctrl:data_ctrl_inst|line_dis[3]                                                                                                                                                                                                                                                                                            ; 17      ;
; data_ctrl:data_ctrl_inst|line_dis[5]                                                                                                                                                                                                                                                                                            ; 13      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 60                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|snake[2][0]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|snake_xy_r1[6]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|snake_length[4] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |WS2812B_top|key_filter:key_filter_inst3|cnt_20ms[14]   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |WS2812B_top|key_filter:key_filter_inst2|cnt_20ms[12]   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |WS2812B_top|key_filter:key_filter_inst1|cnt_20ms[0]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |WS2812B_top|HL_ctrl:HL_ctrl_inst|cnt_period[5]         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|cnt_1s[9]       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |WS2812B_top|data_ctrl:data_ctrl_inst|cnt_1s[7]         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |WS2812B_top|HL_ctrl:HL_ctrl_inst|cnt_300us[10]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |WS2812B_top|data_ctrl:data_ctrl_inst|max_much[4]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |WS2812B_top|data_ctrl:data_ctrl_inst|cnt_xy[7]         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|cnt_xy[3]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |WS2812B_top|data_ctrl:data_ctrl_inst|cnt_much[5]       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|RGB_data[11]    ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |WS2812B_top|data_ctrl:data_ctrl_inst|address_r[2]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|snake_xy[6]     ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|snake[3][5]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|snake_xy_r1[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |WS2812B_top|HL_ctrl:HL_ctrl_inst|cnt_data[0]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|snake_length[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |WS2812B_top|data_ctrl:data_ctrl_inst|max_much[5]       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |WS2812B_top|snake_ctrl:snake_ctrl_inst|snake_xy[1]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component|altsyncram_qoc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component|altsyncram_10b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component|altsyncram_tnc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst ;
+----------------+--------------------------+---------------------------+
; Parameter Name ; Value                    ; Type                      ;
+----------------+--------------------------+---------------------------+
; WHITE          ; 000011110000111100001111 ; Unsigned Binary           ;
; RED            ; 000011110000000000000000 ; Unsigned Binary           ;
; GREEN          ; 000000000000111100000000 ; Unsigned Binary           ;
; BLUE           ; 000000000000000000001111 ; Unsigned Binary           ;
; YELLOW         ; 000000000000111100001111 ; Unsigned Binary           ;
; max            ; 64                       ; Signed Integer            ;
; max_1s         ; 50000000                 ; Signed Integer            ;
; start          ; 00000001                 ; Unsigned Binary           ;
; model          ; 00000010                 ; Unsigned Binary           ;
; difficulty_one ; 00000100                 ; Unsigned Binary           ;
; difficulty_two ; 00001000                 ; Unsigned Binary           ;
; difficulty_thr ; 00010000                 ; Unsigned Binary           ;
; play           ; 00100000                 ; Unsigned Binary           ;
; game_win       ; 01000000                 ; Unsigned Binary           ;
; game_lose      ; 10000000                 ; Unsigned Binary           ;
+----------------+--------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+-------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                      ;
+------------------------------------+---------------------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                   ;
; WIDTH_A                            ; 1                                     ; Signed Integer                            ;
; WIDTHAD_A                          ; 9                                     ; Signed Integer                            ;
; NUMWORDS_A                         ; 512                                   ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                   ;
; WIDTH_B                            ; 1                                     ; Untyped                                   ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                   ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                   ;
; INIT_FILE                          ; D:/aa_HY/week_4/WS2812B/doc/start.mif ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_qoc1                       ; Untyped                                   ;
+------------------------------------+---------------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                               ; Type                                    ;
+------------------------------------+-------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                 ;
; WIDTH_A                            ; 1                                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                 ;
; WIDTH_B                            ; 1                                   ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                 ;
; INIT_FILE                          ; D:/aa_HY/week_4/WS2812B/doc/win.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_uhc1                     ; Untyped                                 ;
+------------------------------------+-------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; ../../doc/lose.mif   ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_10b1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+-------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                      ;
+------------------------------------+---------------------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                   ;
; WIDTH_A                            ; 1                                     ; Signed Integer                            ;
; WIDTHAD_A                          ; 9                                     ; Signed Integer                            ;
; NUMWORDS_A                         ; 512                                   ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                   ;
; WIDTH_B                            ; 1                                     ; Untyped                                   ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                   ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                   ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                   ;
; INIT_FILE                          ; D:/aa_HY/week_4/WS2812B/doc/model.mif ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_tnc1                       ; Untyped                                   ;
+------------------------------------+---------------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: snake_ctrl:snake_ctrl_inst ;
+----------------+--------------------------+-----------------------------+
; Parameter Name ; Value                    ; Type                        ;
+----------------+--------------------------+-----------------------------+
; WHITE          ; 000011110000111100001111 ; Unsigned Binary             ;
; RED            ; 000011110000000000000000 ; Unsigned Binary             ;
; GREEN          ; 000000000000111100000000 ; Unsigned Binary             ;
; BLUE           ; 000000000000000000001111 ; Unsigned Binary             ;
; YELLOW         ; 000000000000111100001111 ; Unsigned Binary             ;
; IDLE           ; 0000001                  ; Unsigned Binary             ;
; Rright         ; 0000010                  ; Unsigned Binary             ;
; Left           ; 0000100                  ; Unsigned Binary             ;
; Up             ; 0001000                  ; Unsigned Binary             ;
; Down           ; 0010000                  ; Unsigned Binary             ;
; Win            ; 0100000                  ; Unsigned Binary             ;
; Lose           ; 1000000                  ; Unsigned Binary             ;
+----------------+--------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HL_ctrl:HL_ctrl_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; T_300us        ; 15000 ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:key_filter_inst1 ;
+----------------+----------------------+----------------------------------+
; Parameter Name ; Value                ; Type                             ;
+----------------+----------------------+----------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                  ;
+----------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:key_filter_inst2 ;
+----------------+----------------------+----------------------------------+
; Parameter Name ; Value                ; Type                             ;
+----------------+----------------------+----------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                  ;
+----------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:key_filter_inst3 ;
+----------------+----------------------+----------------------------------+
; Parameter Name ; Value                ; Type                             ;
+----------------+----------------------+----------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                  ;
+----------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                              ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                     ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 33                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 33                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 256                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 121                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 33                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                         ;
; Entity Instance                           ; data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 1                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 1                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 1                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 1                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_ctrl:data_ctrl_inst|win:win_inst"                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 33                  ; 33               ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 39                          ;
; cycloneiii_ff         ; 446                         ;
;     CLR               ; 149                         ;
;     CLR SCLR          ; 121                         ;
;     CLR SCLR SLD      ; 56                          ;
;     CLR SLD           ; 8                           ;
;     ENA CLR           ; 76                          ;
;     ENA CLR SCLR      ; 32                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 1893                        ;
;     arith             ; 330                         ;
;         2 data inputs ; 250                         ;
;         3 data inputs ; 80                          ;
;     normal            ; 1563                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 141                         ;
;         3 data inputs ; 251                         ;
;         4 data inputs ; 1127                        ;
; cycloneiii_ram_block  ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 5.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                               ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                    ; Details ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------+---------+
; data_ctrl:data_ctrl_inst|add_cnt           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|add_cnt_much~1              ; N/A     ;
; data_ctrl:data_ctrl_inst|add_cnt           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|add_cnt_much~1              ; N/A     ;
; data_ctrl:data_ctrl_inst|add_cnt_much      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|end_cnt~2                   ; N/A     ;
; data_ctrl:data_ctrl_inst|add_cnt_much      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|end_cnt~2                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[0]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[0]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[1]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[1]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[2]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[2]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[3]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[3]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[4]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[4]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[5]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[5]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[6]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[6]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[7]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt[7]                      ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[0]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[0]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[1]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[1]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[2]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[2]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[3]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[3]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[4]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[4]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[5]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[5]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[6]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[6]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[7]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|cnt_xy[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|cnt_xy[7]                   ; N/A     ;
; data_ctrl:data_ctrl_inst|end_cnt           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|end_cnt~2                   ; N/A     ;
; data_ctrl:data_ctrl_inst|end_cnt           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|end_cnt~2                   ; N/A     ;
; data_ctrl:data_ctrl_inst|rden              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|rden~_wirecell              ; N/A     ;
; data_ctrl:data_ctrl_inst|rden              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|rden~_wirecell              ; N/A     ;
; data_ctrl:data_ctrl_inst|start_rden        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|start_rden                  ; N/A     ;
; data_ctrl:data_ctrl_inst|start_rden        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|start_rden                  ; N/A     ;
; data_ctrl:data_ctrl_inst|state_c.game_lose ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|state_c.game_lose           ; N/A     ;
; data_ctrl:data_ctrl_inst|state_c.game_lose ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|state_c.game_lose           ; N/A     ;
; data_ctrl:data_ctrl_inst|state_c.game_win  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|state_c.game_win            ; N/A     ;
; data_ctrl:data_ctrl_inst|state_c.game_win  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|state_c.game_win            ; N/A     ;
; data_ctrl:data_ctrl_inst|state_c.play      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|state_c.play                ; N/A     ;
; data_ctrl:data_ctrl_inst|state_c.play      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|state_c.play                ; N/A     ;
; data_ctrl:data_ctrl_inst|tx_24x64_done     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|tx_24x64_done               ; N/A     ;
; data_ctrl:data_ctrl_inst|tx_24x64_done     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|tx_24x64_done               ; N/A     ;
; data_ctrl:data_ctrl_inst|tx_24x64_done_pos ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|tx_24x64_done_pos           ; N/A     ;
; data_ctrl:data_ctrl_inst|tx_24x64_done_pos ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_ctrl:data_ctrl_inst|tx_24x64_done_pos           ; N/A     ;
; snake_ctrl:snake_ctrl_inst|game_over       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|game_over~24              ; N/A     ;
; snake_ctrl:snake_ctrl_inst|game_over       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|game_over~24              ; N/A     ;
; snake_ctrl:snake_ctrl_inst|game_win        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|LessThan18~0              ; N/A     ;
; snake_ctrl:snake_ctrl_inst|game_win        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|LessThan18~0              ; N/A     ;
; snake_ctrl:snake_ctrl_inst|snake_length[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|snake_length[0]~_wirecell ; N/A     ;
; snake_ctrl:snake_ctrl_inst|snake_length[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|snake_length[0]~_wirecell ; N/A     ;
; snake_ctrl:snake_ctrl_inst|snake_length[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|snake_length[1]           ; N/A     ;
; snake_ctrl:snake_ctrl_inst|snake_length[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|snake_length[1]           ; N/A     ;
; snake_ctrl:snake_ctrl_inst|snake_length[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|snake_length[2]           ; N/A     ;
; snake_ctrl:snake_ctrl_inst|snake_length[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|snake_length[2]           ; N/A     ;
; snake_ctrl:snake_ctrl_inst|snake_length[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|snake_length[3]           ; N/A     ;
; snake_ctrl:snake_ctrl_inst|snake_length[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|snake_length[3]           ; N/A     ;
; snake_ctrl:snake_ctrl_inst|snake_length[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|snake_length[4]           ; N/A     ;
; snake_ctrl:snake_ctrl_inst|snake_length[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; snake_ctrl:snake_ctrl_inst|snake_length[4]           ; N/A     ;
; sys_clk                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                  ; N/A     ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Nov 05 15:27:55 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WS2812B_top -c WS2812B_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/rtl/snake_ctrl.v
    Info (12023): Found entity 1: snake_ctrl File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/rtl/key_filter.v
    Info (12023): Found entity 1: key_filter File: D:/aa_HY/week_4/WS2812B/rtl/key_filter.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/rtl/ws2812b_top.v
    Info (12023): Found entity 1: WS2812B_top File: D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/rtl/hl_ctrl.v
    Info (12023): Found entity 1: HL_ctrl File: D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/rtl/data_ctrl.v
    Info (12023): Found entity 1: data_ctrl File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/rom_24x64/rom_24x64.v
    Info (12023): Found entity 1: rom_24x64 File: D:/aa_HY/week_4/WS2812B/ip/rom_24x64/rom_24x64.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/shift_regist/ws2812_8x8.v
    Info (12023): Found entity 1: ws2812_8x8 File: D:/aa_HY/week_4/WS2812B/ip/shift_regist/ws2812_8x8.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/start/start.v
    Info (12023): Found entity 1: start File: D:/aa_HY/week_4/WS2812B/ip/START/start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/win/win.v
    Info (12023): Found entity 1: win File: D:/aa_HY/week_4/WS2812B/ip/win/win.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/lose/lose.v
    Info (12023): Found entity 1: lose File: D:/aa_HY/week_4/WS2812B/ip/lose/lose.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/model/model.v
    Info (12023): Found entity 1: model File: D:/aa_HY/week_4/WS2812B/ip/model/model.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at HL_ctrl.v(116): created implicit net for "reset_done" File: D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v Line: 116
Warning (10236): Verilog HDL Implicit Net warning at data_ctrl.v(604): created implicit net for "en_snake" File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 604
Info (12127): Elaborating entity "WS2812B_top" for the top level hierarchy
Info (12128): Elaborating entity "data_ctrl" for hierarchy "data_ctrl:data_ctrl_inst" File: D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at data_ctrl.v(604): object "en_snake" assigned a value but never read File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 604
Warning (10036): Verilog HDL or VHDL warning at data_ctrl.v(119): object "flag" assigned a value but never read File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 119
Warning (10240): Verilog HDL Always Construct warning at data_ctrl.v(273): inferring latch(es) for variable "start_rden", which holds its previous value in one or more paths through the always construct File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 273
Warning (10240): Verilog HDL Always Construct warning at data_ctrl.v(273): inferring latch(es) for variable "model_rden", which holds its previous value in one or more paths through the always construct File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 273
Warning (10240): Verilog HDL Always Construct warning at data_ctrl.v(273): inferring latch(es) for variable "lose_rden", which holds its previous value in one or more paths through the always construct File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 273
Warning (10240): Verilog HDL Always Construct warning at data_ctrl.v(273): inferring latch(es) for variable "win_rden", which holds its previous value in one or more paths through the always construct File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 273
Warning (10230): Verilog HDL assignment warning at data_ctrl.v(418): truncated value with size 32 to match size of target (8) File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 418
Warning (10240): Verilog HDL Always Construct warning at data_ctrl.v(523): inferring latch(es) for variable "tx_24x64_done", which holds its previous value in one or more paths through the always construct File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 523
Warning (10240): Verilog HDL Always Construct warning at data_ctrl.v(570): inferring latch(es) for variable "high_1s", which holds its previous value in one or more paths through the always construct File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 570
Info (10041): Inferred latch for "high_1s" at data_ctrl.v(576) File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 576
Info (10041): Inferred latch for "tx_24x64_done" at data_ctrl.v(526) File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 526
Info (10041): Inferred latch for "win_rden" at data_ctrl.v(279) File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 279
Info (10041): Inferred latch for "lose_rden" at data_ctrl.v(279) File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 279
Info (10041): Inferred latch for "model_rden" at data_ctrl.v(279) File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 279
Info (10041): Inferred latch for "start_rden" at data_ctrl.v(279) File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 279
Info (12128): Elaborating entity "start" for hierarchy "data_ctrl:data_ctrl_inst|start:start_inst" File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 312
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component" File: D:/aa_HY/week_4/WS2812B/ip/START/start.v Line: 84
Info (12130): Elaborated megafunction instantiation "data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component" File: D:/aa_HY/week_4/WS2812B/ip/START/start.v Line: 84
Info (12133): Instantiated megafunction "data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/aa_HY/week_4/WS2812B/ip/START/start.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/aa_HY/week_4/WS2812B/doc/start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qoc1.tdf
    Info (12023): Found entity 1: altsyncram_qoc1 File: D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_qoc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qoc1" for hierarchy "data_ctrl:data_ctrl_inst|start:start_inst|altsyncram:altsyncram_component|altsyncram_qoc1:auto_generated" File: d:/fpga18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (320) in the Memory Initialization File "D:/aa_HY/week_4/WS2812B/doc/start.mif" -- setting initial value for remaining addresses to 0 File: D:/aa_HY/week_4/WS2812B/ip/START/start.v Line: 84
Info (12128): Elaborating entity "win" for hierarchy "data_ctrl:data_ctrl_inst|win:win_inst" File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 319
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component" File: D:/aa_HY/week_4/WS2812B/ip/win/win.v Line: 84
Info (12130): Elaborated megafunction instantiation "data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component" File: D:/aa_HY/week_4/WS2812B/ip/win/win.v Line: 84
Info (12133): Instantiated megafunction "data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/aa_HY/week_4/WS2812B/ip/win/win.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/aa_HY/week_4/WS2812B/doc/win.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uhc1.tdf
    Info (12023): Found entity 1: altsyncram_uhc1 File: D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_uhc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uhc1" for hierarchy "data_ctrl:data_ctrl_inst|win:win_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated" File: d:/fpga18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (192) in the Memory Initialization File "D:/aa_HY/week_4/WS2812B/doc/win.mif" -- setting initial value for remaining addresses to 0 File: D:/aa_HY/week_4/WS2812B/ip/win/win.v Line: 84
Info (12128): Elaborating entity "lose" for hierarchy "data_ctrl:data_ctrl_inst|lose:lose_inst" File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 326
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component" File: D:/aa_HY/week_4/WS2812B/ip/lose/lose.v Line: 84
Info (12130): Elaborated megafunction instantiation "data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component" File: D:/aa_HY/week_4/WS2812B/ip/lose/lose.v Line: 84
Info (12133): Instantiated megafunction "data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/aa_HY/week_4/WS2812B/ip/lose/lose.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../doc/lose.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_10b1.tdf
    Info (12023): Found entity 1: altsyncram_10b1 File: D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_10b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_10b1" for hierarchy "data_ctrl:data_ctrl_inst|lose:lose_inst|altsyncram:altsyncram_component|altsyncram_10b1:auto_generated" File: d:/fpga18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (256) in the Memory Initialization File "D:/aa_HY/week_4/WS2812B/doc/lose.mif" -- setting initial value for remaining addresses to 0 File: D:/aa_HY/week_4/WS2812B/ip/lose/lose.v Line: 84
Info (12128): Elaborating entity "model" for hierarchy "data_ctrl:data_ctrl_inst|model:model_inst" File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 332
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component" File: D:/aa_HY/week_4/WS2812B/ip/model/model.v Line: 84
Info (12130): Elaborated megafunction instantiation "data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component" File: D:/aa_HY/week_4/WS2812B/ip/model/model.v Line: 84
Info (12133): Instantiated megafunction "data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/aa_HY/week_4/WS2812B/ip/model/model.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/aa_HY/week_4/WS2812B/doc/model.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tnc1.tdf
    Info (12023): Found entity 1: altsyncram_tnc1 File: D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_tnc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tnc1" for hierarchy "data_ctrl:data_ctrl_inst|model:model_inst|altsyncram:altsyncram_component|altsyncram_tnc1:auto_generated" File: d:/fpga18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (320) in the Memory Initialization File "D:/aa_HY/week_4/WS2812B/doc/model.mif" -- setting initial value for remaining addresses to 0 File: D:/aa_HY/week_4/WS2812B/ip/model/model.v Line: 84
Info (12128): Elaborating entity "snake_ctrl" for hierarchy "snake_ctrl:snake_ctrl_inst" File: D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at snake_ctrl.v(47): object "Win2IDLE" assigned a value but never read File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at snake_ctrl.v(48): object "Lose2IDLE" assigned a value but never read File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at snake_ctrl.v(59): object "char_r3" assigned a value but never read File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 59
Warning (10036): Verilog HDL or VHDL warning at snake_ctrl.v(64): object "snake_xy_r3" assigned a value but never read File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at snake_ctrl.v(76): object "snake_flag" assigned a value but never read File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at snake_ctrl.v(77): object "snake_c" assigned a value but never read File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at snake_ctrl.v(78): object "snake_n" assigned a value but never read File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 78
Warning (10230): Verilog HDL assignment warning at snake_ctrl.v(324): truncated value with size 32 to match size of target (7) File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 324
Warning (10230): Verilog HDL assignment warning at snake_ctrl.v(327): truncated value with size 8 to match size of target (7) File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 327
Info (12128): Elaborating entity "HL_ctrl" for hierarchy "HL_ctrl:HL_ctrl_inst" File: D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at HL_ctrl.v(116): object "reset_done" assigned a value but never read File: D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v Line: 116
Warning (10230): Verilog HDL assignment warning at HL_ctrl.v(109): truncated value with size 32 to match size of target (14) File: D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v Line: 109
Info (12128): Elaborating entity "key_filter" for hierarchy "key_filter:key_filter_inst1" File: D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8524.tdf
    Info (12023): Found entity 1: altsyncram_8524 File: D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_8524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_usc.tdf
    Info (12023): Found entity 1: mux_usc File: D:/aa_HY/week_4/WS2812B/prj/db/mux_usc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/aa_HY/week_4/WS2812B/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sgi.tdf
    Info (12023): Found entity 1: cntr_sgi File: D:/aa_HY/week_4/WS2812B/prj/db/cntr_sgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: D:/aa_HY/week_4/WS2812B/prj/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf
    Info (12023): Found entity 1: cntr_l6j File: D:/aa_HY/week_4/WS2812B/prj/db/cntr_l6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf
    Info (12023): Found entity 1: cntr_ogi File: D:/aa_HY/week_4/WS2812B/prj/db/cntr_ogi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/aa_HY/week_4/WS2812B/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/aa_HY/week_4/WS2812B/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/aa_HY/week_4/WS2812B/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.11.05.15:28:20 Progress: Loading sldffe5cd6e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldffe5cd6e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch data_ctrl:data_ctrl_inst|start_rden has unsafe behavior File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_ctrl:data_ctrl_inst|state_c.start File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 104
Warning (13012): Latch data_ctrl:data_ctrl_inst|lose_rden has unsafe behavior File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_ctrl:data_ctrl_inst|state_c.game_lose File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 104
Warning (13012): Latch data_ctrl:data_ctrl_inst|model_rden has unsafe behavior File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 58
    Warning (13013): Ports D and ENA on the latch are fed by the same signal data_ctrl:data_ctrl_inst|state_c.model File: D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v Line: 104
Info (13000): Registers with preset signals will power-up high File: D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v Line: 52
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register snake_ctrl:snake_ctrl_inst|snake_length[1] will power up to Low File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 337
    Critical Warning (18010): Register snake_ctrl:snake_ctrl_inst|snake_length[0] will power up to High File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 337
    Critical Warning (18010): Register snake_ctrl:snake_ctrl_inst|char_r[18] will power up to Low File: D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v Line: 352
Info (144001): Generated suppressed messages file D:/aa_HY/week_4/WS2812B/prj/output_files/WS2812B_top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 99 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2976 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 2928 logic cells
    Info (21064): Implemented 37 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Sun Nov 05 15:28:43 2023
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/aa_HY/week_4/WS2812B/prj/output_files/WS2812B_top.map.smsg.


