// Seed: 2245877267
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output tri id_2,
    input wand id_3,
    input supply1 id_4
);
  wire id_6;
  assign module_2.id_0 = 0;
  tri1 id_7 = id_3 < -1;
  wire id_8;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wor id_2
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_7 = 0;
  assign id_0 = -1 - id_2;
  wire id_4;
  wire id_5;
  assign id_4 = (id_2);
endmodule
module module_2 (
    input  tri   id_0,
    output uwire id_1,
    input  wire  id_2,
    input  wor   id_3,
    input  wire  id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
endmodule
