module PC_incr(
	input wire clock,
	input wire reset,
	input wire [31:0] in_addr,
	output reg [31:0] out_addr
	);
	
	initial begin
		instr_addr <= 0;
	end
	
	
	always @(posedge clock) begin
		out_addr <= in_addr + 1;//word accesible
	end
	
endmodule