// Seed: 1441087476
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    output tri id_10,
    input wand id_11,
    output supply1 id_12
);
  assign id_12 = id_9 == 1;
  assign id_5  = id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_3;
  assign id_4[1<1] = 1;
  module_0();
endmodule
