$date
	Mon Jul 21 19:00:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_4bit_tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( Sum [3:0] $end
$var wire 1 " Cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 (
b1 '
b11 &
0%
b1 $
b11 #
0"
b100 !
$end
#10000
b1 !
b1 (
1"
1%
b1111 #
b1111 &
#20000
