{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707983440897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707983440898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 07:50:40 2024 " "Processing started: Thu Feb 15 07:50:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707983440898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707983440898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_adder8bit -c top_adder8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_adder8bit -c top_adder8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707983440898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707983441222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707983441222 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \"(\", or \"'\", or \".\" top_adder8bit.vhd(22) " "VHDL syntax error at top_adder8bit.vhd(22) near text \":=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "src/top_adder8bit.vhd" "" { Text "C:/Users/desig/Documents/FPGA/FPGA_Projects/Quartus_Projects/adder_8bit/src/top_adder8bit.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707983449045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_adder8bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/top_adder8bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707983449045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desig/documents/fpga/fpga_projects/quartus_projects/8-bit_full_adder/src/full_adder_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desig/documents/fpga/fpga_projects/quartus_projects/8-bit_full_adder/src/full_adder_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_8-rtl " "Found design unit 1: full_adder_8-rtl" {  } { { "../8-bit_full_adder/src/full_adder_8.vhd" "" { Text "C:/Users/desig/Documents/FPGA/FPGA_Projects/Quartus_Projects/8-bit_full_adder/src/full_adder_8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707983449047 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8 " "Found entity 1: full_adder_8" {  } { { "../8-bit_full_adder/src/full_adder_8.vhd" "" { Text "C:/Users/desig/Documents/FPGA/FPGA_Projects/Quartus_Projects/8-bit_full_adder/src/full_adder_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707983449047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707983449047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desig/documents/fpga/fpga_projects/quartus_projects/8-bit_full_adder/src/full_adder_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desig/documents/fpga/fpga_projects/quartus_projects/8-bit_full_adder/src/full_adder_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4-rtl " "Found design unit 1: full_adder_4-rtl" {  } { { "../8-bit_full_adder/src/full_adder_4.vhd" "" { Text "C:/Users/desig/Documents/FPGA/FPGA_Projects/Quartus_Projects/8-bit_full_adder/src/full_adder_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707983449049 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4 " "Found entity 1: full_adder_4" {  } { { "../8-bit_full_adder/src/full_adder_4.vhd" "" { Text "C:/Users/desig/Documents/FPGA/FPGA_Projects/Quartus_Projects/8-bit_full_adder/src/full_adder_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707983449049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707983449049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desig/documents/fpga/fpga_projects/quartus_projects/8-bit_full_adder/src/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desig/documents/fpga/fpga_projects/quartus_projects/8-bit_full_adder/src/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "../8-bit_full_adder/src/full_adder.vhd" "" { Text "C:/Users/desig/Documents/FPGA/FPGA_Projects/Quartus_Projects/8-bit_full_adder/src/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707983449050 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../8-bit_full_adder/src/full_adder.vhd" "" { Text "C:/Users/desig/Documents/FPGA/FPGA_Projects/Quartus_Projects/8-bit_full_adder/src/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707983449050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707983449050 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707983449169 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 15 07:50:49 2024 " "Processing ended: Thu Feb 15 07:50:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707983449169 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707983449169 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707983449169 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707983449169 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707983449774 ""}
