Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jan 22 18:50:03 2025
| Host         : Suchets-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file block_design_wrapper_control_sets_placed.rpt
| Design       : block_design_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   195 |
|    Minimum number of control sets                        |   195 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   619 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   195 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |   185 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |             108 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              80 |           16 |
| Yes          | No                    | Yes                    |            9358 |         3159 |
| Yes          | Yes                   | No                     |              84 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                            Enable Signal                                            |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/FSM_sequential_present_substate[3]_i_1__0_n_0 | reset_IBUF                                                                    |                4 |              4 |         1.00 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[4]_i_1__0_n_0                       |                                                                               |                1 |              4 |         4.00 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/FSM_sequential_present_substate[3]_i_1_n_0    | reset_IBUF                                                                    |                4 |              4 |         1.00 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count0                                    |                                                                               |                1 |              4 |         4.00 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_count[4]_i_1__0_n_0                       |                                                                               |                2 |              5 |         2.50 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_count0                                    |                                                                               |                2 |              5 |         2.50 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[4]_i_1_n_0                                    | reset_IBUF                                                                    |                2 |              5 |         2.50 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                     |                                                                               |                4 |              7 |         1.75 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1                                        | reset_IBUF                                                                    |                2 |             13 |         6.50 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[0]1                                        | reset_IBUF                                                                    |                4 |             13 |         3.25 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/tail[5]_i_1__0_n_0                                  | reset_IBUF                                                                    |                6 |             17 |         2.83 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg[17]_i_1__0_n_0                     | reset_IBUF                                                                    |                6 |             18 |         3.00 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg                                    | reset_IBUF                                                                    |                6 |             18 |         3.00 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[4]_i_1__0_n_0                       | block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[0]_i_1__0_n_0 |                5 |             26 |         5.20 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count0                                    | block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count[0]_i_1_n_0    |                5 |             26 |         5.20 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/tail_reg[3]_1                                       | reset_IBUF                                                                    |               11 |             27 |         2.45 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/tail_reg[3]_2                                       | reset_IBUF                                                                    |               19 |             27 |         1.42 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/tail_reg[3]_3                                       | reset_IBUF                                                                    |               16 |             27 |         1.69 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[27][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               16 |             27 |         1.69 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[29][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               12 |             27 |         2.25 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[2][31]_i_1__1_n_0                       | reset_IBUF                                                                    |               12 |             27 |         2.25 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[30][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               12 |             27 |         2.25 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[36][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               13 |             27 |         2.08 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[38][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               12 |             27 |         2.25 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[39][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               16 |             27 |         1.69 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[4][31]_i_1__1_n_0                       | reset_IBUF                                                                    |                8 |             27 |         3.38 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[3][31]_i_1__1_n_0                       | reset_IBUF                                                                    |               10 |             27 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[5][31]_i_1__1_n_0                       | reset_IBUF                                                                    |                9 |             27 |         3.00 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[6][31]_i_1__1_n_0                       | reset_IBUF                                                                    |                5 |             27 |         5.40 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[7][31]_i_1__1_n_0                       | reset_IBUF                                                                    |               10 |             27 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[9][31]_i_1__1_n_0                       | reset_IBUF                                                                    |               10 |             27 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_deq_reg_4                                      | reset_IBUF                                                                    |                8 |             27 |         3.38 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_deq_reg_0                                      | reset_IBUF                                                                    |               14 |             27 |         1.93 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_deq_reg_5                                      | reset_IBUF                                                                    |               16 |             27 |         1.69 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_deq_reg_6                                      | reset_IBUF                                                                    |               12 |             27 |         2.25 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_deq_reg                                        | reset_IBUF                                                                    |               18 |             27 |         1.50 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_deq_reg_1                                      | reset_IBUF                                                                    |               12 |             27 |         2.25 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_deq_reg_3                                      | reset_IBUF                                                                    |               12 |             27 |         2.25 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_deq_reg_2                                      | reset_IBUF                                                                    |               16 |             27 |         1.69 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_cmd_reg[8]_i_1__0_n_0                     | reset_IBUF                                                                    |                7 |             27 |         3.86 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/tail_reg[2]_rep__1_0                                | reset_IBUF                                                                    |               11 |             27 |         2.45 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_cmd_reg[8]_i_1_n_0                        | reset_IBUF                                                                    |                6 |             27 |         4.50 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/tail_reg[3]_0                                       | reset_IBUF                                                                    |               15 |             27 |         1.80 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/tail_reg[5]_1                                       | reset_IBUF                                                                    |               23 |             27 |         1.17 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[17][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               11 |             27 |         2.45 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[18][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               15 |             27 |         1.80 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[24][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               18 |             27 |         1.50 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[1][31]_i_1__1_n_0                       | reset_IBUF                                                                    |                8 |             27 |         3.38 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[25][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               15 |             27 |         1.80 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[26][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               12 |             27 |         2.25 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[12][31]_i_1__1_n_0                      | reset_IBUF                                                                    |                9 |             27 |         3.00 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[10][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               10 |             27 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[14][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               10 |             27 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[13][31]_i_1__1_n_0                      | reset_IBUF                                                                    |                9 |             27 |         3.00 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer[16][31]_i_1__1_n_0                      | reset_IBUF                                                                    |               10 |             27 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/tail_reg[2]_rep__1_1                                | reset_IBUF                                                                    |               16 |             27 |         1.69 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/command_fifo_1/tail_reg[5]_0                                       | reset_IBUF                                                                    |               12 |             27 |         2.25 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/spi_slave_1/data_out[31]_i_1_n_0                                   | reset_IBUF                                                                    |                6 |             27 |         4.50 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/data_out[31]_i_1__1_n_0                       | reset_IBUF                                                                    |               10 |             29 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/data_out[31]_i_1__0_n_0                       | reset_IBUF                                                                    |               10 |             30 |         3.00 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[31]_i_2_n_0                            | block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[31]_i_1_n_0      |                5 |             32 |         6.40 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/spi_slave_1/ser_reg[31]_i_1_n_0                                    | reset_IBUF                                                                    |                9 |             32 |         3.56 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/spi_slave_1/rx_count[4]_i_1_n_0                                    | reset_IBUF                                                                    |                9 |             37 |         4.11 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/tx_packetise_1/in_ready_reg_0_reg_0                                | reset_IBUF                                                                    |               22 |             43 |         1.95 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[56][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               11 |             61 |         5.55 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[57][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               11 |             61 |         5.55 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[58][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               11 |             61 |         5.55 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[59][63]_i_1__0_n_0                         | reset_IBUF                                                                    |                9 |             61 |         6.78 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[5][63]_i_1__0_n_0                          | reset_IBUF                                                                    |               17 |             61 |         3.59 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[60][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               11 |             61 |         5.55 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[61][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               12 |             61 |         5.08 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[62][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               10 |             61 |         6.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[63][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               10 |             61 |         6.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[6][63]_i_1__0_n_0                          | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[7][63]_i_1__0_n_0                          | reset_IBUF                                                                    |               19 |             61 |         3.21 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[8][63]_i_1__0_n_0                          | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[9][63]_i_1__0_n_0                          | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[0][63]_i_1__0_n_0                          | reset_IBUF                                                                    |               23 |             61 |         2.65 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[10][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               22 |             61 |         2.77 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[11][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               22 |             61 |         2.77 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[12][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[13][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               19 |             61 |         3.21 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[14][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[17][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[15][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               23 |             61 |         2.65 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[16][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[18][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[20][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               22 |             61 |         2.77 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[21][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               22 |             61 |         2.77 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[1][63]_i_1__0_n_0                          | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[22][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[23][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[24][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[25][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               24 |             61 |         2.54 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[26][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               23 |             61 |         2.65 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[29][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               22 |             61 |         2.77 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[28][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               19 |             61 |         3.21 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[27][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               18 |             61 |         3.39 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[37][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[30][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[39][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               24 |             61 |         2.54 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[2][63]_i_1__0_n_0                          | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[34][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[31][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[33][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               25 |             61 |         2.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[38][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[36][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               19 |             61 |         3.21 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[32][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[42][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               22 |             61 |         2.77 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[40][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               18 |             61 |         3.39 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[41][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[3][63]_i_1__0_n_0                          | reset_IBUF                                                                    |               18 |             61 |         3.39 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[43][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[44][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               19 |             61 |         3.21 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[45][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               21 |             61 |         2.90 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[46][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               23 |             61 |         2.65 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[47][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               22 |             61 |         2.77 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[48][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               19 |             61 |         3.21 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[49][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               18 |             61 |         3.39 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[4][63]_i_1__0_n_0                          | reset_IBUF                                                                    |               22 |             61 |         2.77 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[50][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[51][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[53][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               11 |             61 |         5.55 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[52][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               20 |             61 |         3.05 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[54][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               12 |             61 |         5.08 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[55][63]_i_1__0_n_0                         | reset_IBUF                                                                    |               11 |             61 |         5.55 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[13][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[14][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[16][63]_i_1_n_0                            | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[17][63]_i_1_n_0                            | reset_IBUF                                                                    |               17 |             62 |         3.65 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[18][63]_i_1_n_0                            | reset_IBUF                                                                    |               21 |             62 |         2.95 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[19][63]_i_1_n_0                            | reset_IBUF                                                                    |               21 |             62 |         2.95 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[15][63]_i_1_n_0                            | reset_IBUF                                                                    |               17 |             62 |         3.65 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[20][63]_i_1_n_0                            | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[21][63]_i_1_n_0                            | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[1][63]_i_1_n_0                             | reset_IBUF                                                                    |               21 |             62 |         2.95 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[22][63]_i_1_n_0                            | reset_IBUF                                                                    |               22 |             62 |         2.82 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[23][63]_i_1_n_0                            | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[24][63]_i_1_n_0                            | reset_IBUF                                                                    |               23 |             62 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[25][63]_i_1_n_0                            | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[26][63]_i_1_n_0                            | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[27][63]_i_1_n_0                            | reset_IBUF                                                                    |               17 |             62 |         3.65 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[28][63]_i_1_n_0                            | reset_IBUF                                                                    |               23 |             62 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0                            | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[47][63]_i_1_n_0                            | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[37][63]_i_1_n_0                            | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[35][63]_i_1_n_0                            | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[30][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[32][63]_i_1_n_0                            | reset_IBUF                                                                    |               21 |             62 |         2.95 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[36][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[38][63]_i_1_n_0                            | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[39][63]_i_1_n_0                            | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[34][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[31][63]_i_1_n_0                            | reset_IBUF                                                                    |               17 |             62 |         3.65 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[33][63]_i_1_n_0                            | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[3][63]_i_1_n_0                             | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[40][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[41][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[42][63]_i_1_n_0                            | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[43][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[44][63]_i_1_n_0                            | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[45][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[46][63]_i_1_n_0                            | reset_IBUF                                                                    |               21 |             62 |         2.95 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet0                                       |                                                                               |               10 |             62 |         6.20 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/tx_packetise_1/in_ready_reg_1_reg_0                                | reset_IBUF                                                                    |               24 |             62 |         2.58 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0][63]_i_1_n_0                             | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[48][63]_i_1_n_0                            | reset_IBUF                                                                    |               22 |             62 |         2.82 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[2][63]_i_1_n_0                             | reset_IBUF                                                                    |               17 |             62 |         3.65 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[4][63]_i_1_n_0                             | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[50][63]_i_1_n_0                            | reset_IBUF                                                                    |               23 |             62 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[51][63]_i_1_n_0                            | reset_IBUF                                                                    |               23 |             62 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[52][63]_i_1_n_0                            | reset_IBUF                                                                    |               24 |             62 |         2.58 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[53][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[54][63]_i_1_n_0                            | reset_IBUF                                                                    |               21 |             62 |         2.95 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[57][63]_i_1_n_0                            | reset_IBUF                                                                    |               43 |             62 |         1.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[56][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[55][63]_i_1_n_0                            | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[58][63]_i_1_n_0                            | reset_IBUF                                                                    |               24 |             62 |         2.58 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[59][63]_i_1_n_0                            | reset_IBUF                                                                    |               23 |             62 |         2.70 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[5][63]_i_1_n_0                             | reset_IBUF                                                                    |               20 |             62 |         3.10 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[60][63]_i_1_n_0                            | reset_IBUF                                                                    |               24 |             62 |         2.58 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[63][63]_i_1_n_0                            | reset_IBUF                                                                    |               12 |             62 |         5.17 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[61][63]_i_1_n_0                            | reset_IBUF                                                                    |               22 |             62 |         2.82 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[62][63]_i_1_n_0                            | reset_IBUF                                                                    |               38 |             62 |         1.63 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[6][63]_i_1_n_0                             | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[7][63]_i_1_n_0                             | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[8][63]_i_1_n_0                             | reset_IBUF                                                                    |               21 |             62 |         2.95 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[9][63]_i_1_n_0                             | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[10][63]_i_1_n_0                            | reset_IBUF                                                                    |               22 |             62 |         2.82 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[11][63]_i_1_n_0                            | reset_IBUF                                                                    |               22 |             62 |         2.82 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[12][63]_i_1_n_0                            | reset_IBUF                                                                    |               18 |             62 |         3.44 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 | block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[49][63]_i_1_n_0                            | reset_IBUF                                                                    |               19 |             62 |         3.26 |
| ~block_design_i/clk_wiz_0/inst/clk_out1 |                                                                                                     | reset_IBUF                                                                    |               39 |            108 |         2.77 |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


