
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003399                       # Number of seconds simulated
sim_ticks                                  3398759334                       # Number of ticks simulated
final_tick                               574929797010                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61576                       # Simulator instruction rate (inst/s)
host_op_rate                                    80887                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  99458                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890128                       # Number of bytes of host memory used
host_seconds                                 34172.72                       # Real time elapsed on the host
sim_insts                                  2104213724                       # Number of instructions simulated
sim_ops                                    2764114099                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       332032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       230016                       # Number of bytes read from this memory
system.physmem.bytes_read::total               572672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       124544                       # Number of bytes written to this memory
system.physmem.bytes_written::total            124544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2594                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1797                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4474                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             973                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  973                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1581754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     97692119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1544093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67676460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               168494425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1581754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1544093                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3125847                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36643960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36643960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36643960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1581754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     97692119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1544093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67676460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              205138385                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8150503                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855916                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490191                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188946                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1432989                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384053                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200091                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5756                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15866577                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855916                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584144                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876509                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        372865                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720327                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90570                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7916708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.309481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.289799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4558424     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601257      7.59%     65.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293605      3.71%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220276      2.78%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182794      2.31%     73.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158064      2.00%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54691      0.69%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196227      2.48%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651370     20.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7916708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350398                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.946699                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622944                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       349513                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244382                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16295                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683573                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312735                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2857                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17730773                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4439                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683573                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3774266                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         164083                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41020                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107918                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       145841                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17170361                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71124                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        62295                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22737977                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78185517                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78185517                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7834535                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2138                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1135                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369233                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595772                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7446                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       135538                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16150949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2142                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13779226                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18635                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4669364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12650694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7916708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.740525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.860842                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2854799     36.06%     36.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1696159     21.43%     57.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       822951     10.40%     67.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       994583     12.56%     80.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756590      9.56%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477032      6.03%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207454      2.62%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59948      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47192      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7916708                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58706     72.84%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12518     15.53%     88.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9373     11.63%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10807810     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109528      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2361269     17.14%     96.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       499623      3.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13779226                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.690598                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80597                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005849                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35574392                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20822554                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13294648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13859823                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739792                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          104                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156016                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683573                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          96139                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7814                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16153092                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61610                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627869                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595772                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1128                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4130                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          104                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95351                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111818                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207169                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13475613                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258931                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303613                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2744839                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017504                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            485908                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.653347                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13320208                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13294648                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7998746                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19706314                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.631144                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405898                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4783042                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187189                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7233135                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571958                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3397736     46.97%     46.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533209     21.20%     68.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838961     11.60%     79.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305460      4.22%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260024      3.59%     87.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115103      1.59%     89.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       278638      3.85%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76795      1.06%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       427209      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7233135                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       427209                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22959051                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32990897                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 233795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.815050                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.815050                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.226919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.226919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62399620                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17442875                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18300544                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8150503                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3028723                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2466844                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201521                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1224889                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1173743                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322380                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8820                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3113374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16528519                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3028723                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1496123                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3461401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1084525                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        501633                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1527599                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7956530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.573852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.371038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4495129     56.50%     56.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          241181      3.03%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          249295      3.13%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          399113      5.02%     67.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          186791      2.35%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          265639      3.34%     73.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          177693      2.23%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          133210      1.67%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1808479     22.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7956530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371600                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.027914                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3280469                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       458853                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3310455                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27674                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        879075                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       514126                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1024                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19742620                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3845                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        879075                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3446761                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100965                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       146034                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3169777                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       213914                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19024987                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        122482                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63972                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26642451                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88675957                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88675957                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16212312                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10430077                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3270                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1670                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           569339                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1773266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       913828                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9907                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       294344                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17825188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14145572                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25275                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6166967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19016390                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7956530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777857                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.930674                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2788848     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1715880     21.57%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1118034     14.05%     70.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       753152      9.47%     80.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       694029      8.72%     88.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       385811      4.85%     93.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349586      4.39%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78039      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73151      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7956530                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         105921     77.47%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15552     11.37%     88.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15249     11.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11806189     83.46%     83.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188053      1.33%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1594      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1401320      9.91%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       748416      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14145572                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735546                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             136722                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009665                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36409670                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23995553                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13737917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14282294                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20527                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       712544                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242512                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        879075                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60850                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12800                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17828477                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1773266                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       913828                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1665                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10905                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120260                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234743                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13886241                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1307144                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259330                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2027865                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1973760                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            720721                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703728                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13748346                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13737917                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9013982                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25632516                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685530                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351662                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9446618                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11630279                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6198207                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203341                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7077455                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643285                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172224                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2737826     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1991604     28.14%     66.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       791867     11.19%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       396584      5.60%     83.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       365266      5.16%     88.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165325      2.34%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181036      2.56%     93.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92292      1.30%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       355655      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7077455                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9446618                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11630279                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1732038                       # Number of memory references committed
system.switch_cpus1.commit.loads              1060722                       # Number of loads committed
system.switch_cpus1.commit.membars               1619                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1679178                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10477121                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239680                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       355655                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24550117                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36537126                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 193973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9446618                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11630279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9446618                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862796                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862796                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159023                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159023                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62337060                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19053598                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18174723                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3238                       # number of misc regfile writes
system.l2.replacements                           4476                       # number of replacements
system.l2.tagsinuse                       2046.626596                       # Cycle average of tags in use
system.l2.total_refs                            59661                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6524                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.144850                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            18.751625                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.231133                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    759.603495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.209224                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    554.604600                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            346.137951                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            340.088568                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009156                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.006949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.370900                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.006450                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.270803                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.169013                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.166059                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999329                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2799                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2389                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5193                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1498                       # number of Writeback hits
system.l2.Writeback_hits::total                  1498                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    76                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2823                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2441                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5269                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2823                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2441                       # number of overall hits
system.l2.overall_hits::total                    5269                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2594                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1797                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4474                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2594                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1797                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4474                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2594                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1797                       # number of overall misses
system.l2.overall_misses::total                  4474                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2501811                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    159637144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2346313                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    114545210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       279030478                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2501811                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    159637144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2346313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    114545210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        279030478                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2501811                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    159637144                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2346313                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    114545210                       # number of overall miss cycles
system.l2.overall_miss_latency::total       279030478                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5393                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4186                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9667                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1498                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1498                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                76                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5417                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4238                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9743                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5417                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4238                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9743                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.480994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.429288                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.462812                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.478863                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.424021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.459201                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.478863                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.424021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.459201                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 59566.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61540.919044                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57227.146341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63742.465220                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62367.116227                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 59566.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61540.919044                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57227.146341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63742.465220                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62367.116227                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 59566.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61540.919044                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57227.146341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63742.465220                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62367.116227                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  973                       # number of writebacks
system.l2.writebacks::total                       973                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2594                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1797                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4474                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4474                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4474                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2265345                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    144608258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2113627                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    104143312                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    253130542                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2265345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    144608258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2113627                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    104143312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    253130542                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2265345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    144608258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2113627                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    104143312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    253130542                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.480994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.429288                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.462812                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.478863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.424021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.459201                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.478863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.424021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.459201                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53936.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55747.208173                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51551.878049                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57953.985531                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56578.127403                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 53936.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55747.208173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51551.878049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57953.985531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56578.127403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 53936.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55747.208173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51551.878049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57953.985531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56578.127403                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.122162                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752793                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779312.243339                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.747629                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.374534                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066903                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825921                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892824                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720272                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720272                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720272                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720272                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720272                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720272                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3552762                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3552762                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3552762                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3552762                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3552762                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3552762                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720327                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720327                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720327                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720327                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720327                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720327                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 64595.672727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64595.672727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 64595.672727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64595.672727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 64595.672727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64595.672727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2926171                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2926171                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2926171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2926171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2926171                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2926171                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65026.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65026.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65026.022222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65026.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65026.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65026.022222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5417                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250630                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5673                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39353.187026                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.921560                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.078440                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784850                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215150                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056198                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056198                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493782                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493782                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493782                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493782                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18725                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18725                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18797                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18797                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18797                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18797                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1003910666                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1003910666                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2285132                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2285132                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1006195798                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1006195798                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1006195798                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1006195798                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074923                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074923                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512579                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512579                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512579                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512579                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009024                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007481                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007481                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007481                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007481                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 53613.386702                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53613.386702                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31737.944444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31737.944444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 53529.595042                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53529.595042                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 53529.595042                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53529.595042                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          617                       # number of writebacks
system.cpu0.dcache.writebacks::total              617                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13332                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13380                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13380                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13380                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5393                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5393                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5417                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5417                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    187516822                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    187516822                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       503531                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       503531                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    188020353                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    188020353                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    188020353                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    188020353                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002599                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002599                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002156                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002156                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002156                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002156                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34770.410161                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34770.410161                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20980.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20980.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34709.313827                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34709.313827                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34709.313827                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34709.313827                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.286899                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086303574                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2151096.186139                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.286899                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064562                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804947                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1527548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1527548                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1527548                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1527548                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1527548                       # number of overall hits
system.cpu1.icache.overall_hits::total        1527548                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3165288                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3165288                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3165288                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3165288                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3165288                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3165288                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1527599                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1527599                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1527599                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1527599                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1527599                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1527599                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 62064.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62064.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 62064.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62064.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 62064.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62064.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2628902                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2628902                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2628902                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2628902                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2628902                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2628902                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61137.255814                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61137.255814                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61137.255814                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61137.255814                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61137.255814                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61137.255814                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4238                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166148197                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4494                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36971.116377                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.903364                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.096636                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.870716                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.129284                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1022496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1022496                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       667884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        667884                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1620                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1619                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1690380                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1690380                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1690380                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1690380                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10706                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10706                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10871                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10871                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10871                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10871                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    520831488                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    520831488                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5284591                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5284591                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    526116079                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    526116079                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    526116079                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    526116079                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1033202                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1033202                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       668049                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       668049                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1701251                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1701251                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1701251                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1701251                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010362                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010362                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006390                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006390                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006390                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006390                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48648.560433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48648.560433                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32027.824242                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32027.824242                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 48396.290958                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48396.290958                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 48396.290958                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48396.290958                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          881                       # number of writebacks
system.cpu1.dcache.writebacks::total              881                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6520                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6520                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6633                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6633                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6633                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6633                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4186                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4186                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4238                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4238                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4238                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4238                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    138166502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    138166502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1161180                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1161180                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    139327682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    139327682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    139327682                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    139327682                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002491                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002491                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002491                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002491                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 33006.808887                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33006.808887                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22330.384615                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22330.384615                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 32875.809816                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32875.809816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 32875.809816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32875.809816                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
