Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 17 02:05:24 2022
| Host         : Taka-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.133        0.000                      0                  249        0.067        0.000                      0                  249        4.020        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.133        0.000                      0                  249        0.067        0.000                      0                  249        4.020        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 k1/prod_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/uno_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.591ns (33.766%)  route 3.121ns (66.234%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.722     5.325    k1/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  k1/prod_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  k1/prod_reg[11]/Q
                         net (fo=3, routed)           1.150     6.930    u1/D[11]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.054 r  u1/i2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.054    u1/i2_carry_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.455 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.455    u1/i2_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.453     8.065    u1/i2
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.329     8.394 f  u1/temp_diez[3]_i_3/O
                         net (fo=29, routed)          0.951     9.345    u1/temp_diez[3]_i_3_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124     9.469 r  u1/temp_uno[0]_i_1/O
                         net (fo=2, routed)           0.567    10.037    u1/temp_uno[0]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  u1/uno_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.604    15.027    u1/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  u1/uno_reg[0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)       -0.081    15.169    u1/uno_reg[0]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 u1/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/cien_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.426ns (31.391%)  route 3.117ns (68.609%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.721     5.324    u1/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  u1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  u1/i_reg[4]/Q
                         net (fo=13, routed)          1.421     7.164    u1/i_reg_n_0_[4]
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.325     7.489 r  u1/temp_diez[3]_i_2/O
                         net (fo=28, routed)          1.017     8.506    u1/temp_diez[3]_i_2_n_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.356     8.862 r  u1/temp_cien[1]_i_2/O
                         net (fo=1, routed)           0.162     9.024    u1/temp_cien[1]_i_2_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.326     9.350 r  u1/temp_cien[1]_i_1/O
                         net (fo=2, routed)           0.517     9.866    u1/temp_cien[1]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  u1/cien_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.604    15.027    u1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  u1/cien_reg[1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)       -0.093    15.157    u1/cien_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 u1/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/mil_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.196ns (26.413%)  route 3.332ns (73.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.721     5.324    u1/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  u1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  u1/i_reg[4]/Q
                         net (fo=13, routed)          1.421     7.164    u1/i_reg_n_0_[4]
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.325     7.489 r  u1/temp_diez[3]_i_2/O
                         net (fo=28, routed)          1.157     8.646    u1/temp_diez[3]_i_2_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.328     8.974 r  u1/temp_mil[1]_i_2/O
                         net (fo=1, routed)           0.264     9.238    u1/temp_mil[1]_i_2_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     9.362 r  u1/temp_mil[1]_i_1/O
                         net (fo=2, routed)           0.490     9.852    u1/temp_mil[1]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  u1/mil_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.604    15.027    u1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  u1/mil_reg[1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)       -0.047    15.203    u1/mil_reg[1]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 k1/prod_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/mil_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.591ns (35.427%)  route 2.900ns (64.573%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.722     5.325    k1/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  k1/prod_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  k1/prod_reg[11]/Q
                         net (fo=3, routed)           1.150     6.930    u1/D[11]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.054 r  u1/i2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.054    u1/i2_carry_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.455 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.455    u1/i2_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.453     8.065    u1/i2
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.329     8.394 f  u1/temp_diez[3]_i_3/O
                         net (fo=29, routed)          0.669     9.063    u1/temp_diez[3]_i_3_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.187 r  u1/temp_mil[3]_i_1/O
                         net (fo=2, routed)           0.629     9.816    u1/temp_mil[3]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  u1/mil_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.605    15.028    u1/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u1/mil_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)       -0.045    15.206    u1/mil_reg[3]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 k1/prod_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/temp_uno_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.591ns (35.542%)  route 2.885ns (64.458%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.722     5.325    k1/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  k1/prod_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  k1/prod_reg[11]/Q
                         net (fo=3, routed)           1.150     6.930    u1/D[11]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.054 r  u1/i2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.054    u1/i2_carry_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.455 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.455    u1/i2_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.453     8.065    u1/i2
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.329     8.394 f  u1/temp_diez[3]_i_3/O
                         net (fo=29, routed)          0.951     9.345    u1/temp_diez[3]_i_3_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124     9.469 r  u1/temp_uno[0]_i_1/O
                         net (fo=2, routed)           0.332     9.801    u1/temp_uno[0]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  u1/temp_uno_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.602    15.025    u1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  u1/temp_uno_reg[0]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)       -0.062    15.203    u1/temp_uno_reg[0]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 k1/prod_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.591ns (35.070%)  route 2.946ns (64.930%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.722     5.325    k1/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  k1/prod_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  k1/prod_reg[11]/Q
                         net (fo=3, routed)           1.150     6.930    u1/D[11]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.054 r  u1/i2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.054    u1/i2_carry_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.455 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.455    u1/i2_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.453     8.065    u1/i2
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.329     8.394 f  u1/temp_diez[3]_i_3/O
                         net (fo=29, routed)          1.343     9.737    u1/temp_diez[3]_i_3_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124     9.861 r  u1/shift[15]_i_1/O
                         net (fo=1, routed)           0.000     9.861    u1/shift[15]_i_1_n_0
    SLICE_X4Y91          FDRE                                         r  u1/shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.602    15.025    u1/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  u1/shift_reg[15]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.031    15.296    u1/shift_reg[15]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 u1/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/temp_mil_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.196ns (27.003%)  route 3.233ns (72.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.721     5.324    u1/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  u1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  u1/i_reg[4]/Q
                         net (fo=13, routed)          1.421     7.164    u1/i_reg_n_0_[4]
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.325     7.489 r  u1/temp_diez[3]_i_2/O
                         net (fo=28, routed)          1.157     8.646    u1/temp_diez[3]_i_2_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.328     8.974 r  u1/temp_mil[1]_i_2/O
                         net (fo=1, routed)           0.264     9.238    u1/temp_mil[1]_i_2_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     9.362 r  u1/temp_mil[1]_i_1/O
                         net (fo=2, routed)           0.391     9.753    u1/temp_mil[1]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  u1/temp_mil_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.603    15.026    u1/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  u1/temp_mil_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)       -0.067    15.199    u1/temp_mil_reg[1]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 k1/prod_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/temp_mil_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.591ns (36.331%)  route 2.788ns (63.669%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.722     5.325    k1/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  k1/prod_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  k1/prod_reg[11]/Q
                         net (fo=3, routed)           1.150     6.930    u1/D[11]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.054 r  u1/i2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.054    u1/i2_carry_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.455 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.455    u1/i2_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.453     8.065    u1/i2
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.329     8.394 f  u1/temp_diez[3]_i_3/O
                         net (fo=29, routed)          0.794     9.188    u1/temp_diez[3]_i_3_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.312 r  u1/temp_mil[2]_i_1/O
                         net (fo=2, routed)           0.392     9.704    u1/temp_mil[2]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  u1/temp_mil_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.603    15.026    u1/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  u1/temp_mil_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)       -0.081    15.185    u1/temp_mil_reg[2]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 k1/prod_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/diez_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.591ns (36.325%)  route 2.789ns (63.675%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.722     5.325    k1/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  k1/prod_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  k1/prod_reg[11]/Q
                         net (fo=3, routed)           1.150     6.930    u1/D[11]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.054 r  u1/i2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.054    u1/i2_carry_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.455 r  u1/i2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.455    u1/i2_carry_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 f  u1/i2_carry__0/CO[1]
                         net (fo=6, routed)           0.453     8.065    u1/i2
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.329     8.394 f  u1/temp_diez[3]_i_3/O
                         net (fo=29, routed)          0.675     9.069    u1/temp_diez[3]_i_3_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  u1/temp_diez[2]_i_1/O
                         net (fo=2, routed)           0.512     9.705    u1/temp_diez[2]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  u1/diez_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.604    15.027    u1/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  u1/diez_reg[2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)       -0.045    15.205    u1/diez_reg[2]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u1/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/diez_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.196ns (27.636%)  route 3.132ns (72.364%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.721     5.324    u1/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  u1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  u1/i_reg[4]/Q
                         net (fo=13, routed)          1.421     7.164    u1/i_reg_n_0_[4]
    SLICE_X6Y90          LUT5 (Prop_lut5_I4_O)        0.325     7.489 r  u1/temp_diez[3]_i_2/O
                         net (fo=28, routed)          0.972     8.460    u1/temp_diez[3]_i_2_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.328     8.788 r  u1/temp_diez[1]_i_2/O
                         net (fo=1, routed)           0.264     9.053    u1/temp_diez[1]_i_2_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     9.177 r  u1/temp_diez[1]_i_1/O
                         net (fo=2, routed)           0.475     9.651    u1/temp_diez[1]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  u1/diez_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.604    15.027    u1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  u1/diez_reg[1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)       -0.061    15.189    u1/diez_reg[1]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  5.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 v1/n1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.599     1.518    v1/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  v1/n1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  v1/n1_reg[12]/Q
                         net (fo=1, routed)           0.056     1.715    v1/n1_reg_n_0_[12]
    SLICE_X6Y86          SRL16E                                       r  v1/n3_reg[12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.869     2.034    v1/clk_IBUF_BUFG
    SLICE_X6Y86          SRL16E                                       r  v1/n3_reg[12]_srl2/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.648    v1/n3_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 v1/n1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.602     1.521    v1/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  v1/n1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  v1/n1_reg[7]/Q
                         net (fo=1, routed)           0.161     1.823    v1/n1_reg_n_0_[7]
    SLICE_X2Y87          SRL16E                                       r  v1/n3_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.873     2.038    v1/clk_IBUF_BUFG
    SLICE_X2Y87          SRL16E                                       r  v1/n3_reg[7]_srl2/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.718    v1/n3_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 v1/n1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.599     1.518    v1/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  v1/n1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  v1/n1_reg[9]/Q
                         net (fo=1, routed)           0.116     1.776    v1/n1_reg_n_0_[9]
    SLICE_X6Y86          SRL16E                                       r  v1/n3_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.869     2.034    v1/clk_IBUF_BUFG
    SLICE_X6Y86          SRL16E                                       r  v1/n3_reg[9]_srl2/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.642    v1/n3_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 v1/n1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.249%)  route 0.157ns (52.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.600     1.519    v1/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  v1/n1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  v1/n1_reg[13]/Q
                         net (fo=1, routed)           0.157     1.818    v1/n1_reg_n_0_[13]
    SLICE_X6Y86          SRL16E                                       r  v1/n3_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.869     2.034    v1/clk_IBUF_BUFG
    SLICE_X6Y86          SRL16E                                       r  v1/n3_reg[13]_srl2/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X6Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.669    v1/n3_reg[13]_srl2
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 v1/n1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.022%)  route 0.217ns (56.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.600     1.519    v1/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  v1/n1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  v1/n1_reg[15]/Q
                         net (fo=1, routed)           0.217     1.901    v1/n1_reg_n_0_[15]
    SLICE_X6Y86          SRL16E                                       r  v1/n3_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.869     2.034    v1/clk_IBUF_BUFG
    SLICE_X6Y86          SRL16E                                       r  v1/n3_reg[15]_srl2/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X6Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.737    v1/n3_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 k1/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.600     1.519    k1/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  k1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  k1/Q_reg[3]/Q
                         net (fo=2, routed)           0.098     1.758    a1/Q[2]
    SLICE_X5Y87          LUT3 (Prop_lut3_I1_O)        0.048     1.806 r  a1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    k1/D[2]
    SLICE_X5Y87          FDRE                                         r  k1/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.870     2.035    k1/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  k1/Q_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.107     1.639    k1/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 v1/n1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.602     1.521    v1/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  v1/n1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  v1/n1_reg[1]/Q
                         net (fo=1, routed)           0.153     1.815    v1/n1_reg_n_0_[1]
    SLICE_X2Y87          SRL16E                                       r  v1/n3_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.873     2.038    v1/clk_IBUF_BUFG
    SLICE_X2Y87          SRL16E                                       r  v1/n3_reg[1]_srl2/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.644    v1/n3_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 v1/n1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.600     1.519    v1/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  v1/n1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  v1/n1_reg[14]/Q
                         net (fo=1, routed)           0.176     1.837    v1/n1_reg_n_0_[14]
    SLICE_X6Y86          SRL16E                                       r  v1/n3_reg[14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.869     2.034    v1/clk_IBUF_BUFG
    SLICE_X6Y86          SRL16E                                       r  v1/n3_reg[14]_srl2/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X6Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.663    v1/n3_reg[14]_srl2
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 k1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/prod_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.600     1.519    k1/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  k1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  k1/Q_reg[1]/Q
                         net (fo=2, routed)           0.127     1.788    k1/Q_reg[7]_0[0]
    SLICE_X5Y89          FDRE                                         r  k1/prod_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.872     2.037    k1/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  k1/prod_reg[1]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.075     1.611    k1/prod_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 v1/n1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/n3_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.602     1.521    v1/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  v1/n1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  v1/n1_reg[0]/Q
                         net (fo=1, routed)           0.153     1.815    v1/n1_reg_n_0_[0]
    SLICE_X2Y87          SRL16E                                       r  v1/n3_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.873     2.038    v1/clk_IBUF_BUFG
    SLICE_X2Y87          SRL16E                                       r  v1/n3_reg[0]_srl2/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.637    v1/n3_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y87     a1/salida_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y88     k1/A_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     k1/A_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y88     k1/A_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y90     k1/A_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y90     k1/A_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y90     k1/A_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y90     k1/A_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y89     k1/Q_1_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[14]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y86     v1/n3_reg[15]_srl2/CLK



