# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_kernel2_clk_0/sim/pfm_dynamic_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_kernel_clk_0/sim/pfm_dynamic_kernel_clk_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xtlm_simple_intercon_0_0/sim/pfm_dynamic_xtlm_simple_intercon_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_0/sim/pfm_dynamic_xlconcat_interrupt_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_0_0/sim/pfm_dynamic_xlconcat_interrupt_0_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_1_0/sim/pfm_dynamic_xlconcat_interrupt_1_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_2_0/sim/pfm_dynamic_xlconcat_interrupt_2_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_3_0/sim/pfm_dynamic_xlconcat_interrupt_3_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconstant_gnd_0/sim/pfm_dynamic_xlconstant_gnd_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/sim/bd_d216_xtlm_simple_intercon_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/sim/bd_d216_plram_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_2/sim/bd_d216_plram_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_3/sim/bd_d216_plram_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/sim/pfm_dynamic_memory_subsystem_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_0_0/sim/pfm_dynamic_sim_ddr_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_2_0/sim/pfm_dynamic_sim_ddr_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_3_0/sim/pfm_dynamic_sim_ddr_3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_0_0/sim/pfm_dynamic_icn_pass_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_1_0/sim/pfm_dynamic_icn_pass_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_2_0/sim/pfm_dynamic_icn_pass_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_3_0/sim/pfm_dynamic_icn_pass_3_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_am_addmul_24s_24s_12ns_32_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_am_addmul_27s_27s_11ns_27_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_ama_addmuladd_24s_24s_10ns_3ns_32_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_ama_addmuladd_24s_24s_11ns_3ns_30_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_control_s_axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_execute.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_fifo_w512_d2_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_fifo_w512_d512_A.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_flow_control_loop_pipe_sequential_init.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_gmem0_m_axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_gmem1_m_axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_gmem2_m_axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_krnl_idct_Pipeline_loop_rd_blocks.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_krnl_idct_Pipeline_loop_rd_blocks1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_krnl_idct_Pipeline_loop_wr_blocks.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mac_muladd_24s_11ns_30ns_30_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mac_muladd_24s_11s_32ns_32_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mac_muladd_24s_12ns_32ns_32_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mac_muladd_24s_13s_30ns_30_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mac_muladd_24s_13s_32ns_32_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mac_muladd_27s_11ns_27ns_27_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mac_muladd_27s_13s_27ns_27_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mul_31s_9ns_32_2_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mul_32s_9ns_32_2_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mul_32s_11ns_32_2_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mul_32s_11s_32_2_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mul_32s_12ns_32_2_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mul_32s_13ns_32_2_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mul_32s_13s_32_2_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mul_mul_16ns_16s_32_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mul_mul_16s_16ns_21_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct_mul_mul_16s_16s_16_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/60aa/hdl/verilog/krnl_idct.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_krnl_idct_1_0/sim/pfm_dynamic_krnl_idct_1_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_hub_0/sim/pfm_dynamic_dpa_hub_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon0_0/sim/pfm_dynamic_dpa_mon0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon1_0/sim/pfm_dynamic_dpa_mon1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon2_0/sim/pfm_dynamic_dpa_mon2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon3_0/sim/pfm_dynamic_dpa_mon3_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_4/sim/pfm_dynamic_xbar_4.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_6/sim/pfm_dynamic_xbar_6.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_5/sim/pfm_dynamic_xbar_5.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m01_regslice_6/sim/pfm_dynamic_m01_regslice_6.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_0/sim/pfm_dynamic_auto_cc_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_s00_regslice_0/sim/pfm_dynamic_s00_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m00_regslice_0/sim/pfm_dynamic_m00_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_1/sim/pfm_dynamic_auto_cc_1.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m01_regslice_7/sim/pfm_dynamic_m01_regslice_7.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_2/sim/pfm_dynamic_auto_cc_2.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m02_regslice_0/sim/pfm_dynamic_m02_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_3/sim/pfm_dynamic_auto_cc_3.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m03_regslice_0/sim/pfm_dynamic_m03_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_4/sim/pfm_dynamic_auto_cc_4.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m04_regslice_0/sim/pfm_dynamic_m04_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_5/sim/pfm_dynamic_auto_cc_5.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m05_regslice_0/sim/pfm_dynamic_m05_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_6/sim/pfm_dynamic_auto_cc_6.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr0_ui_clk_0/sim/emu_ddr0_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel2_clk_0/sim/emu_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel_clk_0/sim/emu_kernel_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dma_pcie_clk_0/sim/emu_dma_pcie_clk_0.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/f1dc/hdl/verilog/shell_utils_cudma_controller_CQDma_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/f1dc/hdl/verilog/shell_utils_cudma_controller_CUDma_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/f1dc/hdl/verilog/shell_utils_cudma_controller.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/sim/emu_CuDmaController_0_0.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/5f67/hdl/verilog/shell_utils_cuisr_a_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/5f67/hdl/verilog/shell_utils_cuisr.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/sim/emu_cuisr_0_0.v" \

verilog shell_utils_embedded_scheduler_hw_v1_0_0  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/a5f1/hdl/shell_utils_embedded_scheduler_hw_v1_0_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_embedded_scheduler_hw_0_0/sim/emu_embedded_scheduler_hw_0_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_embedded_scheduler_sw_0_0/sim/emu_sim_embedded_scheduler_sw_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconcat_0_0/sim/emu_xlconcat_0_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconstant_0_0/sim/emu_xlconstant_0_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_1_0/sim/emu_sim_ddr_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_icn_pass_0_0/sim/emu_icn_pass_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_xdma_0_0/sim/emu_sim_xdma_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_0_0/sim/emu_sim_copy_kernel_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_1_0/sim/emu_sim_copy_kernel_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_2_0/sim/emu_sim_copy_kernel_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_3_0/sim/emu_sim_copy_kernel_3_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_2/sim/emu_xbar_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_3/sim/emu_xbar_3.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_0/sim/emu_auto_pc_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s01_mmu_0/sim/emu_s01_mmu_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_1/sim/emu_auto_pc_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_2/sim/emu_auto_pc_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s00_mmu_0/sim/emu_s00_mmu_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s01_mmu_1/sim/emu_s01_mmu_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s02_mmu_0/sim/emu_s02_mmu_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s03_mmu_0/sim/emu_s03_mmu_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/sim/emu_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/sim/emu.v" \
"../../../../prj.gen/sources_1/bd/emu/hdl/emu_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
