INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/shifter/shifter.srcs/sources_1/new/shifty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifty
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [D:/onedrive/WSU/EE214/shifter/shifter.srcs/sources_1/new/shifty.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/shifter/shifter.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/shifter/shifter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
