// Seed: 1205681106
module module_0 (
    output wand id_0,
    output tri1 id_1,
    output tri0 id_2
);
  logic id_4 = -1;
  timeprecision 1ps;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wor id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    output wor id_7
);
  wire id_9, id_10;
  assign id_7 = id_9 == "";
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  wire id_11;
  ;
  logic [-1 : 1 'b0] id_12;
  assign id_3 = 1;
  wire [1 : -1] id_13;
endmodule
