// Seed: 2680171164
module module_0 #(
    parameter id_2 = 32'd89,
    parameter id_5 = 32'd83
) (
    id_1
);
  input wire id_1;
  wire _id_2;
  logic [7:0] id_3;
  logic [id_2 : 1] id_4;
  wire _id_5;
  genvar id_6;
  assign id_4 = id_3[id_5];
  assign module_1.id_0 = 0;
  assign id_4[-1'd0] = id_6 - id_1 ? id_3 == id_5 : id_4;
  module_2 modCall_1 (id_6);
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri id_0
);
  logic id_2 = id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2 #(
    parameter id_2 = 32'd44
) (
    id_1
);
  output wire id_1;
  wire _id_2;
  ;
  wire [-1 'b0 : -1] id_3;
  wire [1 : id_2  &  1] id_4;
  assign module_0.id_2 = 0;
  wire id_5;
  parameter id_6 = 1;
  wire id_7;
endmodule
