{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747136203373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747136203374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 19:36:43 2025 " "Processing started: Tue May 13 19:36:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747136203374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747136203374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747136203374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1747136203662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/rtl/clk_divx.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/clk_divx.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divx " "Found entity 1: clk_divx" {  } { { "../rtl/clk_divx.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/clk_divx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/sim/tb_vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/sim/tb_vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga_pic " "Found entity 1: tb_vga_pic" {  } { { "../sim/tb_vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/sim/tb_vga_pic.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/sim/tb_vga_basic.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/sim/tb_vga_basic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_VGA_Basic " "Found entity 1: tb_VGA_Basic" {  } { { "../sim/tb_VGA_Basic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/sim/tb_VGA_Basic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/rtl/fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/rtl/vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic " "Found entity 1: vga_pic" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSYNC hsync vga_ctrl.v(5) " "Verilog HDL Declaration information at vga_ctrl.v(5): object \"HSYNC\" differs only in case from object \"hsync\" in the same scope" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1747136203716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSYNC vsync vga_ctrl.v(14) " "Verilog HDL Declaration information at vga_ctrl.v(14): object \"VSYNC\" differs only in case from object \"vsync\" in the same scope" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1747136203716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xunifangzhen/fpga/rtl/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /xunifangzhen/fpga/rtl/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../rtl/sobel.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "altpll1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/altpll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/rom1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn FPGA.v(16) " "Verilog HDL Implicit Net warning at FPGA.v(16): created implicit net for \"rstn\"" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136203730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747136203785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:altpll1_inst " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:altpll1_inst\"" {  } { { "../rtl/FPGA.v" "altpll1_inst" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:altpll1_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:altpll1_inst\|altpll:altpll_component\"" {  } { { "altpll1.v" "altpll_component" { Text "D:/XUNIFANGZHEN/FPGA/prj/altpll1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:altpll1_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll1:altpll1_inst\|altpll:altpll_component\"" {  } { { "altpll1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/altpll1.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136203824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:altpll1_inst\|altpll:altpll_component " "Instantiated megafunction \"altpll1:altpll1_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33299999 " "Parameter \"clk0_multiply_by\" = \"33299999\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203825 ""}  } { { "altpll1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/altpll1.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136203825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altpll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:altpll1_inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divx clk_divx:u_clk_divx " "Elaborating entity \"clk_divx\" for hierarchy \"clk_divx:u_clk_divx\"" {  } { { "../rtl/FPGA.v" "u_clk_divx" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clk_divx.v(16) " "Verilog HDL assignment warning at clk_divx.v(16): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/clk_divx.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/clk_divx.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747136203874 "|FPGA|clk_divx:u_clk_divx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic vga_pic:vga_pic " "Elaborating entity \"vga_pic\" for hierarchy \"vga_pic:vga_pic\"" {  } { { "../rtl/FPGA.v" "vga_pic" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_pic.v(90) " "Verilog HDL assignment warning at vga_pic.v(90): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747136203877 "|FPGA|vga_pic:vga_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_pic.v(93) " "Verilog HDL assignment warning at vga_pic.v(93): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747136203877 "|FPGA|vga_pic:vga_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_pic.v(96) " "Verilog HDL assignment warning at vga_pic.v(96): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747136203877 "|FPGA|vga_pic:vga_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_pic.v(108) " "Verilog HDL assignment warning at vga_pic.v(108): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747136203877 "|FPGA|vga_pic:vga_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_pic.v(144) " "Verilog HDL assignment warning at vga_pic.v(144): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747136203878 "|FPGA|vga_pic:vga_pic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_data_out vga_pic.v(171) " "Verilog HDL Always Construct warning at vga_pic.v(171): inferring latch(es) for variable \"color_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1747136203878 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[0\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[0\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[1\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[1\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[2\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[2\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[3\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[3\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[4\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[4\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[5\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[5\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[6\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[6\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[7\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[7\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[8\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[8\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[9\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[9\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[10\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[10\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[11\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[11\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[12\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[12\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[13\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[13\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[14\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[14\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[15\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[15\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[16\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[16\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[17\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[17\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[18\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[18\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[19\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[19\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203881 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[20\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[20\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203882 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[21\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[21\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203882 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[22\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[22\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203882 "|FPGA|vga_pic:vga_pic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_data_out\[23\] vga_pic.v(171) " "Inferred latch for \"color_data_out\[23\]\" at vga_pic.v(171)" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747136203882 "|FPGA|vga_pic:vga_pic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 vga_pic:vga_pic\|rom1:rom1_inst " "Elaborating entity \"rom1\" for hierarchy \"vga_pic:vga_pic\|rom1:rom1_inst\"" {  } { { "../rtl/vga_pic.v" "rom1_inst" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "D:/XUNIFANGZHEN/FPGA/prj/rom1.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/rom1.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/XUNIFANGZHEN/FPGA/pic160.mif " "Parameter \"init_file\" = \"D:/XUNIFANGZHEN/FPGA/pic160.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203932 ""}  } { { "rom1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/rom1.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136203932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sb1 " "Found entity 1: altsyncram_3sb1" {  } { { "db/altsyncram_3sb1.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_3sb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136203982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136203982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3sb1 vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated " "Elaborating entity \"altsyncram_3sb1\" for hierarchy \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136203983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136204027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136204027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated\|decode_msa:rden_decode " "Elaborating entity \"decode_msa\" for hierarchy \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated\|decode_msa:rden_decode\"" {  } { { "db/altsyncram_3sb1.tdf" "rden_decode" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_3sb1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kob " "Found entity 1: mux_kob" {  } { { "db/mux_kob.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/mux_kob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136204072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136204072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kob vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated\|mux_kob:mux2 " "Elaborating entity \"mux_kob\" for hierarchy \"vga_pic:vga_pic\|rom1:rom1_inst\|altsyncram:altsyncram_component\|altsyncram_3sb1:auto_generated\|mux_kob:mux2\"" {  } { { "db/altsyncram_3sb1.tdf" "mux2" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_3sb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel vga_pic:vga_pic\|sobel:u_sobel " "Elaborating entity \"sobel\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\"" {  } { { "../rtl/vga_pic.v" "u_sobel" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i sobel.v(52) " "Verilog HDL or VHDL warning at sobel.v(52): object \"i\" assigned a value but never read" {  } { { "../rtl/sobel.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/sobel.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747136204079 "|FPGA|vga_pic:vga_pic|sobel:u_sobel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 sobel.v(95) " "Verilog HDL assignment warning at sobel.v(95): truncated value with size 10 to match size of target (8)" {  } { { "../rtl/sobel.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/sobel.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747136204079 "|FPGA|vga_pic:vga_pic|sobel:u_sobel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sobel.v(98) " "Verilog HDL assignment warning at sobel.v(98): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/sobel.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/sobel.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747136204079 "|FPGA|vga_pic:vga_pic|sobel:u_sobel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\"" {  } { { "../rtl/sobel.v" "shiftreg_inst" { Text "D:/XUNIFANGZHEN/FPGA/rtl/sobel.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftreg.v" "ALTSHIFT_TAPS_component" { Text "D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftreg.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136204109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 160 " "Parameter \"tap_distance\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204109 ""}  } { { "shiftreg.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136204109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4rv " "Found entity 1: shift_taps_4rv" {  } { { "db/shift_taps_4rv.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/shift_taps_4rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136204151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136204151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_4rv vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated " "Elaborating entity \"shift_taps_4rv\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ha1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ha1 " "Found entity 1: altsyncram_1ha1" {  } { { "db/altsyncram_1ha1.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_1ha1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136204198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136204198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ha1 vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|altsyncram_1ha1:altsyncram2 " "Elaborating entity \"altsyncram_1ha1\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|altsyncram_1ha1:altsyncram2\"" {  } { { "db/shift_taps_4rv.tdf" "altsyncram2" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/shift_taps_4rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nsf " "Found entity 1: cntr_nsf" {  } { { "db/cntr_nsf.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/cntr_nsf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136204241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136204241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nsf vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|cntr_nsf:cntr1 " "Elaborating entity \"cntr_nsf\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|cntr_nsf:cntr1\"" {  } { { "db/shift_taps_4rv.tdf" "cntr1" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/shift_taps_4rv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136204288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136204288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ugc vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|cntr_nsf:cntr1\|cmpr_ugc:cmpr4 " "Elaborating entity \"cmpr_ugc\" for hierarchy \"vga_pic:vga_pic\|sobel:u_sobel\|shiftreg:shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4rv:auto_generated\|cntr_nsf:cntr1\|cmpr_ugc:cmpr4\"" {  } { { "db/cntr_nsf.tdf" "cmpr4" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/cntr_nsf.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 vga_pic:vga_pic\|ram1:ram1_inst " "Elaborating entity \"ram1\" for hierarchy \"vga_pic:vga_pic\|ram1:ram1_inst\"" {  } { { "../rtl/vga_pic.v" "ram1_inst" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "altsyncram_component" { Text "D:/XUNIFANGZHEN/FPGA/prj/ram1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/ram1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204297 ""}  } { { "ram1.v" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/ram1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136204297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ug1 " "Found entity 1: altsyncram_4ug1" {  } { { "db/altsyncram_4ug1.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_4ug1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136204346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136204346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ug1 vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_4ug1:auto_generated " "Elaborating entity \"altsyncram_4ug1\" for hierarchy \"vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_4ug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/mux_vmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136204389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136204389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_4ug1:auto_generated\|mux_vmb:mux2 " "Elaborating entity \"mux_vmb\" for hierarchy \"vga_pic:vga_pic\|ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_4ug1:auto_generated\|mux_vmb:mux2\"" {  } { { "db/altsyncram_4ug1.tdf" "mux2" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_4ug1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl\"" {  } { { "../rtl/FPGA.v" "vga_ctrl" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136204391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(93) " "Verilog HDL assignment warning at vga_ctrl.v(93): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747136204392 "|FPGA|vga_ctrl:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(94) " "Verilog HDL assignment warning at vga_ctrl.v(94): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747136204392 "|FPGA|vga_ctrl:vga_ctrl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic:vga_pic\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic:vga_pic\|Mult2\"" {  } { { "../rtl/vga_pic.v" "Mult2" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205002 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic:vga_pic\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic:vga_pic\|Mult1\"" {  } { { "../rtl/vga_pic.v" "Mult1" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205002 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic:vga_pic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic:vga_pic\|Mult0\"" {  } { { "../rtl/vga_pic.v" "Mult0" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205002 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic\|Div2\"" {  } { { "../rtl/vga_pic.v" "Div2" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205002 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic\|Div0\"" {  } { { "../rtl/vga_pic.v" "Div0" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205002 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic\|Div1\"" {  } { { "../rtl/vga_pic.v" "Div1" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205002 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic\|Mod0\"" {  } { { "../rtl/vga_pic.v" "Mod0" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205002 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic\|Mod1\"" {  } { { "../rtl/vga_pic.v" "Mod1" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205002 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1747136205002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\"" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|lpm_mult:Mult2 " "Instantiated megafunction \"vga_pic:vga_pic\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205037 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136205037 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core vga_pic:vga_pic\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder vga_pic:vga_pic\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205101 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_pic:vga_pic\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205176 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult2\|altshift:external_latency_ffs vga_pic:vga_pic\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\"" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_pic:vga_pic\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205208 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136205208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core vga_pic:vga_pic\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga_pic:vga_pic\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_pic:vga_pic\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult1\|altshift:external_latency_ffs vga_pic:vga_pic\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\"" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_pic:vga_pic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205269 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136205269 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core vga_pic:vga_pic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_pic:vga_pic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_pic:vga_pic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_pic:vga_pic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic:vga_pic\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_divide:Div2\"" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|lpm_divide:Div2 " "Instantiated megafunction \"vga_pic:vga_pic\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205388 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136205388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/alt_u_div_g7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_divide:Div0\"" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|lpm_divide:Div0 " "Instantiated megafunction \"vga_pic:vga_pic\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205615 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136205615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_divide:Div1\"" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|lpm_divide:Div1 " "Instantiated megafunction \"vga_pic:vga_pic\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205722 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136205722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/lpm_divide_sim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic\|lpm_divide:Mod0\"" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136205827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_pic:vga_pic\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747136205827 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747136205827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747136205870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747136205870 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1747136206130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[16\] " "Latch vga_pic:vga_pic\|color_data_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[17\] " "Latch vga_pic:vga_pic\|color_data_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[18\] " "Latch vga_pic:vga_pic\|color_data_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[19\] " "Latch vga_pic:vga_pic\|color_data_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[20\] " "Latch vga_pic:vga_pic\|color_data_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[21\] " "Latch vga_pic:vga_pic\|color_data_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[22\] " "Latch vga_pic:vga_pic\|color_data_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[23\] " "Latch vga_pic:vga_pic\|color_data_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[8\] " "Latch vga_pic:vga_pic\|color_data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[9\] " "Latch vga_pic:vga_pic\|color_data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[10\] " "Latch vga_pic:vga_pic\|color_data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[11\] " "Latch vga_pic:vga_pic\|color_data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[12\] " "Latch vga_pic:vga_pic\|color_data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[13\] " "Latch vga_pic:vga_pic\|color_data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206157 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[14\] " "Latch vga_pic:vga_pic\|color_data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206158 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[15\] " "Latch vga_pic:vga_pic\|color_data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206158 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[0\] " "Latch vga_pic:vga_pic\|color_data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206158 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[1\] " "Latch vga_pic:vga_pic\|color_data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206158 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[2\] " "Latch vga_pic:vga_pic\|color_data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206158 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[3\] " "Latch vga_pic:vga_pic\|color_data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206158 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[4\] " "Latch vga_pic:vga_pic\|color_data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206158 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[5\] " "Latch vga_pic:vga_pic\|color_data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206158 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[6\] " "Latch vga_pic:vga_pic\|color_data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206158 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_pic:vga_pic\|color_data_out\[7\] " "Latch vga_pic:vga_pic\|color_data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyin\[0\] " "Ports D and ENA on the latch are fed by the same signal keyin\[0\]" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747136206158 ""}  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747136206158 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/vga_pic.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1747136206161 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1747136206161 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_HS VCC " "Pin \"LCD_HS\" is stuck at VCC" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747136206406 "|FPGA|LCD_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_VS VCC " "Pin \"LCD_VS\" is stuck at VCC" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747136206406 "|FPGA|LCD_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RST VCC " "Pin \"LCD_RST\" is stuck at VCC" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747136206406 "|FPGA|LCD_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BL VCC " "Pin \"LCD_BL\" is stuck at VCC" {  } { { "../rtl/FPGA.v" "" { Text "D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747136206406 "|FPGA|LCD_BL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1747136206406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1747136206512 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1747136206922 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_pic:vga_pic\|lpm_divide:Mod0\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"vga_pic:vga_pic\|lpm_divide:Mod0\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/alt_u_div_s6f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136206931 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_pic:vga_pic\|lpm_divide:Mod0\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"vga_pic:vga_pic\|lpm_divide:Mod0\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/alt_u_div_s6f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136206931 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_pic:vga_pic\|lpm_divide:Mod0\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"vga_pic:vga_pic\|lpm_divide:Mod0\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/XUNIFANGZHEN/FPGA/prj/db/alt_u_div_s6f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136206931 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1747136206931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/XUNIFANGZHEN/FPGA/prj/output_files/FPGA.map.smsg " "Generated suppressed messages file D:/XUNIFANGZHEN/FPGA/prj/output_files/FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1747136207037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1747136207347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747136207347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1681 " "Implemented 1681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1747136207541 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1747136207541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1528 " "Implemented 1528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1747136207541 ""} { "Info" "ICUT_CUT_TM_RAMS" "116 " "Implemented 116 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1747136207541 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1747136207541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1747136207541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747136207578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 19:36:47 2025 " "Processing ended: Tue May 13 19:36:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747136207578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747136207578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747136207578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747136207578 ""}
