{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601841170165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601841170166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  4 21:52:50 2020 " "Processing started: Sun Oct  4 21:52:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601841170166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841170166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841170166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601841170287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601841170287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ramtest.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ramtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtest " "Found entity 1: ramtest" {  } { { "../common/ramtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ramtest.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/joydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/joydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 joydecoder " "Found entity 1: joydecoder" {  } { { "../common/joydecoder.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/joydecoder.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tld_test_placa_neptuno.v 1 1 " "Found 1 design units, including 1 entities, in source file tld_test_placa_neptuno.v" { { "Info" "ISGN_ENTITY_NAME" "1 tld_test_placa_neptuno " "Found entity 1: tld_test_placa_neptuno" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojes.v 1 1 " "Found 1 design units, including 1 entities, in source file relojes.v" { { "Info" "ISGN_ENTITY_NAME" "1 relojes " "Found entity 1: relojes" {  } { { "relojes.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/relojes.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177422 ""} { "Info" "ISGN_ENTITY_NAME" "2 window_on_background " "Found entity 2: window_on_background" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177422 ""} { "Info" "ISGN_ENTITY_NAME" "3 screenfb " "Found entity 3: screenfb" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177422 ""} { "Info" "ISGN_ENTITY_NAME" "4 teletype " "Found entity 4: teletype" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177422 ""} { "Info" "ISGN_ENTITY_NAME" "5 updater " "Found entity 5: updater" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clkvideo CLKVIDEO vga_scandoubler.v(24) " "Verilog HDL Declaration information at vga_scandoubler.v(24): object \"clkvideo\" differs only in case from object \"CLKVIDEO\" in the same scope" {  } { { "../common/vga_scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/vga_scandoubler.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601841177423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/vga_scandoubler.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/vga_scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_scandoubler " "Found entity 1: vga_scandoubler" {  } { { "../common/vga_scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/vga_scandoubler.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177423 ""} { "Info" "ISGN_ENTITY_NAME" "2 vgascanline_dport " "Found entity 2: vgascanline_dport" {  } { { "../common/vga_scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/vga_scandoubler.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177423 ""} { "Info" "ISGN_ENTITY_NAME" "3 color_dimmed " "Found entity 3: color_dimmed" {  } { { "../common/vga_scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/vga_scandoubler.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sync_generator_pal_ntsc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sync_generator_pal_ntsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_generator_pal_ntsc " "Found entity 1: sync_generator_pal_ntsc" {  } { { "../common/sync_generator_pal_ntsc.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sync_generator_pal_ntsc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/switch_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/switch_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_mode " "Found entity 1: switch_mode" {  } { { "../common/switch_mode.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/switch_mode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../common/spi.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/spi.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdtest.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdtest " "Found entity 1: sdtest" {  } { { "../common/sdtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdtest.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdramtest.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdramtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramtest " "Found entity 1: sdramtest" {  } { { "../common/sdramtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdramtest.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177426 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdramtest_2x " "Found entity 2: sdramtest_2x" {  } { { "../common/sdramtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdramtest.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET sdram_controller.v(27) " "Verilog HDL Declaration information at sdram_controller.v(27): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdram_controller.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601841177427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WAIT_STATES wait_states sdram_controller.v(100) " "Verilog HDL Declaration information at sdram_controller.v(100): object \"WAIT_STATES\" differs only in case from object \"wait_states\" in the same scope" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdram_controller.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601841177427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET sdram_controller.v(310) " "Verilog HDL Declaration information at sdram_controller.v(310): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdram_controller.v" 310 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601841177427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WAIT_STATES wait_states sdram_controller.v(383) " "Verilog HDL Declaration information at sdram_controller.v(383): object \"WAIT_STATES\" differs only in case from object \"wait_states\" in the same scope" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdram_controller.v" 383 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601841177427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdram_controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177427 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_controller_2x " "Found entity 2: sdram_controller_2x" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdram_controller.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ps2_port.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ps2_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_port " "Found entity 1: ps2_port" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ps2_port.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177428 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2_host_to_kb " "Found entity 2: ps2_host_to_kb" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ps2_port.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/mousetest.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/mousetest.v" { { "Info" "ISGN_ENTITY_NAME" "1 mousetest " "Found entity 1: mousetest" {  } { { "../common/mousetest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/mousetest.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/flashtest.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/flashtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 flashtest " "Found entity 1: flashtest" {  } { { "../common/flashtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/flashtest.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177429 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin2hex " "Found entity 2: bin2hex" {  } { { "../common/flashtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/flashtest.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/audio_test.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/audio_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_test " "Found entity 1: audio_test" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/audio_test.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177430 ""} { "Info" "ISGN_ENTITY_NAME" "2 dac " "Found entity 2: dac" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/audio_test.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/joystick_Sega_6_buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/joystick_Sega_6_buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sega_joystick-rtl " "Found design unit 1: sega_joystick-rtl" {  } { { "../common/joystick_Sega_6_buttons.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/joystick_Sega_6_buttons.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177710 ""} { "Info" "ISGN_ENTITY_NAME" "1 sega_joystick " "Found entity 1: sega_joystick" {  } { { "../common/joystick_Sega_6_buttons.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/joystick_Sega_6_buttons.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tld_test_placa_neptuno " "Elaborating entity \"tld_test_placa_neptuno\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601841177762 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stm_rst_o tld_test_placa_neptuno.v(79) " "Output port \"stm_rst_o\" at tld_test_placa_neptuno.v(79) has no driver" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1601841177766 "|tld_test_placa_neptuno"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojes relojes:los_relojes " "Elaborating entity \"relojes\" for hierarchy \"relojes:los_relojes\"" {  } { { "tld_test_placa_neptuno.v" "los_relojes" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll relojes:los_relojes\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"relojes:los_relojes\|altpll:altpll_component\"" {  } { { "relojes.v" "altpll_component" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/relojes.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "relojes:los_relojes\|altpll:altpll_component " "Elaborated megafunction instantiation \"relojes:los_relojes\|altpll:altpll_component\"" {  } { { "relojes.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/relojes.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "relojes:los_relojes\|altpll:altpll_component " "Instantiated megafunction \"relojes:los_relojes\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 7 " "Parameter \"clk2_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 7 " "Parameter \"clk3_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=relojes " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=relojes\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841177812 ""}  } { { "relojes.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/relojes.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601841177812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/relojes_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/relojes_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 relojes_altpll " "Found entity 1: relojes_altpll" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841177842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841177842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojes_altpll relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated " "Elaborating entity \"relojes_altpll\" for hierarchy \"relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/quartus17/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joydecoder joydecoder:los_joysticks " "Elaborating entity \"joydecoder\" for hierarchy \"joydecoder:los_joysticks\"" {  } { { "tld_test_placa_neptuno.v" "los_joysticks" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_mode switch_mode:teclas " "Elaborating entity \"switch_mode\" for hierarchy \"switch_mode:teclas\"" {  } { { "tld_test_placa_neptuno.v" "teclas" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_port switch_mode:teclas\|ps2_port:teclado " "Elaborating entity \"ps2_port\" for hierarchy \"switch_mode:teclas\|ps2_port:teclado\"" {  } { { "../common/switch_mode.v" "teclado" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/switch_mode.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ps2_port.v(129) " "Verilog HDL assignment warning at ps2_port.v(129): truncated value with size 32 to match size of target (16)" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ps2_port.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601841177866 "|tld_test_placa_neptuno|switch_mode:teclas|ps2_port:teclado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramtest ramtest:test_de_ram " "Elaborating entity \"ramtest\" for hierarchy \"ramtest:test_de_ram\"" {  } { { "tld_test_placa_neptuno.v" "test_de_ram" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdtest sdtest:test_slot_sd " "Elaborating entity \"sdtest\" for hierarchy \"sdtest:test_slot_sd\"" {  } { { "tld_test_placa_neptuno.v" "test_slot_sd" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177885 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd0.data_a 0 sdtest.v(59) " "Net \"cmd0.data_a\" at sdtest.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../common/sdtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdtest.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601841177887 "|tld_test_placa_neptuno|sdtest:test_slot_sd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd0.waddr_a 0 sdtest.v(59) " "Net \"cmd0.waddr_a\" at sdtest.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../common/sdtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdtest.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601841177888 "|tld_test_placa_neptuno|sdtest:test_slot_sd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd0.we_a 0 sdtest.v(59) " "Net \"cmd0.we_a\" at sdtest.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../common/sdtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdtest.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601841177888 "|tld_test_placa_neptuno|sdtest:test_slot_sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi sdtest:test_slot_sd\|spi:slotsd " "Elaborating entity \"spi\" for hierarchy \"sdtest:test_slot_sd\|spi:slotsd\"" {  } { { "../common/sdtest.v" "slotsd" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdtest.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi.v(73) " "Verilog HDL assignment warning at spi.v(73): truncated value with size 32 to match size of target (5)" {  } { { "../common/spi.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601841177897 "|tld_test_placa_neptuno|sdtest:test_slot_sd|spi:slotsd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi.v(87) " "Verilog HDL assignment warning at spi.v(87): truncated value with size 32 to match size of target (5)" {  } { { "../common/spi.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/spi.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601841177897 "|tld_test_placa_neptuno|sdtest:test_slot_sd|spi:slotsd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mousetest mousetest:test_raton " "Elaborating entity \"mousetest\" for hierarchy \"mousetest:test_raton\"" {  } { { "tld_test_placa_neptuno.v" "test_raton" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_host_to_kb mousetest:test_raton\|ps2_host_to_kb:escritura_a_raton " "Elaborating entity \"ps2_host_to_kb\" for hierarchy \"mousetest:test_raton\|ps2_host_to_kb:escritura_a_raton\"" {  } { { "../common/mousetest.v" "escritura_a_raton" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/mousetest.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2data_in ps2_port.v(165) " "Verilog HDL or VHDL warning at ps2_port.v(165): object \"ps2data_in\" assigned a value but never read" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ps2_port.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601841177907 "|tld_test_placa_neptuno|mousetest:test_raton|ps2_host_to_kb:escritura_a_raton"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2clkpedge ps2_port.v(179) " "Verilog HDL or VHDL warning at ps2_port.v(179): object \"ps2clkpedge\" assigned a value but never read" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ps2_port.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601841177907 "|tld_test_placa_neptuno|mousetest:test_raton|ps2_host_to_kb:escritura_a_raton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ps2_port.v(206) " "Verilog HDL assignment warning at ps2_port.v(206): truncated value with size 32 to match size of target (16)" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ps2_port.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601841177907 "|tld_test_placa_neptuno|mousetest:test_raton|ps2_host_to_kb:escritura_a_raton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ps2_port.v(232) " "Verilog HDL assignment warning at ps2_port.v(232): truncated value with size 32 to match size of target (3)" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ps2_port.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601841177907 "|tld_test_placa_neptuno|mousetest:test_raton|ps2_host_to_kb:escritura_a_raton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ps2_port.v(260) " "Verilog HDL assignment warning at ps2_port.v(260): truncated value with size 32 to match size of target (16)" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/ps2_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601841177908 "|tld_test_placa_neptuno|mousetest:test_raton|ps2_host_to_kb:escritura_a_raton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramtest sdramtest:test_sdram " "Elaborating entity \"sdramtest\" for hierarchy \"sdramtest:test_sdram\"" {  } { { "tld_test_placa_neptuno.v" "test_sdram" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdramtest:test_sdram\|sdram_controller:controlador " "Elaborating entity \"sdram_controller\" for hierarchy \"sdramtest:test_sdram\|sdram_controller:controlador\"" {  } { { "../common/sdramtest.v" "controlador" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdramtest.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "42 13 sdram_controller.v(186) " "Verilog HDL assignment warning at sdram_controller.v(186): truncated value with size 42 to match size of target (13)" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdram_controller.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601841177932 "|tld_test_placa_neptuno|sdramtest:test_sdram|sdram_controller:controlador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram_controller.v(219) " "Verilog HDL assignment warning at sdram_controller.v(219): truncated value with size 32 to match size of target (14)" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdram_controller.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601841177932 "|tld_test_placa_neptuno|sdramtest:test_sdram|sdram_controller:controlador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updater updater:mensajes " "Elaborating entity \"updater\" for hierarchy \"updater:mensajes\"" {  } { { "tld_test_placa_neptuno.v" "mensajes" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841177942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teletype updater:mensajes\|teletype:teletipo " "Elaborating entity \"teletype\" for hierarchy \"updater:mensajes\|teletype:teletipo\"" {  } { { "../common/video_processor.v" "teletipo" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841178477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "window_on_background updater:mensajes\|teletype:teletipo\|window_on_background:screen " "Elaborating entity \"window_on_background\" for hierarchy \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\"" {  } { { "../common/video_processor.v" "screen" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841178485 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 video_processor.v(137) " "Net \"charrom.data_a\" at video_processor.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601841178503 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 video_processor.v(137) " "Net \"charrom.waddr_a\" at video_processor.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601841178503 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 video_processor.v(137) " "Net \"charrom.we_a\" at video_processor.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601841178503 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg " "Elaborating entity \"background\" for hierarchy \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\"" {  } { { "../common/video_processor.v" "bg" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841178508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_generator_pal_ntsc updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos " "Elaborating entity \"sync_generator_pal_ntsc\" for hierarchy \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\"" {  } { { "../common/video_processor.v" "sincronismos" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841178512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenfb updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla " "Elaborating entity \"screenfb\" for hierarchy \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\"" {  } { { "../common/video_processor.v" "buffer_pantalla" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841178516 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "513 0 511 video_processor.v(209) " "Verilog HDL warning at video_processor.v(209): number of words (513) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 209 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1601841178518 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen|screenfb:buffer_pantalla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_scandoubler vga_scandoubler:modo_vga " "Elaborating entity \"vga_scandoubler\" for hierarchy \"vga_scandoubler:modo_vga\"" {  } { { "tld_test_placa_neptuno.v" "modo_vga" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841178523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgascanline_dport vga_scandoubler:modo_vga\|vgascanline_dport:memscan " "Elaborating entity \"vgascanline_dport\" for hierarchy \"vga_scandoubler:modo_vga\|vgascanline_dport:memscan\"" {  } { { "../common/vga_scandoubler.v" "memscan" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/vga_scandoubler.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841178530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_dimmed vga_scandoubler:modo_vga\|color_dimmed:apply_to_red " "Elaborating entity \"color_dimmed\" for hierarchy \"vga_scandoubler:modo_vga\|color_dimmed:apply_to_red\"" {  } { { "../common/vga_scandoubler.v" "apply_to_red" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/vga_scandoubler.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841178548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_test audio_test:audio " "Elaborating entity \"audio_test\" for hierarchy \"audio_test:audio\"" {  } { { "tld_test_placa_neptuno.v" "audio" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841178551 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2000 0 3999 audio_test.v(38) " "Verilog HDL warning at audio_test.v(38): number of words (2000) in memory file does not match the number of elements in the address range \[0:3999\]" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/audio_test.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1601841178556 "|tld_test_placa_neptuno|audio_test:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audiomem.data_a 0 audio_test.v(36) " "Net \"audiomem.data_a\" at audio_test.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/audio_test.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601841178624 "|tld_test_placa_neptuno|audio_test:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audiomem.waddr_a 0 audio_test.v(36) " "Net \"audiomem.waddr_a\" at audio_test.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/audio_test.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601841178624 "|tld_test_placa_neptuno|audio_test:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audiomem.we_a 0 audio_test.v(36) " "Net \"audiomem.we_a\" at audio_test.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/audio_test.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601841178624 "|tld_test_placa_neptuno|audio_test:audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac audio_test:audio\|dac:dac8bits " "Elaborating entity \"dac\" for hierarchy \"audio_test:audio\|dac:dac8bits\"" {  } { { "../common/audio_test.v" "dac8bits" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/audio_test.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841178629 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|charrom " "RAM logic \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|charrom\" is uninferred due to asynchronous read logic" {  } { { "../common/video_processor.v" "charrom" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/video_processor.v" 137 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1601841179047 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sdtest:test_slot_sd\|cmd0 " "RAM logic \"sdtest:test_slot_sd\|cmd0\" is uninferred due to inappropriate RAM size" {  } { { "../common/sdtest.v" "cmd0" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/common/sdtest.v" 59 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1601841179047 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1601841179047 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/tld_test_placa_neptuno.ram0_sdtest_e8fefb33.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/tld_test_placa_neptuno.ram0_sdtest_e8fefb33.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1601841179059 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|scan_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|scan_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_test:audio\|audiomem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_test:audio\|audiomem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4000 " "Parameter NUMWORDS_A set to 4000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tld_test_placa_neptuno.ram0_audio_test_f4259627.hdl.mif " "Parameter INIT_FILE set to db/tld_test_placa_neptuno.ram0_audio_test_f4259627.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|screenrom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|screenrom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tld_test_placa_neptuno.ram0_screenfb_7d1954ad.hdl.mif " "Parameter INIT_FILE set to db/tld_test_placa_neptuno.ram0_screenfb_7d1954ad.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "updater:mensajes\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"updater:mensajes\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE test_placa_neptuno.tld_test_placa_neptuno0.rtl.mif " "Parameter INIT_FILE set to test_placa_neptuno.tld_test_placa_neptuno0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1601841179783 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601841179783 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1601841179783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|altsyncram:scan_rtl_0 " "Elaborated megafunction instantiation \"vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|altsyncram:scan_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841179815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|altsyncram:scan_rtl_0 " "Instantiated megafunction \"vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|altsyncram:scan_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179815 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601841179815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_26h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26h1 " "Found entity 1: altsyncram_26h1" {  } { { "db/altsyncram_26h1.tdf" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/altsyncram_26h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841179844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841179844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_test:audio\|altsyncram:audiomem_rtl_0 " "Elaborated megafunction instantiation \"audio_test:audio\|altsyncram:audiomem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841179863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_test:audio\|altsyncram:audiomem_rtl_0 " "Instantiated megafunction \"audio_test:audio\|altsyncram:audiomem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4000 " "Parameter \"NUMWORDS_A\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tld_test_placa_neptuno.ram0_audio_test_f4259627.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tld_test_placa_neptuno.ram0_audio_test_f4259627.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179863 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601841179863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj91 " "Found entity 1: altsyncram_sj91" {  } { { "db/altsyncram_sj91.tdf" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/altsyncram_sj91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841179891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841179891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|altsyncram:screenrom_rtl_0 " "Elaborated megafunction instantiation \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|altsyncram:screenrom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841179925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|altsyncram:screenrom_rtl_0 " "Instantiated megafunction \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|altsyncram:screenrom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tld_test_placa_neptuno.ram0_screenfb_7d1954ad.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tld_test_placa_neptuno.ram0_screenfb_7d1954ad.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179925 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601841179925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t5n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5n1 " "Found entity 1: altsyncram_t5n1" {  } { { "db/altsyncram_t5n1.tdf" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/altsyncram_t5n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841179956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841179956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "updater:mensajes\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"updater:mensajes\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841179974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "updater:mensajes\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"updater:mensajes\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test_placa_neptuno.tld_test_placa_neptuno0.rtl.mif " "Parameter \"INIT_FILE\" = \"test_placa_neptuno.tld_test_placa_neptuno0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601841179974 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601841179974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d631.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d631.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d631 " "Found entity 1: altsyncram_d631" {  } { { "db/altsyncram_d631.tdf" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/altsyncram_d631.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601841179999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841179999 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1601841180277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[20\] GND " "Pin \"sram_addr\[20\]\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601841181227 "|tld_test_placa_neptuno|sram_addr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n GND " "Pin \"sram_ub_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601841181227 "|tld_test_placa_neptuno|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n GND " "Pin \"sram_lb_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601841181227 "|tld_test_placa_neptuno|sram_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe_n GND " "Pin \"sram_oe_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601841181227 "|tld_test_placa_neptuno|sram_oe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqmh_n GND " "Pin \"sdram_dqmh_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601841181227 "|tld_test_placa_neptuno|sdram_dqmh_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqml_n GND " "Pin \"sdram_dqml_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601841181227 "|tld_test_placa_neptuno|sdram_dqml_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601841181227 "|tld_test_placa_neptuno|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "stm_rst_o GND " "Pin \"stm_rst_o\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601841181227 "|tld_test_placa_neptuno|stm_rst_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601841181227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601841181342 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601841195952 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/output_files/tld_test_placa_neptuno.map.smsg " "Generated suppressed messages file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/output_files/tld_test_placa_neptuno.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841196018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601841196194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601841196194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2993 " "Implemented 2993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601841196359 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601841196359 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1601841196359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2840 " "Implemented 2840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601841196359 ""} { "Info" "ICUT_CUT_TM_RAMS" "35 " "Implemented 35 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1601841196359 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1601841196359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601841196359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1075 " "Peak virtual memory: 1075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601841196375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  4 21:53:16 2020 " "Processing ended: Sun Oct  4 21:53:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601841196375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601841196375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601841196375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601841196375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1601841196995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601841196996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  4 21:53:16 2020 " "Processing started: Sun Oct  4 21:53:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601841196996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1601841196996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1601841196996 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1601841197022 ""}
{ "Info" "0" "" "Project  = test_placa_neptuno" {  } {  } 0 0 "Project  = test_placa_neptuno" 0 0 "Fitter" 0 0 1601841197022 ""}
{ "Info" "0" "" "Revision = tld_test_placa_neptuno" {  } {  } 0 0 "Revision = tld_test_placa_neptuno" 0 0 "Fitter" 0 0 1601841197022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1601841197085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1601841197085 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tld_test_placa_neptuno EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"tld_test_placa_neptuno\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601841197096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601841197144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601841197144 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1601841197198 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 180 5000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 180 degrees (5000 ps) for relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 1203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1601841197198 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[2\] 7 25 0 0 " "Implementing clock multiplication of 7, clock division of 25, and phase shift of 0 degrees (0 ps) for relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1601841197198 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[3\] 7 50 0 0 " "Implementing clock multiplication of 7, clock division of 50, and phase shift of 0 degrees (0 ps) for relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 1205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1601841197198 ""}  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1601841197198 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601841197354 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1601841197358 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1601841197412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1601841197412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1601841197412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1601841197412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1601841197412 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1601841197412 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 5425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1601841197418 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1601841197418 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1601841197418 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1601841197418 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1601841197418 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1601841197418 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601841197420 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1601841197659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1601841198072 ""}  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601841198072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1601841198072 ""}  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601841198072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1601841198072 ""}  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601841198072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1601841198072 ""}  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1601841198072 ""}
{ "Info" "ISTA_SDC_FOUND" "tld_test_placa_neptuno.sdc " "Reading SDC File: 'tld_test_placa_neptuno.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601841198365 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841198385 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841198385 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841198385 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841198385 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1601841198385 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50mhz (Rise) clk50mhz (Rise) setup and hold " "From clk50mhz (Rise) to clk50mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1601841198385 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1601841198385 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1601841198386 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601841198386 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601841198386 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clk50mhz " "  20.000     clk50mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601841198386 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1601841198386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601841198421 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601841198423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601841198424 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601841198427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601841198430 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601841198434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601841198434 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601841198436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601841198537 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1601841198540 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601841198540 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/quartus17/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "relojes.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/relojes.v" 106 0 0 } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 132 0 0 } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 58 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1601841198593 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601841198834 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1601841198839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601841199876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601841200271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601841200302 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601841200995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601841200995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601841201538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y32 X43_Y42 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y32 to location X43_Y42" {  } { { "loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y32 to location X43_Y42"} { { 12 { 0 ""} 33 32 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1601841203639 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601841203639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1601841203858 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1601841203858 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601841203858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601841203859 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1601841203998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601841204016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601841204399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601841204401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601841204947 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601841205595 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "39 Cyclone IV E " "39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mousedata 3.3-V LVTTL B21 " "Pin mousedata uses I/O standard 3.3-V LVTTL at B21" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { mousedata } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mousedata" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mouseclk 3.3-V LVTTL C21 " "Pin mouseclk uses I/O standard 3.3-V LVTTL at C21" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { mouseclk } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mouseclk" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[0\] 3.3-V LVTTL B7 " "Pin sram_data\[0\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[0] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[0\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[1\] 3.3-V LVTTL A13 " "Pin sram_data\[1\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[1] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[1\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[2\] 3.3-V LVTTL B8 " "Pin sram_data\[2\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[2] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[2\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[3\] 3.3-V LVTTL A9 " "Pin sram_data\[3\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[3] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[3\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[4\] 3.3-V LVTTL C4 " "Pin sram_data\[4\] uses I/O standard 3.3-V LVTTL at C4" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[4] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[4\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[5\] 3.3-V LVTTL B16 " "Pin sram_data\[5\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[5] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[5\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[6\] 3.3-V LVTTL A16 " "Pin sram_data\[6\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[6] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[6\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[7\] 3.3-V LVTTL B17 " "Pin sram_data\[7\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[7] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[7\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[8\] 3.3-V LVTTL F22 " "Pin sram_data\[8\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[8] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[8\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[9\] 3.3-V LVTTL H21 " "Pin sram_data\[9\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[9] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[9\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[10\] 3.3-V LVTTL H22 " "Pin sram_data\[10\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[10] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[10\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[11\] 3.3-V LVTTL L22 " "Pin sram_data\[11\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[11] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[11\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[12\] 3.3-V LVTTL M22 " "Pin sram_data\[12\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[12] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[12\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[13\] 3.3-V LVTTL L21 " "Pin sram_data\[13\] uses I/O standard 3.3-V LVTTL at L21" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[13] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[13\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[14\] 3.3-V LVTTL J22 " "Pin sram_data\[14\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[14] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[14\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[15\] 3.3-V LVTTL F21 " "Pin sram_data\[15\] uses I/O standard 3.3-V LVTTL at F21" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[15] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[15\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL AA10 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[0] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL AB9 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[1] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL AA9 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[2] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL AB8 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[3] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL AA8 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[4] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL AB7 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[5] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL AA7 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[6] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL AB5 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[7] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL Y7 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[8] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL W8 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[9] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL Y8 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[10] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL V9 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[11] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL V10 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[12] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL Y10 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[13] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL W10 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[14] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL V11 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[15] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50mhz 3.3-V LVTTL T2 " "Pin clk50mhz uses I/O standard 3.3-V LVTTL at T2" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { clk50mhz } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50mhz" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataps2 3.3-V LVTTL N20 " "Pin dataps2 uses I/O standard 3.3-V LVTTL at N20" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { dataps2 } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dataps2" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkps2 3.3-V LVTTL N19 " "Pin clkps2 uses I/O standard 3.3-V LVTTL at N19" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { clkps2 } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkps2" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JOY_DATA 3.3-V LVTTL B19 " "Pin JOY_DATA uses I/O standard 3.3-V LVTTL at B19" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { JOY_DATA } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JOY_DATA" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_miso 3.3-V LVTTL E21 " "Pin sd_miso uses I/O standard 3.3-V LVTTL at E21" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sd_miso } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_miso" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/tld_test_placa_neptuno.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1601841206069 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1601841206069 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/output_files/tld_test_placa_neptuno.fit.smsg " "Generated suppressed messages file /home/nestor/Projects/fpga/NeptUNO/Board_Test_sram/NeptUNO/output_files/tld_test_placa_neptuno.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601841206215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1347 " "Peak virtual memory: 1347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601841206806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  4 21:53:26 2020 " "Processing ended: Sun Oct  4 21:53:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601841206806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601841206806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601841206806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601841206806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1601841207443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601841207444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  4 21:53:27 2020 " "Processing started: Sun Oct  4 21:53:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601841207444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1601841207444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1601841207444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1601841207613 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1601841208651 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1601841208690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601841208816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  4 21:53:28 2020 " "Processing ended: Sun Oct  4 21:53:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601841208816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601841208816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601841208816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1601841208816 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1601841208916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1601841209399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601841209399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  4 21:53:29 2020 " "Processing started: Sun Oct  4 21:53:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601841209399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test_placa_neptuno -c tld_test_placa_neptuno " "Command: quartus_sta test_placa_neptuno -c tld_test_placa_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209399 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1601841209427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209576 ""}
{ "Info" "ISTA_SDC_FOUND" "tld_test_placa_neptuno.sdc " "Reading SDC File: 'tld_test_placa_neptuno.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209923 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841209939 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841209939 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841209939 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841209939 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209939 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50mhz (Rise) clk50mhz (Rise) setup and hold " "From clk50mhz (Rise) to clk50mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1601841209939 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209939 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1601841209940 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601841209946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.473 " "Worst-case setup slack is 8.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841209966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841209966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.473               0.000 clk50mhz  " "    8.473               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841209966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841209972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841209972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clk50mhz  " "    0.399               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841209972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.629 " "Worst-case minimum pulse width slack is 9.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841209975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841209975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 clk50mhz  " "    9.629               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841209975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841209975 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.554 ns " "Worst Case Available Settling Time: 32.554 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210008 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210008 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601841210010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210607 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841210819 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841210819 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841210819 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841210819 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210819 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50mhz (Rise) clk50mhz (Rise) setup and hold " "From clk50mhz (Rise) to clk50mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1601841210819 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.152 " "Worst-case setup slack is 9.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841210828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841210828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.152               0.000 clk50mhz  " "    9.152               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841210828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841210831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841210831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk50mhz  " "    0.384               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841210831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.607 " "Worst-case minimum pulse width slack is 9.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841210833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841210833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.607               0.000 clk50mhz  " "    9.607               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841210833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210833 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210868 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210868 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210868 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210868 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.924 ns " "Worst Case Available Settling Time: 32.924 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210868 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841210868 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841210868 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601841210870 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841211027 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841211027 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841211027 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1601841211027 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211027 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50mhz (Rise) clk50mhz (Rise) setup and hold " "From clk50mhz (Rise) to clk50mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1601841211027 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.770 " "Worst-case setup slack is 14.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841211032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841211032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.770               0.000 clk50mhz  " "   14.770               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841211032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841211038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841211038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 clk50mhz  " "    0.120               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841211038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.157 " "Worst-case minimum pulse width slack is 9.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841211042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841211042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.157               0.000 clk50mhz  " "    9.157               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601841211042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211042 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841211079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841211079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841211079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841211079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.737 ns " "Worst Case Available Settling Time: 36.737 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841211079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1601841211079 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211079 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211390 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601841211447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  4 21:53:31 2020 " "Processing ended: Sun Oct  4 21:53:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601841211447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601841211447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601841211447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211447 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601841211563 ""}
