var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[46.3483, 28.1924, 20.5548, 40.7667, 67.6548], "total":[208676, 351240, 1106, 1027, 1610], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:58 (_ALoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:60 (_AFeeder_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:61 (_BLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":61}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:63 (_BFeeder_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"a.cl", "line":63}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:64 (_Out_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":64}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_AFeeder", "compute_units":1, "type":"function", "total_percent":[3.58934, 2.27306, 1.52312, 3.83339, 0], "total_kernel_resources":[11421, 26027, 104, 0, 400], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:138)\\n - \'_121\' (a.cl:265)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":138}], [{"filename":"a.cl", "line":265}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:135)\\n - \'_AFeeder_in_v_temp\' (a.cl:137)\\n - \'_52\' (a.cl:184)", "type":"resource", "data":[299, 1291, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":135}], [{"filename":"a.cl", "line":137}], [{"filename":"a.cl", "line":184}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:134)", "type":"resource", "data":[2052, 9028, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":134}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"a.cl:139 (_AFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"a.cl", "line":139}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_AFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:139", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":139}]]}, {"name":"a.cl:150", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":150}]]}]}]}, {"name":"kernel_AFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1358, 8730, 0, 0, 192], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1358, 8730, 0, 0, 192]}]}, {"name":"Feedback", "type":"resource", "data":[152, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:137", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]]}, {"name":"a.cl:138", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":138}]]}, {"name":"a.cl:260", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":260}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 208], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[512, 512, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}]}, {"name":"a.cl:137", "type":"resource", "data":[482, 352, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[482, 352, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:159", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":159}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:196", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":196}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:203", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":203}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:207", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":207}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:225", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":225}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"139"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:232", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":232}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:248", "type":"resource", "data":[2128, 4168, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":248}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"139"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:257", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":257}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:260", "type":"resource", "data":[3227, 1666, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":260}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[3224, 1664, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:265", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":265}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_ALoader", "compute_units":1, "type":"function", "total_percent":[1.00983, 0.665613, 0.408532, 0.626613, 0.131752], "total_kernel_resources":[4267, 6981, 17, 1.5, 71], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"85"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:75)\\n - \'_ALoader_s0_k\' (a.cl:82)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}], [{"filename":"a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:75)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:78)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:82)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_ALoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[40, 194, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 94, 0, 0, 0]}, {"name":"a.cl:73", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]]}, {"name":"a.cl:75", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:75", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:126", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":126}]]}]}]}, {"name":"kernel_ALoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 204, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 204, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:75", "type":"resource", "data":[23.6667, 79, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:75", "type":"resource", "data":[159, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[133, 33, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:81", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[68, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":106}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 104, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 104, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 136, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:106", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:75", "type":"resource", "data":[13.3333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[25, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]]}, {"name":"a.cl:81", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:78", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 207, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 207, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[88, 183, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:106", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:75", "type":"resource", "data":[14.1333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]]}, {"name":"a.cl:81", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}, {"name":"a.cl:91", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:82", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:92", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":92}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:93", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:96", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 336, 2, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 336, 2, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[168, 340, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:106", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:75", "type":"resource", "data":[13.3333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]]}, {"name":"a.cl:81", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}, {"name":"a.cl:85", "type":"resource", "data":[40, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}, {"name":"a.cl:87", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]]}, {"name":"a.cl:89", "type":"resource", "data":[16, 44, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":89}]]}, {"name":"a.cl:91", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]]}, {"name":"a.cl:96", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"a.cl:82", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[73.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[90, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:89", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":89}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:96", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:104", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":105}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:117", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":117}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BFeeder", "compute_units":1, "type":"function", "total_percent":[3.50277, 2.2246, 1.48151, 3.83339, 0], "total_kernel_resources":[11327, 25316, 104, 0, 384], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:342)\\n - \'_237\' (a.cl:468)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}], [{"filename":"a.cl", "line":468}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:339)\\n - \'_BFeeder_in_v_temp\' (a.cl:341)\\n - \'_169\' (a.cl:388)", "type":"resource", "data":[282, 1226, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}], [{"filename":"a.cl", "line":341}], [{"filename":"a.cl", "line":388}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:338)", "type":"resource", "data":[1950, 8638, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":338}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"a.cl:343 (_BFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"a.cl", "line":343}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_BFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:343", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":343}]]}, {"name":"a.cl:354", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":354}]]}]}]}, {"name":"kernel_BFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1425, 8698, 0, 0, 176], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1425, 8698, 0, 0, 176]}]}, {"name":"Feedback", "type":"resource", "data":[152, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:341", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":341}]]}, {"name":"a.cl:342", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]]}, {"name":"a.cl:463", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":463}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 208], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[506, 480, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[506, 480, 0, 0, 0]}]}, {"name":"a.cl:341", "type":"resource", "data":[476, 320, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":341}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[476, 320, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:363", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":363}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:400", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":400}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:407", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":407}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:411", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":411}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:429", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":429}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"343"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:436", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":436}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:451", "type":"resource", "data":[2128, 4168, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":451}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"343"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:460", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":460}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:463", "type":"resource", "data":[3197, 1506, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":463}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[3194, 1504, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:468", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":468}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BLoader", "compute_units":1, "type":"function", "total_percent":[1.06307, 0.712781, 0.420822, 0.626613, 0.131752], "total_kernel_resources":[4350, 7191, 17, 1.5, 87], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"289"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:279)\\n - \'_BLoader_s0_k\' (a.cl:286)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}], [{"filename":"a.cl", "line":286}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:279)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:282)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:286)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":286}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_BLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[40, 194, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 94, 0, 0, 0]}, {"name":"a.cl:277", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]]}, {"name":"a.cl:279", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:279", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:330", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":330}]]}]}]}, {"name":"kernel_BLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 236, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 236, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:279", "type":"resource", "data":[40.6667, 144, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:279", "type":"resource", "data":[159, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[133, 33, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:285", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:286", "type":"resource", "data":[68, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":286}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[29, 65, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[29, 65, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[66, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:279", "type":"resource", "data":[13.3333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[26, 52, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]]}, {"name":"a.cl:284", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"a.cl:286", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":286}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:282", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:295", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":310}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 239, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 239, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[96, 219, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:279", "type":"resource", "data":[14.1333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]]}, {"name":"a.cl:284", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"a.cl:286", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":286}]]}, {"name":"a.cl:295", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]]}, {"name":"a.cl:310", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 21], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:286", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":286}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:296", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:297", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 368, 2, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 368, 2, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[180, 388, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:279", "type":"resource", "data":[14.3333, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[25, 50, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]]}, {"name":"a.cl:284", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"a.cl:286", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":286}]]}, {"name":"a.cl:289", "type":"resource", "data":[40, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":289}]]}, {"name":"a.cl:291", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}]]}, {"name":"a.cl:293", "type":"resource", "data":[16, 44, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":293}]]}, {"name":"a.cl:295", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]]}, {"name":"a.cl:300", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]]}, {"name":"a.cl:310", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"a.cl:286", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":286}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:289", "type":"resource", "data":[73.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":289}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:291", "type":"resource", "data":[90, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":291}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:293", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":293}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":300}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:308", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":308}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:311", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":311}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:321", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":321}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[8.28021, 4.91994, 3.76147, 5.45522, 67.4572], "total_kernel_resources":[29936, 64276, 148, 1024, 605], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"505"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_254\' (a.cl:550)\\n - \'_259\' (a.cl:562)\\n - \'_261\' (a.cl:565)\\n - \'_AFeeder_channel_array\' (a.cl:479)", "type":"resource", "data":[1066, 5258, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":479}], [{"filename":"a.cl", "line":550}], [{"filename":"a.cl", "line":562}], [{"filename":"a.cl", "line":565}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_263\' (a.cl:569)\\n - \'_268\' (a.cl:581)\\n - \'_270\' (a.cl:584)\\n - \'_BFeeder_channel_array\' (a.cl:478)", "type":"resource", "data":[1508, 6948, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":478}], [{"filename":"a.cl", "line":569}], [{"filename":"a.cl", "line":581}], [{"filename":"a.cl", "line":584}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_i\' (a.cl:495)\\n - \'_X_s0_k\' (a.cl:502)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}], [{"filename":"a.cl", "line":502}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:490)\\n - \'_321\' (a.cl:678)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":490}], [{"filename":"a.cl", "line":678}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:482)\\n - \'_334\' (a.cl:705)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":482}], [{"filename":"a.cl", "line":705}]], "details":[{"type":"text", "text":"Type: Shift Register (8 or fewer tap points)"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:481)\\n - \'_278\' (a.cl:599)", "type":"resource", "data":[448, 832, 64, 0, 0], "debug":[[{"filename":"a.cl", "line":481}], [{"filename":"a.cl", "line":599}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 9 and depth 1"}, {"type":"text", "text":"64 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 9 width by 1 depth,\\n64 regs, 32 width by 256 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i\' (a.cl:495)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_j\' (a.cl:498)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:502)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:489)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:482)", "type":"resource", "data":[392, 728, 56, 0, 0], "debug":[[{"filename":"a.cl", "line":482}]], "details":[{"type":"text", "text":"Type: Shift Register (112 or fewer tap points)"}, {"type":"text", "text":"56 registers of width 9 and depth 1"}, {"type":"text", "text":"56 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n56 regs, 9 width by 1 depth,\\n56 regs, 32 width by 256 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 257, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 94, 0, 0, 0]}, {"name":"a.cl:493", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":493}]]}, {"name":"a.cl:495", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}, {"name":"a.cl:500", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":500}]]}, {"name":"a.cl:633", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":633}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:495", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:633", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":633}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:720", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":720}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 115, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"a.cl:478", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":478}]]}, {"name":"a.cl:489", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}]]}, {"name":"a.cl:495", "type":"resource", "data":[28.6667, 115, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:478", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":478}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:489", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:495", "type":"resource", "data":[173, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:498", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[65, 657, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 657, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[133, 374, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8.33333, 33.6667, 0, 0, 0]}, {"name":"a.cl:478", "type":"resource", "data":[34, 137, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":478}]]}, {"name":"a.cl:489", "type":"resource", "data":[26, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}]]}, {"name":"a.cl:495", "type":"resource", "data":[40.6667, 82.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}, {"name":"a.cl:498", "type":"resource", "data":[24, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:478", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":478}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:489", "type":"resource", "data":[21.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:498", "type":"resource", "data":[209.5, 33, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:501", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:502", "type":"resource", "data":[111, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[69, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 374, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 374, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[161, 289, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"a.cl:478", "type":"resource", "data":[17, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":478}]]}, {"name":"a.cl:489", "type":"resource", "data":[13, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}]]}, {"name":"a.cl:495", "type":"resource", "data":[29.7333, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}, {"name":"a.cl:498", "type":"resource", "data":[44, 27.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]]}, {"name":"a.cl:501", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]]}, {"name":"a.cl:502", "type":"resource", "data":[38.4, 74.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 30], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:502", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:505", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:589", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":589}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:634", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":634}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7706, 39404, 21, 0, 512], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7706, 39404, 21, 0, 512]}]}, {"name":"Feedback", "type":"resource", "data":[3330.01, 2384.01, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1359.73, 785.867, 0, 0, 0]}, {"name":"a.cl:478", "type":"resource", "data":[193.6, 251.6, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":478}]]}, {"name":"a.cl:479", "type":"resource", "data":[179.2, 179.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":479}]]}, {"name":"a.cl:481", "type":"resource", "data":[336, 176, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":481}]]}, {"name":"a.cl:482", "type":"resource", "data":[304.667, 164.667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":482}]]}, {"name":"a.cl:489", "type":"resource", "data":[29.6, 133.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}]]}, {"name":"a.cl:490", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":490}]]}, {"name":"a.cl:495", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]]}, {"name":"a.cl:498", "type":"resource", "data":[44, 27.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]]}, {"name":"a.cl:501", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]]}, {"name":"a.cl:502", "type":"resource", "data":[48, 45.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]]}, {"name":"a.cl:505", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]]}, {"name":"a.cl:507", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":507}]]}, {"name":"a.cl:509", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":509}]]}, {"name":"a.cl:537", "type":"resource", "data":[25.6, 25.6, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":537}]]}, {"name":"a.cl:540", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":540}]]}, {"name":"a.cl:550", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":550}]]}, {"name":"a.cl:569", "type":"resource", "data":[25.6, 25.6, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":569}]]}, {"name":"a.cl:589", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":589}]]}, {"name":"a.cl:619", "type":"resource", "data":[338.667, 178.667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":619}]]}, {"name":"a.cl:634", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":634}]]}, {"name":"a.cl:706", "type":"resource", "data":[294, 154, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":706}]]}, {"name":"a.cl:712", "type":"resource", "data":[1.6, 7.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":712}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[21, 15, 7, 0, 23], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[7, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[4097.69, 736.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":240, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":486, "data":[3497.19, 736, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":240, "data":[540, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":480, "data":[60, 0, 0, 0, 0]}]}, {"name":"a.cl:478", "type":"resource", "data":[1177.33, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":478}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[1163.33, 288, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:479", "type":"resource", "data":[1278, 160, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":479}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[1278, 160, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:481", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":481}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":64, "data":[144, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:482", "type":"resource", "data":[140.25, 0.25, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":482}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":56, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":56, "data":[126, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:489", "type":"resource", "data":[88.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[88.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:498", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:501", "type":"resource", "data":[0.833333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":501}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:502", "type":"resource", "data":[2, 0.833333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]], "children":[{"name":"1-bit Or", "type":"resource", "count":5, "data":[2, 0.833333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:505", "type":"resource", "data":[70, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[3, 0.333333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:507", "type":"resource", "data":[115, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":507}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:509", "type":"resource", "data":[88, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":509}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:537", "type":"resource", "data":[305.333, 144, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":537}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[304.333, 144, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:540", "type":"resource", "data":[209, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":540}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[208, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:550", "type":"resource", "data":[208, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":550}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[208, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:569", "type":"resource", "data":[304.333, 144, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":569}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[304.333, 144, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:590", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":590}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:600", "type":"resource", "data":[2048, 2048, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":600}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[2048, 2048, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:611", "type":"resource", "data":[0, 0, 0, 512, 0], "debug":[[{"filename":"a.cl", "line":611}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":256, "data":[0, 0, 0, 512, 0]}], "replace_name":"true"}, {"name":"a.cl:612", "type":"resource", "data":[0, 0, 0, 512, 0], "debug":[[{"filename":"a.cl", "line":612}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":256, "data":[0, 0, 0, 512, 0]}], "replace_name":"true"}, {"name":"a.cl:619", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":619}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":64, "data":[144, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:630", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":630}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:635", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":635}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:636", "type":"resource", "data":[1664, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":636}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:648", "type":"resource", "data":[43, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":648}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:652", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":652}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:654", "type":"resource", "data":[1.16667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":654}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:657", "type":"resource", "data":[1.16667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":657}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:658", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":658}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:679", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":679}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:680", "type":"resource", "data":[35.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":680}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.833333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:684", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":684}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:706", "type":"resource", "data":[140.25, 0.25, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":706}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":56, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":56, "data":[126, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:712", "type":"resource", "data":[42.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":712}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[10.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.726691, 0.440426, 0.323502, 0, 0], "total_kernel_resources":[2703, 5528, 0, 0, 53], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:728)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":728}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:731)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":731}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:734)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:731", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":731}]]}, {"name":"a.cl:734", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:731", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":731}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:755", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:728", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":728}]]}, {"name":"a.cl:731", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":731}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:728", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":728}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:731", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":731}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:728", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":728}]]}, {"name":"a.cl:731", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":731}]]}, {"name":"a.cl:734", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:728", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":728}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:737", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 166, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 166, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[112, 212, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 44.6667, 0, 0, 0]}, {"name":"a.cl:728", "type":"resource", "data":[16, 44.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":728}]]}, {"name":"a.cl:731", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":731}]]}, {"name":"a.cl:734", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]]}, {"name":"a.cl:737", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]]}, {"name":"a.cl:748", "type":"resource", "data":[16, 44.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":748}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[1.33333, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[3.33333, 0, 0, 0, 0]}]}, {"name":"a.cl:728", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":728}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[1.33333, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[3.33333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:737", "type":"resource", "data":[11.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:739", "type":"resource", "data":[41, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":739}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:741", "type":"resource", "data":[40, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":741}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:743", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":743}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:746", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":746}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:748", "type":"resource", "data":[80, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":748}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[1.33333, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[3.33333, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_ALoader_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"a.cl","line":60}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_AFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":61}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:61 (_BLoader_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"a.cl","line":63}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:63 (_BFeeder_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":64}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:64 (_Out_channel)","type":"resource"}],"data":[55,28446,239,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[184,27,0,0,208],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:138)\\n - \'_121\' (a.cl:265)","type":"resource"},{"data":[299,1291,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:135)\\n - \'_AFeeder_in_v_temp\' (a.cl:137)\\n - \'_52\' (a.cl:184)","type":"resource"},{"data":[2052,9028,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:134)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"512 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"a.cl:139 (_AFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[1358,8730,0,0,192],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1870,9242,0,0,192],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[482,352,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"32-bit Select","type":"resource"}],"data":[482,352,0,0,0],"debug":[[{"filename":"a.cl","line":137}]],"name":"a.cl:137","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":159}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":159}]],"name":"a.cl:159","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":196}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":196}]],"name":"a.cl:196","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":203}]],"name":"a.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":207}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":207}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"a.cl","line":207}]],"name":"a.cl:207","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"a.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":232}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":232}]],"name":"a.cl:232","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"a.cl","line":248}]],"name":"Load","type":"resource"}],"data":[2128,4168,0,0,0],"debug":[[{"filename":"a.cl","line":248}]],"name":"a.cl:248","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":257}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":257}]],"name":"a.cl:257","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[3224,1664,0,0,0],"debug":[[{"filename":"a.cl","line":260}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":260}]],"name":"Channel Write","type":"resource"}],"data":[3227,1666,0,0,0],"debug":[[{"filename":"a.cl","line":260}]],"name":"a.cl:260","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":265}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":265}]],"name":"a.cl:265","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11421,26027,104,0,400],"debug":[[{"filename":"a.cl","line":134}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_AFeeder","total_kernel_resources":[11421,26027,104,0,400],"total_percent":[3.58934,2.27306,1.52312,3.83339,0],"type":"function"},{"children":[{"data":[383,764,0,0,49],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:75)\\n - \'_ALoader_s0_k\' (a.cl:82)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:75)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:78)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:82)","type":"resource"},{"children":[{"count":5,"data":[122,945,2,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[579,945,2,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"a.cl:73","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"33-bit Select","type":"resource"}],"data":[396,70,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"a.cl:75","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"33-bit Select","type":"resource"}],"data":[274,35,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"a.cl:78","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"a.cl:81","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"1-bit Or","type":"resource"}],"data":[145.833333,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"a.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"a.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"a.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"a.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"a.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"4-bit Select","type":"resource"}],"data":[73.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"5-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"a.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"4-bit Select","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"a.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"a.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"a.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"a.cl:107","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"a.cl:117","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4266.999966,6980.999996,17,1.5,71],"debug":[[{"filename":"a.cl","line":75}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":85}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_ALoader","total_kernel_resources":[4267,6981,17,1.5,71],"total_percent":[1.00983,0.665613,0.408532,0.626613,0.131752],"type":"function"},{"children":[{"data":[184,27,0,0,208],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:342)\\n - \'_237\' (a.cl:468)","type":"resource"},{"data":[282,1226,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:339)\\n - \'_BFeeder_in_v_temp\' (a.cl:341)\\n - \'_169\' (a.cl:388)","type":"resource"},{"data":[1950,8638,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:338)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"512 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"a.cl:343 (_BFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[1425,8698,0,0,176],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[506,480,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1931,9178,0,0,176],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[476,320,0,0,0],"debug":[[{"filename":"a.cl","line":341}]],"name":"32-bit Select","type":"resource"}],"data":[476,320,0,0,0],"debug":[[{"filename":"a.cl","line":341}]],"name":"a.cl:341","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":363}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":363}]],"name":"a.cl:363","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":400}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":400}]],"name":"a.cl:400","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":407}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":407}]],"name":"a.cl:407","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"a.cl:411","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":429}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":429}]],"name":"a.cl:429","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":436}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":436}]],"name":"a.cl:436","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"a.cl","line":451}]],"name":"Load","type":"resource"}],"data":[2128,4168,0,0,0],"debug":[[{"filename":"a.cl","line":451}]],"name":"a.cl:451","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":460}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":460}]],"name":"a.cl:460","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[3194,1504,0,0,0],"debug":[[{"filename":"a.cl","line":463}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":463}]],"name":"Channel Write","type":"resource"}],"data":[3197,1506,0,0,0],"debug":[[{"filename":"a.cl","line":463}]],"name":"a.cl:463","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":468}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":468}]],"name":"a.cl:468","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11327,25316,104,0,384],"debug":[[{"filename":"a.cl","line":338}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_BFeeder","total_kernel_resources":[11327,25316,104,0,384],"total_percent":[3.50277,2.2246,1.48151,3.83339,0],"type":"function"},{"children":[{"data":[421,916,0,0,55],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:279)\\n - \'_BLoader_s0_k\' (a.cl:286)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:279)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:282)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:286)","type":"resource"},{"children":[{"count":5,"data":[167,1002,2,0,22],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[624,1002,2,0,22],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"a.cl:277","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"33-bit Select","type":"resource"}],"data":[396,70,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"a.cl:279","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"33-bit Select","type":"resource"}],"data":[274,35,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"a.cl:282","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"a.cl:285","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":286}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":286}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":286}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":286}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":286}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":286}]],"name":"1-bit Or","type":"resource"}],"data":[145.833333,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":286}]],"name":"a.cl:286","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"a.cl:295","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"a.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"a.cl:296","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"a.cl:297","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"a.cl:300","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"4-bit Select","type":"resource"}],"data":[73.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":289}]],"name":"a.cl:289","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":291}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":291}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":291}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":291}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":291}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":291}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":291}]],"name":"5-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"a.cl","line":291}]],"name":"a.cl:291","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"4-bit Select","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"a.cl:293","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"a.cl:308","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"a.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"a.cl:311","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":321}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":321}]],"name":"a.cl:321","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4349.999966,7190.999996,17,1.5,87],"debug":[[{"filename":"a.cl","line":279}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":289}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_BLoader","total_kernel_resources":[4350,7191,17,1.5,87],"total_percent":[1.06307,0.712781,0.420822,0.626613,0.131752],"type":"function"},{"children":[{"data":[3709.01,3199.01,7,0,79],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[1066,5258,0,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_254\' (a.cl:550)\\n - \'_259\' (a.cl:562)\\n - \'_261\' (a.cl:565)\\n - \'_AFeeder_channel_array\' (a.cl:479)","type":"resource"},{"data":[1508,6948,0,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_263\' (a.cl:569)\\n - \'_268\' (a.cl:581)\\n - \'_270\' (a.cl:584)\\n - \'_BFeeder_channel_array\' (a.cl:478)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_i\' (a.cl:495)\\n - \'_X_s0_k\' (a.cl:502)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:490)\\n - \'_321\' (a.cl:678)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Shift Register (8 or fewer tap points)","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:482)\\n - \'_334\' (a.cl:705)","type":"resource"},{"data":[448,832,64,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"64 registers of width 9 and depth 1","type":"text"},{"text":"64 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n64 regs, 9 width by 1 depth,\\n64 regs, 32 width by 256 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:481)\\n - \'_278\' (a.cl:599)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i\' (a.cl:495)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_j\' (a.cl:498)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:502)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:489)","type":"resource"},{"data":[392,728,56,0,0],"details":[{"text":"Type: Shift Register (112 or fewer tap points)","type":"text"},{"text":"56 registers of width 9 and depth 1","type":"text"},{"text":"56 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n56 regs, 9 width by 1 depth,\\n56 regs, 32 width by 256 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:482)","type":"resource"},{"children":[{"count":5,"data":[7805,40531,21,0,516],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[5,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":240,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":486,"data":[3497.19,736,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":240,"data":[540,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":480,"data":[60,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Select","type":"resource"}],"data":[11911.69,41268.5,21,0,516],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":493}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":493}]],"name":"a.cl:493","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[410,70,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"a.cl:495","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":500}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":500}]],"name":"a.cl:500","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":633}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":633}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":633}]],"name":"a.cl:633","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":478}]],"name":"33-bit Select","type":"resource"},{"count":128,"data":[1163.33,288,0,0,0],"debug":[[{"filename":"a.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":478}]],"name":"4-bit Select","type":"resource"},{"count":3,"data":[10,0,0,0,0],"debug":[[{"filename":"a.cl","line":478}]],"name":"5-bit Select","type":"resource"}],"data":[1231.33,288,0,0,0],"debug":[[{"filename":"a.cl","line":478}]],"name":"a.cl:478","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[119.9,0,0,0,0],"debug":[[{"filename":"a.cl","line":489}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":489}]],"name":"32-bit Integer Add","type":"resource"}],"data":[135.9,0,0,0,0],"debug":[[{"filename":"a.cl","line":489}]],"name":"a.cl:489","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[245.833333,34,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"a.cl:498","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"1-bit Or","type":"resource"}],"data":[35.833333,1,0,0,0],"debug":[[{"filename":"a.cl","line":501}]],"name":"a.cl:501","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[101,0,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[5.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[190,1.833333,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"a.cl:502","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[3,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"2-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[102,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"a.cl:505","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":589}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":589}]],"name":"a.cl:589","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":634}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":634}]],"name":"a.cl:634","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[1278,160,0,0,0],"debug":[[{"filename":"a.cl","line":479}]],"name":"32-bit Select","type":"resource"}],"data":[1278,160,0,0,0],"debug":[[{"filename":"a.cl","line":479}]],"name":"a.cl:479","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[144,0,0,0,0],"debug":[[{"filename":"a.cl","line":481}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":481}]],"name":"9-bit Select","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":481}]],"name":"a.cl:481","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"a.cl","line":482}]],"name":"1-bit Xor","type":"resource"},{"count":56,"data":[126,0,0,0,0],"debug":[[{"filename":"a.cl","line":482}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":482}]],"name":"9-bit Select","type":"resource"}],"data":[140.25,0.25,0,0,0],"debug":[[{"filename":"a.cl","line":482}]],"name":"a.cl:482","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":507}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":507}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":507}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":507}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":507}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":507}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[115,0,0,0,0],"debug":[[{"filename":"a.cl","line":507}]],"name":"a.cl:507","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[88,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"a.cl:509","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[304.333,144,0,0,0],"debug":[[{"filename":"a.cl","line":537}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":537}]],"name":"Channel Read","type":"resource"}],"data":[305.333,144,0,0,0],"debug":[[{"filename":"a.cl","line":537}]],"name":"a.cl:537","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"a.cl","line":540}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":540}]],"name":"Channel Read","type":"resource"}],"data":[209,0,0,0,0],"debug":[[{"filename":"a.cl","line":540}]],"name":"a.cl:540","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[208,0,0,0,0],"debug":[[{"filename":"a.cl","line":550}]],"name":"32-bit Select","type":"resource"}],"data":[208,0,0,0,0],"debug":[[{"filename":"a.cl","line":550}]],"name":"a.cl:550","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[304.333,144,0,0,0],"debug":[[{"filename":"a.cl","line":569}]],"name":"32-bit Select","type":"resource"}],"data":[304.333,144,0,0,0],"debug":[[{"filename":"a.cl","line":569}]],"name":"a.cl:569","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":590}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":590}]],"name":"a.cl:590","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[2048,2048,0,0,0],"debug":[[{"filename":"a.cl","line":600}]],"name":"32-bit Select","type":"resource"}],"data":[2048,2048,0,0,0],"debug":[[{"filename":"a.cl","line":600}]],"name":"a.cl:600","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[0,0,0,512,0],"debug":[[{"filename":"a.cl","line":611}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,512,0],"debug":[[{"filename":"a.cl","line":611}]],"name":"a.cl:611","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[0,0,0,512,0],"debug":[[{"filename":"a.cl","line":612}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,512,0],"debug":[[{"filename":"a.cl","line":612}]],"name":"a.cl:612","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[144,0,0,0,0],"debug":[[{"filename":"a.cl","line":619}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":619}]],"name":"9-bit Select","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":619}]],"name":"a.cl:619","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":630}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":630}]],"name":"a.cl:630","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":635}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":635}]],"name":"a.cl:635","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1664,0,0,0,0],"debug":[[{"filename":"a.cl","line":636}]],"name":"32-bit Select","type":"resource"}],"data":[1664,0,0,0,0],"debug":[[{"filename":"a.cl","line":636}]],"name":"a.cl:636","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":648}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":648}]],"name":"32-bit Or","type":"resource"}],"data":[43,0,0,0,0],"debug":[[{"filename":"a.cl","line":648}]],"name":"a.cl:648","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.666667,0,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"1-bit And","type":"resource"}],"data":[0.666667,0,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"a.cl:652","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":654}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":654}]],"name":"a.cl:654","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"a.cl:657","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":658}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":658}]],"name":"a.cl:658","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":679}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":679}]],"name":"a.cl:679","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":680}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":680}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":680}]],"name":"a.cl:680","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":684}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":684}]],"name":"a.cl:684","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"a.cl","line":706}]],"name":"1-bit Xor","type":"resource"},{"count":56,"data":[126,0,0,0,0],"debug":[[{"filename":"a.cl","line":706}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"a.cl","line":706}]],"name":"9-bit Select","type":"resource"}],"data":[140.25,0.25,0,0,0],"debug":[[{"filename":"a.cl","line":706}]],"name":"a.cl:706","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[10.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"32-bit Select","type":"resource"}],"data":[42.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"a.cl:712","replace_name":"true","type":"resource"}],"compute_units":1,"data":[29935.995973,64276.009996,148,1024,605],"debug":[[{"filename":"a.cl","line":478}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":505}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[29936,64276,148,1024,605],"total_percent":[8.28021,4.91994,3.76147,5.45522,67.4572],"type":"function"},{"children":[{"data":[189,266,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:728)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:731)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:734)","type":"resource"},{"children":[{"count":3,"data":[51,233,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":5,"data":[43.3333,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Select","type":"resource"},{"count":3,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"5-bit Select","type":"resource"}],"data":[100.99996,233,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":731}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":731}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":731}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":731}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":731}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":731}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":731}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":731}]],"name":"a.cl:731","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"a.cl:734","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":728}]],"name":"33-bit Select","type":"resource"},{"count":5,"data":[43.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":728}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":728}]],"name":"4-bit Select","type":"resource"},{"count":3,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":728}]],"name":"5-bit Select","type":"resource"}],"data":[101.99996,0,0,0,0],"debug":[[{"filename":"a.cl","line":728}]],"name":"a.cl:728","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[43.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"a.cl:737","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":739}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":739}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":739}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":739}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":739}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":739}]],"name":"a.cl:739","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":741}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":741}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":741}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":741}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"a.cl","line":741}]],"name":"a.cl:741","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"a.cl:743","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":746}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":746}]],"name":"a.cl:746","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":748}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[43.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":748}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":748}]],"name":"4-bit Select","type":"resource"},{"count":3,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":748}]],"name":"5-bit Select","type":"resource"}],"data":[80,0,0,0,0],"debug":[[{"filename":"a.cl","line":748}]],"name":"a.cl:748","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2702.99992,5528,0,0,53],"debug":[[{"filename":"a.cl","line":728}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2703,5528,0,0,53],"total_percent":[0.726691,0.440426,0.323502,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[74175.995825,178788.009988,709,1027,1610],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[208676,351240,1106,1027,1610],"total_percent":[46.3483,28.1924,20.5548,40.7667,67.6548],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_AFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_AFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_AFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":159}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":260}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":25, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":150}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"26"}]}, {"type":"inst", "id":26, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":27, "name":"Local Memory", "children":[{"type":"memsys", "id":28, "name":"_AFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":139}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":53, "name":"kernel_BFeeder", "children":[{"type":"bb", "id":54, "name":"kernel_BFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":55, "name":"kernel_BFeeder.B1", "children":[{"type":"inst", "id":56, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":363}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":58, "name":"Store", "debug":[[{"filename":"a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":59, "name":"Load", "debug":[[{"filename":"a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"Store", "debug":[[{"filename":"a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":61, "name":"Load", "debug":[[{"filename":"a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Store", "debug":[[{"filename":"a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":63, "name":"Load", "debug":[[{"filename":"a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Store", "debug":[[{"filename":"a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":65, "name":"Load", "debug":[[{"filename":"a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":66, "name":"Store", "debug":[[{"filename":"a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":67, "name":"Load", "debug":[[{"filename":"a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":68, "name":"Store", "debug":[[{"filename":"a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":69, "name":"Load", "debug":[[{"filename":"a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":70, "name":"Store", "debug":[[{"filename":"a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Load", "debug":[[{"filename":"a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":72, "name":"Store", "debug":[[{"filename":"a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"Load", "debug":[[{"filename":"a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":74, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":463}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":76, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":354}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"77"}]}, {"type":"inst", "id":77, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":78, "name":"Local Memory", "children":[{"type":"memsys", "id":79, "name":"_BFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":343}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":104, "name":"kernel_Out", "children":[{"type":"bb", "id":105, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":106, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":107, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"108"}]}, {"type":"bb", "id":108, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":109, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"111"}]}, {"type":"bb", "id":110, "name":"kernel_Out.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"113"}]}, {"type":"bb", "id":111, "name":"kernel_Out.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":112, "name":"kernel_Out.B7", "children":[{"type":"inst", "id":114, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":537}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":115, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":540}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":116, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":684}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"73", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":118, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":505}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"119"}]}, {"type":"inst", "id":119, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"73", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"73", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":113, "name":"kernel_Out.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":120, "name":"kernel_ALoader", "children":[{"type":"bb", "id":121, "name":"kernel_ALoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":122, "name":"kernel_ALoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":123, "name":"kernel_ALoader.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"124"}]}, {"type":"bb", "id":124, "name":"kernel_ALoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":125, "name":"kernel_ALoader.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"127"}]}, {"type":"bb", "id":126, "name":"kernel_ALoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"129"}]}, {"type":"bb", "id":127, "name":"kernel_ALoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":128, "name":"kernel_ALoader.B7", "children":[{"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"a.cl", "line":107}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":131, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":117}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":132, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"133"}]}, {"type":"inst", "id":133, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":129, "name":"kernel_ALoader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":135, "name":"kernel_BLoader", "children":[{"type":"bb", "id":136, "name":"kernel_BLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":137, "name":"kernel_BLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":138, "name":"kernel_BLoader.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"139"}]}, {"type":"bb", "id":139, "name":"kernel_BLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":140, "name":"kernel_BLoader.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"142"}]}, {"type":"bb", "id":141, "name":"kernel_BLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"144"}]}, {"type":"bb", "id":142, "name":"kernel_BLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":143, "name":"kernel_BLoader.B7", "children":[{"type":"inst", "id":145, "name":"Load", "debug":[[{"filename":"a.cl", "line":311}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":146, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":321}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":147, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":289}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"148"}]}, {"type":"inst", "id":148, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":144, "name":"kernel_BLoader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":149, "name":"kernel_unloader", "children":[{"type":"bb", "id":150, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":151, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":152, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"154"}]}, {"type":"bb", "id":153, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"156"}]}, {"type":"bb", "id":154, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":155, "name":"kernel_unloader.B5", "children":[{"type":"inst", "id":157, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":743}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":158, "name":"Store", "debug":[[{"filename":"a.cl", "line":746}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":159, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":737}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"160"}]}, {"type":"inst", "id":160, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":156, "name":"kernel_unloader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":161, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":162, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":134, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":24, "name":"_AFeeder_channel", "debug":[[{"filename":"a.cl", "line":131}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_ALoader_channel", "debug":[[{"filename":"a.cl", "line":131}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":75, "name":"_BFeeder_channel", "debug":[[{"filename":"a.cl", "line":335}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":57, "name":"_BLoader_channel", "debug":[[{"filename":"a.cl", "line":335}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":117, "name":"_Out_channel", "debug":[[{"filename":"a.cl", "line":473}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":23, "to":24}, {"from":28, "to":8}, {"from":28, "to":10}, {"from":28, "to":12}, {"from":28, "to":14}, {"from":28, "to":16}, {"from":28, "to":18}, {"from":28, "to":20}, {"from":28, "to":22}, {"from":7, "to":28}, {"from":9, "to":28}, {"from":11, "to":28}, {"from":13, "to":28}, {"from":15, "to":28}, {"from":17, "to":28}, {"from":19, "to":28}, {"from":21, "to":28}, {"from":26, "to":25}, {"from":3, "to":25}, {"from":5, "to":26}, {"from":7, "to":26}, {"from":8, "to":26}, {"from":9, "to":26}, {"from":10, "to":26}, {"from":11, "to":26}, {"from":12, "to":26}, {"from":13, "to":26}, {"from":14, "to":26}, {"from":15, "to":26}, {"from":16, "to":26}, {"from":17, "to":26}, {"from":18, "to":26}, {"from":19, "to":26}, {"from":20, "to":26}, {"from":21, "to":26}, {"from":22, "to":26}, {"from":23, "to":26}, {"from":25, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":5, "to":9}, {"from":5, "to":10}, {"from":5, "to":11}, {"from":5, "to":12}, {"from":5, "to":13}, {"from":5, "to":14}, {"from":5, "to":15}, {"from":5, "to":16}, {"from":5, "to":17}, {"from":5, "to":18}, {"from":5, "to":19}, {"from":5, "to":20}, {"from":5, "to":21}, {"from":5, "to":22}, {"from":7, "to":23}, {"from":8, "to":23}, {"from":9, "to":23}, {"from":10, "to":23}, {"from":11, "to":23}, {"from":12, "to":23}, {"from":13, "to":23}, {"from":14, "to":23}, {"from":15, "to":23}, {"from":16, "to":23}, {"from":17, "to":23}, {"from":18, "to":23}, {"from":19, "to":23}, {"from":20, "to":23}, {"from":21, "to":23}, {"from":22, "to":23}, {"from":57, "to":56}, {"from":74, "to":75}, {"from":79, "to":59}, {"from":79, "to":61}, {"from":79, "to":63}, {"from":79, "to":65}, {"from":79, "to":67}, {"from":79, "to":69}, {"from":79, "to":71}, {"from":79, "to":73}, {"from":58, "to":79}, {"from":60, "to":79}, {"from":62, "to":79}, {"from":64, "to":79}, {"from":66, "to":79}, {"from":68, "to":79}, {"from":70, "to":79}, {"from":72, "to":79}, {"from":77, "to":76}, {"from":54, "to":76}, {"from":56, "to":77}, {"from":58, "to":77}, {"from":59, "to":77}, {"from":60, "to":77}, {"from":61, "to":77}, {"from":62, "to":77}, {"from":63, "to":77}, {"from":64, "to":77}, {"from":65, "to":77}, {"from":66, "to":77}, {"from":67, "to":77}, {"from":68, "to":77}, {"from":69, "to":77}, {"from":70, "to":77}, {"from":71, "to":77}, {"from":72, "to":77}, {"from":73, "to":77}, {"from":74, "to":77}, {"from":76, "to":56}, {"from":56, "to":58}, {"from":56, "to":59}, {"from":56, "to":60}, {"from":56, "to":61}, {"from":56, "to":62}, {"from":56, "to":63}, {"from":56, "to":64}, {"from":56, "to":65}, {"from":56, "to":66}, {"from":56, "to":67}, {"from":56, "to":68}, {"from":56, "to":69}, {"from":56, "to":70}, {"from":56, "to":71}, {"from":56, "to":72}, {"from":56, "to":73}, {"from":58, "to":74}, {"from":59, "to":74}, {"from":60, "to":74}, {"from":61, "to":74}, {"from":62, "to":74}, {"from":63, "to":74}, {"from":64, "to":74}, {"from":65, "to":74}, {"from":66, "to":74}, {"from":67, "to":74}, {"from":68, "to":74}, {"from":69, "to":74}, {"from":70, "to":74}, {"from":71, "to":74}, {"from":72, "to":74}, {"from":73, "to":74}, {"from":75, "to":114}, {"from":24, "to":115}, {"from":116, "to":117}, {"from":108, "to":106}, {"from":108, "to":107}, {"from":105, "to":107}, {"from":111, "to":108}, {"from":111, "to":109}, {"from":107, "to":109}, {"from":113, "to":110}, {"from":109, "to":110}, {"from":113, "to":111}, {"from":119, "to":118}, {"from":110, "to":118}, {"from":116, "to":119}, {"from":114, "to":119}, {"from":115, "to":119}, {"from":119, "to":113}, {"from":118, "to":114}, {"from":118, "to":115}, {"from":114, "to":116}, {"from":115, "to":116}, {"from":131, "to":6}, {"from":124, "to":122}, {"from":124, "to":123}, {"from":121, "to":123}, {"from":127, "to":124}, {"from":127, "to":125}, {"from":123, "to":125}, {"from":129, "to":126}, {"from":125, "to":126}, {"from":129, "to":127}, {"from":133, "to":132}, {"from":126, "to":132}, {"from":130, "to":133}, {"from":131, "to":133}, {"from":133, "to":129}, {"from":132, "to":130}, {"from":130, "to":131}, {"from":134, "to":130}, {"from":146, "to":57}, {"from":139, "to":137}, {"from":139, "to":138}, {"from":136, "to":138}, {"from":142, "to":139}, {"from":142, "to":140}, {"from":138, "to":140}, {"from":144, "to":141}, {"from":140, "to":141}, {"from":144, "to":142}, {"from":148, "to":147}, {"from":141, "to":147}, {"from":145, "to":148}, {"from":146, "to":148}, {"from":148, "to":144}, {"from":147, "to":145}, {"from":145, "to":146}, {"from":134, "to":145}, {"from":117, "to":157}, {"from":154, "to":151}, {"from":154, "to":152}, {"from":150, "to":152}, {"from":156, "to":153}, {"from":152, "to":153}, {"from":156, "to":154}, {"from":160, "to":159}, {"from":153, "to":159}, {"from":157, "to":160}, {"from":158, "to":160}, {"from":160, "to":156}, {"from":159, "to":157}, {"from":157, "to":158}, {"from":158, "to":134}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_AFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":131}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_AFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":150}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"159"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"260"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":163}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_BFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":335}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":354}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"363"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"463"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":367}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":473}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":495}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":498}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":502}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":505}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"537"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"540"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"684"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":507}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":509}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":512}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":515}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":520}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":545}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":548}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":606}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":627}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":665}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":670}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":687}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":690}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":693}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}]}]}]}, {"name":"Kernel: kernel_ALoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":67}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_ALoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":78}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"107"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"117"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":87}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":89}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_BLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":271}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":279}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":282}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":286}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":289}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"311"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"321"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":291}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":293}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":723}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":731}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":734}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":737}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"743"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"746"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":739}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":741}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_AFeeder.B0":{"name":"kernel_AFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_AFeeder.B1":{"name":"kernel_AFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"150"}]}]}}, "kernel_BFeeder.B0":{"name":"kernel_BFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BFeeder.B1":{"name":"kernel_BFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"354"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"495"}]}]}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"498"}]}]}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"502"}]}]}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_Out.B7":{"name":"kernel_Out.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":73, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"505"}]}]}}, "kernel_Out.B8":{"name":"kernel_Out.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_ALoader.B0":{"name":"kernel_ALoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader.B1":{"name":"kernel_ALoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader.B2":{"name":"kernel_ALoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"75"}]}]}}, "kernel_ALoader.B3":{"name":"kernel_ALoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_ALoader.B4":{"name":"kernel_ALoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"78"}]}]}}, "kernel_ALoader.B5":{"name":"kernel_ALoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"82"}]}]}}, "kernel_ALoader.B6":{"name":"kernel_ALoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader.B7":{"name":"kernel_ALoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"85"}]}]}}, "kernel_ALoader.B8":{"name":"kernel_ALoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_BLoader.B0":{"name":"kernel_BLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader.B1":{"name":"kernel_BLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader.B2":{"name":"kernel_BLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"279"}]}]}}, "kernel_BLoader.B3":{"name":"kernel_BLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_BLoader.B4":{"name":"kernel_BLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"282"}]}]}}, "kernel_BLoader.B5":{"name":"kernel_BLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"286"}]}]}}, "kernel_BLoader.B6":{"name":"kernel_BLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_BLoader.B7":{"name":"kernel_BLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"289"}]}]}}, "kernel_BLoader.B8":{"name":"kernel_BLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"731"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"734"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"737"}]}]}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_AFeeder":{"debug":[{"filename":"a.cl", "line":131}], "loop_hierachy":{"kernel_AFeeder__no_loop":["kernel_AFeeder.B0"], "kernel_AFeeder.B1":["kernel_AFeeder.B1"]}}, "kernel_BFeeder":{"debug":[{"filename":"a.cl", "line":335}], "loop_hierachy":{"kernel_BFeeder__no_loop":["kernel_BFeeder.B0"], "kernel_BFeeder.B1":["kernel_BFeeder.B1"]}}, "kernel_Out":{"debug":[{"filename":"a.cl", "line":473}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B1"], "kernel_Out.B2":["kernel_Out.B2", "kernel_Out.B4", "kernel_Out.B3"], "kernel_Out.B4":["kernel_Out.B4", "kernel_Out.B5", "kernel_Out.B6"], "kernel_Out.B5":["kernel_Out.B5", "kernel_Out.B7", "kernel_Out.B8"], "kernel_Out.B7":["kernel_Out.B7"]}}, "kernel_ALoader":{"debug":[{"filename":"a.cl", "line":67}], "loop_hierachy":{"kernel_ALoader__no_loop":["kernel_ALoader.B0", "kernel_ALoader.B1"], "kernel_ALoader.B2":["kernel_ALoader.B2", "kernel_ALoader.B4", "kernel_ALoader.B3"], "kernel_ALoader.B4":["kernel_ALoader.B4", "kernel_ALoader.B5", "kernel_ALoader.B6"], "kernel_ALoader.B5":["kernel_ALoader.B5", "kernel_ALoader.B7", "kernel_ALoader.B8"], "kernel_ALoader.B7":["kernel_ALoader.B7"]}}, "kernel_BLoader":{"debug":[{"filename":"a.cl", "line":271}], "loop_hierachy":{"kernel_BLoader__no_loop":["kernel_BLoader.B0", "kernel_BLoader.B1"], "kernel_BLoader.B2":["kernel_BLoader.B2", "kernel_BLoader.B4", "kernel_BLoader.B3"], "kernel_BLoader.B4":["kernel_BLoader.B4", "kernel_BLoader.B5", "kernel_BLoader.B6"], "kernel_BLoader.B5":["kernel_BLoader.B5", "kernel_BLoader.B7", "kernel_BLoader.B8"], "kernel_BLoader.B7":["kernel_BLoader.B7"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":723}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B5", "kernel_unloader.B6"], "kernel_unloader.B5":["kernel_unloader.B5"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":131}]]}, {"name":"kernel_ALoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"kernel_BFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":335}]]}, {"name":"kernel_BLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":271}]]}, {"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":473}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":723}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder", "data":[11421, 26027, 104, 0, 400], "debug":[[{"filename":"a.cl", "line":131}]]}, {"name":"kernel_ALoader", "data":[4267, 6981, 17, 1.5, 71], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"kernel_BFeeder", "data":[11327, 25316, 104, 0, 384], "debug":[[{"filename":"a.cl", "line":335}]]}, {"name":"kernel_BLoader", "data":[4350, 7191, 17, 1.5, 87], "debug":[[{"filename":"a.cl", "line":271}]]}, {"name":"kernel_Out", "data":[29936, 64276, 148, 1024, 605], "debug":[[{"filename":"a.cl", "line":473}]]}, {"name":"kernel_unloader", "data":[2703, 5528, 0, 0, 53], "debug":[[{"filename":"a.cl", "line":723}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[65342, 137730, 390, 1027, 1610]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 28446, 239, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[208676, 351240, 1106, 1027, 1610], "data_percent":[24.4237, 20.5548, 40.7667, 67.6548]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Sun Jun 12 23:00:33 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u146242/trmm_lab/a10/a.cl","line":139}]],"details":["/home/u146242/trmm_lab/a10/a.cl:139:58: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[238.00 ,476.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[106739.3 ,304675 ,388 ,1026 ,1494  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[65.0 ,148 ,0 ,0 ,0]  },  {"name":"kernel_AFeeder","data":[15613.9 ,36421 ,104 ,0 ,400]  },  {"name":"kernel_ALoader","data":[2237.1 ,4340 ,16 ,1 ,22]  },  {"name":"kernel_BFeeder","data":[15414.5 ,36241 ,104 ,0 ,384]  },  {"name":"kernel_BLoader","data":[2271.2 ,4348 ,16 ,1 ,26]  },  {"name":"kernel_Out","data":[68807.1 ,218710 ,148 ,1024 ,624]  },  {"name":"kernel_unloader","data":[2330.5 ,4467 ,0 ,0 ,38]  }]}}';
var fileJSON=[{"path":"/home/u146242/trmm_lab/a10/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/trmm_lab/a10/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(16))) s[16];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf;};\012} bool16;\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012channel float16 _ALoader_channel __attribute__((depth(256))) ;\012typedef struct { float16 s[8]; } _AFeeder_channel_array_t;\012channel _AFeeder_channel_array_t _AFeeder_channel __attribute__((depth(256))) ;\012channel float16 _BLoader_channel __attribute__((depth(256))) ;\012typedef struct { float16 s[8]; } _BFeeder_channel_array_t;\012channel _BFeeder_channel_array_t _BFeeder_channel __attribute__((depth(256))) ;\012channel float8 _Out_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_ALoader\012#define __address_space__ASerializer_mem_channel __global\012__kernel void kernel_ALoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__ASerializer_mem_channel const float *restrict _ASerializer_mem_channel)\012{\012 int _0 = _A_extent_1 >> 7;\012 int _1 = _0 + 1;\012 for (int _ALoader_s0_i = 0; _ALoader_s0_i < 0 + _1; _ALoader_s0_i++)\012 {\012  int _2 = _B_extent_0 >> 7;\012  for (int _ALoader_s0_j = 0; _ALoader_s0_j < 0 + _2; _ALoader_s0_j++)\012  {\012   int _3 = _A_extent_0 >> 7;\012   int _4 = _3 - _ALoader_s0_i + ((_ALoader_s0_i < _0) ? 0 : 1);\012   for (int _ALoader_s0_k = _ALoader_s0_i; _ALoader_s0_k < _ALoader_s0_i + _4; _ALoader_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _ALoader_s0_kk = 0; _ALoader_s0_kk < 0 + 8; _ALoader_s0_kk++)\012    {\012     for (int _ALoader_s0_ii = 0; _ALoader_s0_ii < 0 + 16; _ALoader_s0_ii++)\012     {\012      for (int _ALoader_s0_iii = 0; _ALoader_s0_iii < 0 + 8; _ALoader_s0_iii++)\012      {\012       bool _6 = _ALoader_s0_j == 0;\012       bool _7 = _ALoader_s0_i == _ALoader_s0_k;\012       bool _10 = _6 && _7;\012       int _11 = _A_extent_1 >> 7;\012       bool _12 = _ALoader_s0_i < _11;\012       bool _13 = _10 || _12;\012       if (_13)\012       {\012        float16 _15;\012        int _16 = _A_extent_1 >> 7;\012        bool _17 = _ALoader_s0_i < _16;\012        if (_17)\012        {\012         int _18 = _ALoader_s0_iii*16 + _ALoader_s0_ii*128 + _ALoader_s0_kk*2048;\012         int _19 = _18 + _ALoader_s0_k*16384;\012         int _20 = _19 + _ALoader_s0_i*16384*_3;\012         float16 _30 = vload16(0, (__address_space__ASerializer_mem_channel float*)_ASerializer_mem_channel + _20);\012         _15 = _30;\012        } // if _17\012        else\012        {\012         float _31 = float_from_bits(0 /* 0 */);\012         float16 _32 = _31;\012         _15 = _32;\012        } // if _17 else\012        float16 _33 = _15;\012        write_channel_intel(_ALoader_channel, _33);\012        (void)_33;\012       } // if _13\012      } // for _ALoader_s0_iii\012     } // for _ALoader_s0_ii\012    } // for _ALoader_s0_kk\012   } // for _ALoader_s0_k\012  } // for _ALoader_s0_j\012 } // for _ALoader_s0_i\012} // kernel kernel_ALoader\012#undef __address_space__ASerializer_mem_channel\012// Address spaces for kernel_AFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_AFeeder(\012)\012{\012 _AFeeder_channel_array_t _AFeeder_channel_array;\012 float16 _AFeeder_value_shreg;\012 uint _AFeeder_time_stamp_shreg;\012 float16 _AFeeder_in_v_temp;\012 uint _AFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _AFeeder_DB_0_ibuffer[2][8][16][8];\012 #pragma unroll\012 for (int _AFeeder_s0_jjj_init = 0; _AFeeder_s0_jjj_init < 0 + 8; _AFeeder_s0_jjj_init++)\012 {\012  bool _36 = _AFeeder_s0_jjj_init == 0;\012  if (_36)\012  {\012   uint _37 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   _AFeeder_cycle_temp = _37;\012  } // if _36\012 } // for _AFeeder_s0_jjj_init\012 while(1)\012 {\012  uint _38 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012  uint _39 = _AFeeder_cycle_temp;\012  uint _40 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012  uint _41 = _39 & _40;\012  bool _42 = _38 <= _41;\012  if (_42)\012  {\012   float16 __43 = read_channel_intel(_ALoader_channel);\012   _AFeeder_in_v_temp = __43;\012  } // if _42\012  #pragma unroll\012  for (int _AFeeder_s0_buf = 0; _AFeeder_s0_buf < 0 + 8; _AFeeder_s0_buf++)\012  {\012   bool _44 = _AFeeder_s0_buf == 0;\012   if (_44)\012   {\012    float16 _45 = _AFeeder_in_v_temp;\012    _AFeeder_value_shreg = _45;\012    (void)_45;\012    uint _46 = _AFeeder_cycle_temp;\012    _AFeeder_time_stamp_shreg = _46;\012    (void)_46;\012   } // if _44\012   else\012   {\012    float16 _48 = _AFeeder_value_shreg;\012    _AFeeder_value_shreg = _48;\012    (void)_48;\012    uint _50 = _AFeeder_time_stamp_shreg;\012    _AFeeder_time_stamp_shreg = _50;\012    (void)_50;\012   } // if _44 else\012   float16 _52 = _AFeeder_value_shreg;\012   float16 _53 = __fpga_reg(__fpga_reg(_52));\012   _AFeeder_value_shreg = _53;\012   (void)_53;\012   uint _55 = _AFeeder_time_stamp_shreg;\012   uint _56 = __fpga_reg(__fpga_reg(_55));\012   _AFeeder_time_stamp_shreg = _56;\012   (void)_56;\012   uint _57 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   uint _59 = _AFeeder_time_stamp_shreg;\012   uint _60 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012   uint _61 = _59 & _60;\012   bool _62 = _57 <= _61;\012   if (_62)\012   {\012    uint _64 = _AFeeder_time_stamp_shreg;\012    uint _65 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _66 = _64 & _65;\012    uint _67 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012    uint _68 = _66 - _67;\012    uint _69 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _70 = _68 & _69;\012    int _71 = (int)(_70);\012    bool _72 = _AFeeder_s0_buf == _71;\012    if (_72)\012    {\012     float16 _74 = _AFeeder_value_shreg;\012     uint _76 = _AFeeder_time_stamp_shreg;\012     uint _77 = (uint)(ADD_UINT64_T_SUFFIX(11));\012     uint _78 = _76 >> _77;\012     uint _79 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _80 = _78 & _79;\012     bool _81 = (bool)(_80);\012     uint _83 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012     uint _84 = _76 & _83;\012     uint _85 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012     uint _86 = _84 - _85;\012     int _87 = (int)(_86);\012     int _88 = _87 >> 7;\012     int _90 = _87 >> 3;\012     int _91 = _90 & 15;\012     _AFeeder_DB_0_ibuffer[_81][_88][_91][_AFeeder_s0_buf] = _74;\012    } // if _72\012   } // if _62\012   uint _92 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _94 = _AFeeder_time_stamp_shreg;\012   uint _95 = (uint)(ADD_UINT64_T_SUFFIX(11));\012   uint _96 = _94 >> _95;\012   bool _97 = _92 < _96;\012   if (_97)\012   {\012    uint _99 = _AFeeder_time_stamp_shreg;\012    uint _100 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _101 = _99 & _100;\012    int _102 = (int)(_101);\012    uint _103 = (uint)(ADD_UINT64_T_SUFFIX(11));\012    uint _104 = _99 >> _103;\012    uint _105 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _106 = _104 & _105;\012    bool _107 = (bool)(_106);\012    bool _108 = !(_107);\012    int _109 = _102 >> 8;\012    int _110 = _102 >> 4;\012    int _111 = _110 & 15;\012    float16 _112 = _AFeeder_DB_0_ibuffer[_108][_109][_111][_AFeeder_s0_buf];\012    _AFeeder_channel_array.s[_AFeeder_s0_buf] = _112;\012    (void)_AFeeder_s0_buf;\012   } // if _97\012  } // for _AFeeder_s0_buf\012  uint _113 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _115 = _AFeeder_time_stamp_shreg;\012  uint _116 = (uint)(ADD_UINT64_T_SUFFIX(11));\012  uint _117 = _115 >> _116;\012  bool _118 = _113 < _117;\012  if (_118)\012  {\012   write_channel_intel(_AFeeder_channel, _AFeeder_channel_array);\012   (void)_AFeeder_channel_array;\012  } // if _118\012  uint _119 = _AFeeder_cycle_temp;\012  uint _120 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _121 = _119 + _120;\012  _AFeeder_cycle_temp = _121;\012 } // while _AFeeder_s0_outermost_loop_infinite\012} // kernel kernel_AFeeder\012// Address spaces for kernel_BLoader\012#define __address_space__BSerializer_mem_channel __global\012__kernel void kernel_BLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__BSerializer_mem_channel const float *restrict _BSerializer_mem_channel)\012{\012 int _122 = _A_extent_1 >> 7;\012 int _123 = _122 + 1;\012 for (int _BLoader_s0_i = 0; _BLoader_s0_i < 0 + _123; _BLoader_s0_i++)\012 {\012  int _124 = _B_extent_0 >> 7;\012  for (int _BLoader_s0_j = 0; _BLoader_s0_j < 0 + _124; _BLoader_s0_j++)\012  {\012   int _125 = _A_extent_0 >> 7;\012   int _126 = _125 - _BLoader_s0_i + ((_BLoader_s0_i < _122) ? 0 : 1);\012   for (int _BLoader_s0_k = _BLoader_s0_i; _BLoader_s0_k < _BLoader_s0_i + _126; _BLoader_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _BLoader_s0_kk = 0; _BLoader_s0_kk < 0 + 8; _BLoader_s0_kk++)\012    {\012     for (int _BLoader_s0_jj = 0; _BLoader_s0_jj < 0 + 16; _BLoader_s0_jj++)\012     {\012      for (int _BLoader_s0_jjj = 0; _BLoader_s0_jjj < 0 + 8; _BLoader_s0_jjj++)\012      {\012       bool _128 = _BLoader_s0_j == 0;\012       bool _129 = _BLoader_s0_i == _BLoader_s0_k;\012       bool _132 = _128 && _129;\012       int _133 = _A_extent_1 >> 7; \012       bool _134 = _BLoader_s0_i < _133;\012       bool _135 = _132 || _134;\012       if (_135)\012       {\012        float16 _136;\012        int _137 = _A_extent_1 >> 7;\012        bool _138 = _BLoader_s0_i < _137;\012        if (_138)\012        {\012         int _18 = _BLoader_s0_jjj*16 + _BLoader_s0_jj*128 + _BLoader_s0_kk*2048;\012         int _19 = _18 + _BLoader_s0_k*16384;\012         int _20 = _19 + _BLoader_s0_j*16384*_125;\012         float16 _147 = vload16(0, (__address_space__BSerializer_mem_channel float*)_BSerializer_mem_channel + _20);\012         _136 = _147;\012        } // if _138\012        else\012        {\012         float _148 = float_from_bits(0 /* 0 */);\012         float16 _149 = _148;\012         _136 = _149;\012        } // if _138 else\012        float16 _150 = _136;\012        write_channel_intel(_BLoader_channel, _150);\012        (void)_150;\012       } // if _135\012      } // for _BLoader_s0_jjj\012     } // for _BLoader_s0_jj\012    } // for _BLoader_s0_kk\012   } // for _BLoader_s0_k\012  } // for _BLoader_s0_j\012 } // for _BLoader_s0_i\012} // kernel kernel_BLoader\012#undef __address_space__BSerializer_mem_channel\012// Address spaces for kernel_BFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_BFeeder(\012)\012{\012 _BFeeder_channel_array_t _BFeeder_channel_array;\012 float16 _BFeeder_value_shreg;\012 uint _BFeeder_time_stamp_shreg;\012 float16 _BFeeder_in_v_temp;\012 uint _BFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _BFeeder_DB_0_ibuffer[2][8][16][8];\012 #pragma unroll\012 for (int _BFeeder_s0_iii_init = 0; _BFeeder_s0_iii_init < 0 + 8; _BFeeder_s0_iii_init++)\012 {\012  bool _153 = _BFeeder_s0_iii_init == 0;\012  if (_153)\012  {\012   uint _154 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   _BFeeder_cycle_temp = _154;\012  } // if _153\012 } // for _BFeeder_s0_iii_init\012 while(1)\012 {\012  uint _155 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012  uint _156 = _BFeeder_cycle_temp;\012  uint _157 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012  uint _158 = _156 & _157;\012  bool _159 = _155 <= _158;\012  if (_159)\012  {\012   float16 __160 = read_channel_intel(_BLoader_channel);\012   _BFeeder_in_v_temp = __160;\012  } // if _159\012  #pragma unroll\012  for (int _BFeeder_s0_buf = 0; _BFeeder_s0_buf < 0 + 8; _BFeeder_s0_buf++)\012  {\012   bool _161 = _BFeeder_s0_buf == 0;\012   if (_161)\012   {\012    float16 _162 = _BFeeder_in_v_temp;\012    _BFeeder_value_shreg = _162;\012    (void)_162;\012    uint _163 = _BFeeder_cycle_temp;\012    _BFeeder_time_stamp_shreg = _163;\012    (void)_163;\012   } // if _161\012   else\012   {\012    float16 _165 = _BFeeder_value_shreg;\012    _BFeeder_value_shreg = _165;\012    (void)_165;\012    uint _167 = _BFeeder_time_stamp_shreg;\012    _BFeeder_time_stamp_shreg = _167;\012    (void)_167;\012   } // if _161 else\012   float16 _169 = _BFeeder_value_shreg;\012   float16 _170 = __fpga_reg(__fpga_reg(_169));\012   _BFeeder_value_shreg = _170;\012   (void)_170;\012   uint _172 = _BFeeder_time_stamp_shreg;\012   uint _173 = __fpga_reg(__fpga_reg(_172));\012   _BFeeder_time_stamp_shreg = _173;\012   (void)_173;\012   uint _174 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   uint _176 = _BFeeder_time_stamp_shreg;\012   uint _177 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012   uint _178 = _176 & _177;\012   bool _179 = _174 <= _178;\012   if (_179)\012   {\012    uint _181 = _BFeeder_time_stamp_shreg;\012    uint _182 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _183 = _181 & _182;\012    uint _184 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012    uint _185 = _183 - _184;\012    uint _186 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _187 = _185 & _186;\012    int _188 = (int)(_187);\012    bool _189 = _BFeeder_s0_buf == _188;\012    if (_189)\012    {\012     float16 _191 = _BFeeder_value_shreg;\012     uint _193 = _BFeeder_time_stamp_shreg;\012     uint _194 = (uint)(ADD_UINT64_T_SUFFIX(11));\012     uint _195 = _193 >> _194;\012     uint _196 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _197 = _195 & _196;\012     bool _198 = (bool)(_197);\012     uint _200 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012     uint _201 = _193 & _200;\012     uint _202 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012     uint _203 = _201 - _202;\012     int _204 = (int)(_203);\012     int _205 = _204 >> 7;\012     int _207 = _204 >> 3;\012     int _208 = _207 & 15;\012     _BFeeder_DB_0_ibuffer[_198][_205][_208][_BFeeder_s0_buf] = _191;\012    } // if _189\012   } // if _179\012   uint _209 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _211 = _BFeeder_time_stamp_shreg;\012   uint _212 = (uint)(ADD_UINT64_T_SUFFIX(11));\012   uint _213 = _211 >> _212;\012   bool _214 = _209 < _213;\012   if (_214)\012   {\012    uint _216 = _BFeeder_time_stamp_shreg;\012    uint _217 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _218 = _216 & _217;\012    int _219 = (int)(_218);\012    uint _220 = (uint)(ADD_UINT64_T_SUFFIX(11));\012    uint _221 = _216 >> _220;\012    uint _222 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _223 = _221 & _222;\012    bool _224 = (bool)(_223);\012    bool _225 = !(_224);\012    int _226 = _219 >> 8;\012    int _227 = _219 & 15;\012    float16 _228 = _BFeeder_DB_0_ibuffer[_225][_226][_227][_BFeeder_s0_buf];\012    _BFeeder_channel_array.s[_BFeeder_s0_buf] = _228;\012    (void)_BFeeder_s0_buf;\012   } // if _214\012  } // for _BFeeder_s0_buf\012  uint _229 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _231 = _BFeeder_time_stamp_shreg;\012  uint _232 = (uint)(ADD_UINT64_T_SUFFIX(11));\012  uint _233 = _231 >> _232;\012  bool _234 = _229 < _233;\012  if (_234)\012  {\012   write_channel_intel(_BFeeder_channel, _BFeeder_channel_array);\012   (void)_BFeeder_channel_array;\012  } // if _234\012  uint _235 = _BFeeder_cycle_temp;\012  uint _236 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _237 = _235 + _236;\012  _BFeeder_cycle_temp = _237;\012 } // while _BFeeder_s0_outermost_loop_infinite\012} // kernel kernel_BFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _BFeeder_channel_array_t _BFeeder_channel_array;\012 _AFeeder_channel_array_t _AFeeder_channel_array;\012 // produce Z\012 float _Z_shreg[256][8][8];\012 float _Z_pipe_shreg[8][1793];\012 // produce Y\012 float16 _Y_shreg[8];\012 float _Z_temp[8][8];\012 // produce X\012 float16 _X_shreg[8];\012 float _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 2048;\012 _Z_pipe_base_temp = 0;\012 int _238 = _A_extent_1 >> 7;\012 int _239 = _238 + 1;\012 for (int _X_s0_i = 0; _X_s0_i < 0 + _239; _X_s0_i++)\012 {\012  int _240 = _B_extent_0 >> 7;\012  for (int _X_s0_j = 0; _X_s0_j < 0 + _240; _X_s0_j++)\012  {\012   int _241 = _A_extent_0 >> 7;\012   int _242 = _241 - _X_s0_i + ((_X_s0_i < _238) ? 0 : 1);\012   for (int _X_s0_k = _X_s0_i; _X_s0_k < _X_s0_i + _242; _X_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _X_s0_kk = 0; _X_s0_kk < 0 + 8; _X_s0_kk++)\012    {\012     for (int _X_s0_ii = 0; _X_s0_ii < 0 + 16; _X_s0_ii++)\012     {\012      for (int _X_s0_jj = 0; _X_s0_jj < 0 + 16; _X_s0_jj++)\012      {\012       #pragma unroll\012       for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 8; _dummy__1_s0_iii++)\012       {\012        #pragma unroll\012        for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 8; _dummy_s0_jjj++)\012        {\012         float _244 = _Z_shreg[255][_dummy_s0_jjj][_dummy__1_s0_iii];\012         _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _244;\012         #pragma unroll\012         for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 255; _dummy__2_s0_l1++)\012         {\012          int _245 = 255 - _dummy__2_s0_l1;\012          int _246 = 254 - _dummy__2_s0_l1;\012          float _248 = _Z_shreg[_246][_dummy_s0_jjj][_dummy__1_s0_iii];\012          _Z_shreg[_245][_dummy_s0_jjj][_dummy__1_s0_iii] = _248;\012          (void)_248;\012         } // for _dummy__2_s0_l1\012         float _249 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012         _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _249;\012         (void)_249;\012        } // for _dummy_s0_jjj\012       } // for _dummy__1_s0_iii\012       int _250 = _A_extent_1 >> 7;\012       bool _251 = _X_s0_i < _250;\012       if (_251)\012       {\012        _BFeeder_channel_array_t __252 = read_channel_intel(_BFeeder_channel);\012        _BFeeder_channel_array = __252;\012        (void)__252;\012        _AFeeder_channel_array_t __253 = read_channel_intel(_AFeeder_channel);\012        _AFeeder_channel_array = __253;\012        (void)__253;\012       } // if _251\012       #pragma unroll\012       for (int _X_s0_iii = 0; _X_s0_iii < 0 + 8; _X_s0_iii++)\012       {\012        #pragma unroll\012        for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 8; _X_s0_jjj++)\012        {\012         float16 _254;\012         bool _255 = _X_s0_jjj == 0;\012         if (_255)\012         {\012          float16 __256 = _AFeeder_channel_array.s[_X_s0_iii];\012          _254 = __256;\012         } // if _255\012         else\012         {\012          float16 _258 = _X_shreg[_X_s0_iii];\012          _254 = _258;\012         } // if _255 else\012         float16 _259 = _254;\012         _X_shreg[_X_s0_iii] = _259;\012         (void)_259;\012         float16 _261 = _X_shreg[_X_s0_iii];\012         float16 _262 = __fpga_reg(__fpga_reg(_261));\012         _X_shreg[_X_s0_iii] = _262;\012         (void)_262;\012         float16 _263;\012         bool _264 = _X_s0_iii == 0;\012         if (_264)\012         {\012          float16 __265 = _BFeeder_channel_array.s[_X_s0_jjj];\012          _263 = __265;\012         } // if _264\012         else\012         {\012          float16 _267 = _Y_shreg[_X_s0_jjj];\012          _263 = _267;\012         } // if _264 else\012         float16 _268 = _263;\012         _Y_shreg[_X_s0_jjj] = _268;\012         (void)_268;\012         float16 _270 = _Y_shreg[_X_s0_jjj];\012         float16 _271 = __fpga_reg(__fpga_reg(_270));\012         _Y_shreg[_X_s0_jjj] = _271;\012         (void)_271;\012         float _272;\012         bool _273 = _X_s0_k == _X_s0_i;\012         bool _274 = _X_s0_kk == 0;\012         bool _275 = _273 && _274;\012         if (_275)\012         {\012          float _276 = float_from_bits(0 /* 0 */);\012          _272 = _276;\012         } // if _275\012         else\012         {\012          float _278 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012          float _279 = __fpga_reg(_278);\012          _272 = _279;\012         } // if _275 else\012         float _280 = _272;\012         _Z_shreg_temp = _280;\012         #pragma unroll\012         for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\012         {\012          float _281 = _Z_shreg_temp;\012          float _283 = _X_shreg[_X_s0_iii][_X_s0_kkk];\012          float _285 = _Y_shreg[_X_s0_jjj][_X_s0_kkk];\012          float _286 = _283 * _285;\012          float _287 = _281 + _286;\012          _Z_shreg_temp = _287;\012          int _288 = _X_s0_kkk & 3;\012          bool _289 = _288 == 3;\012          if (_289)\012          {\012           float _290 = _Z_shreg_temp;\012           float _291 = __fpga_reg(_290);\012           _Z_shreg_temp = _291;\012          } // if _289\012         } // for _X_s0_kkk\012         float _292 = _Z_shreg_temp;\012         _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _292;\012         (void)_292;\012         #pragma unroll\012         for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\012         {\012          bool _293 = _X_s0_kkk == 15;\012          bool _294 = _X_s0_kk == 7;\012          bool _295 = _293 && _294;\012          int _296 = _A_extent_0 >> 7;\012          int _297 = _296 + -1;\012          bool _298 = _X_s0_k == _297;\012          bool _299 = _295 && _298;\012          if (_299)\012          {\012           int _300 = _X_s0_iii * 256;\012           float _302 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012           _Z_pipe_shreg[_X_s0_jjj][_300] = _302;\012           (void)_302;\012          } // if _299\012         } // for _X_s0_kkk\012        } // for _X_s0_jjj\012       } // for _X_s0_iii\012       bool _303 = _X_s0_jj == 0;\012       bool _304 = _X_s0_ii == 0;\012       bool _305 = _303 && _304;\012       int _306 = _A_extent_0 >> 7;\012       int _307 = _306 + -1;\012       bool _308 = _X_s0_k == _307;\012       bool _309 = _305 && _308;\012       bool _310 = _X_s0_kk == 7;\012       bool _311 = _309 && _310;\012       int _312 = _A_extent_1 >> 7;\012       bool _313 = _X_s0_i < _312;\012       bool _314 = _311 && _313;\012       if (_314)\012       {\012        int _315 = _Z_pipe_iter_temp;\012        _Z_pipe_base_temp = _315;\012       } // if _314\012       float8 _Out_channel_temp;\012       #pragma unroll\012       for (int _Z_pipe_b__62 = 0; _Z_pipe_b__62 < 0 + 8; _Z_pipe_b__62++)\012       {\012        float _317 = _Z_pipe_shreg[_Z_pipe_b__62][0];\012        _Out_channel_temp[_Z_pipe_b__62] = _317;\012        #pragma unroll\012        for (int _Z_pipe_b__62_dummy = 0; _Z_pipe_b__62_dummy < 0 + 8; _Z_pipe_b__62_dummy++)\012        {\012         float _318 = _Out_channel_temp[_Z_pipe_b__62_dummy];\012         float _319 = __fpga_reg(__fpga_reg(_318));\012         _Out_channel_temp[_Z_pipe_b__62_dummy] = _319;\012        } // for _Z_pipe_b__62_dummy\012       } // for _Z_pipe_b__62\012       int _320 = _Z_pipe_iter_temp;\012       int _321 = _Z_pipe_base_temp;\012       int _322 = _321 + 2048;\012       bool _323 = _320 < _322;\012       if (_323)\012       {\012        float8 _324 = _Out_channel_temp;\012        write_channel_intel(_Out_channel, _324);\012       } // if _323\012       #pragma unroll\012       for (int _Z_pipe_b__63 = 0; _Z_pipe_b__63 < 0 + 8; _Z_pipe_b__63++)\012       {\012        #pragma unroll\012        for (int _Z_pipe_p__31 = 0; _Z_pipe_p__31 < 0 + 7; _Z_pipe_p__31++)\012        {\012         #pragma unroll\012         for (int _Z_pipe_l__31 = 0; _Z_pipe_l__31 < 0 + 255; _Z_pipe_l__31++)\012         {\012          int _325 = _Z_pipe_p__31 * 256;\012          int _326 = _325 + _Z_pipe_l__31;\012          int _327 = _326 + 1;\012          float _329 = _Z_pipe_shreg[_Z_pipe_b__63][_327];\012          _Z_pipe_shreg[_Z_pipe_b__63][_326] = _329;\012          (void)_329;\012         } // for _Z_pipe_l__31\012         int _330 = _Z_pipe_p__31 * 256;\012         int _331 = _330 + 255;\012         int _332 = _330 + 256;\012         float _334 = _Z_pipe_shreg[_Z_pipe_b__63][_332];\012         float _335 = __fpga_reg(__fpga_reg(_334));\012         _Z_pipe_shreg[_Z_pipe_b__63][_331] = _335;\012         (void)_335;\012        } // for _Z_pipe_p__31\012       } // for _Z_pipe_b__63\012       int _336 = _Z_pipe_iter_temp;\012       int _337 = _336 + 1;\012       _Z_pipe_iter_temp = _337;\012      } // for _X_s0_jj\012     } // for _X_s0_ii\012    } // for _X_s0_kk\012   } // for _X_s0_k\012  } // for _X_s0_j\012 } // for _X_s0_i\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _338 = _A_extent_1 >> 7;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _338; _unloader_s0_i++)\012 {\012  int _339 = _B_extent_0 >> 7;\012  for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _339; _unloader_s0_j++)\012  {\012   #pragma loop_coalesce 3\012   for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 8; _unloader_s0_iii++)\012   {\012    for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 16; _unloader_s0_ii++)\012    {\012     for (int _unloader_s0_jj = 0; _unloader_s0_jj < 0 + 16; _unloader_s0_jj++)\012     {\012      float8 __340 = read_channel_intel(_Out_channel);\012      int _341 = _addr_temp;\012      int _342 = _341 * 8;\012      vstore8(__340, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _342);\012      int _343 = _addr_temp;\012      int _344 = _343 + 1;\012      _addr_temp = _344;\012     } // for _unloader_s0_jj\012    } // for _unloader_s0_ii\012   } // for _unloader_s0_iii\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
