\hypertarget{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc5\+:\+:\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a6e91ec9ac9ff7921b8a2dde3bcb8b29f}{L\+P\+T\+MR}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a7d7472b4ef8a46343b99e8111f205aca}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 8
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a94f07775ddf13563dddefc7bbe21ec55}{P\+O\+R\+T\+Ab}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_ab241f201f88e0d698d4b098cc279f89e}{P\+O\+R\+T\+Bb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a34cec11ef6ed61ea83d96840abe541d8}{P\+O\+R\+T\+Cb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_ab9027450aa4ebf1dd3cc4458eba0069d}{P\+O\+R\+T\+Db}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_aa1b3050803269af1e224f54da99842f7}{P\+O\+R\+T\+Eb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a4c8fd2ed4ec7eb1c7d5ff56ab39d72b0}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 18
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}!L\+P\+T\+MR@{L\+P\+T\+MR}}
\index{L\+P\+T\+MR@{L\+P\+T\+MR}!\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+P\+T\+MR}{LPTMR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields\+::\+L\+P\+T\+MR}\hypertarget{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a6e91ec9ac9ff7921b8a2dde3bcb8b29f}{}\label{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a6e91ec9ac9ff7921b8a2dde3bcb8b29f}
\mbox{[}0\mbox{]} Low Power Timer Access Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}!P\+O\+R\+T\+Ab@{P\+O\+R\+T\+Ab}}
\index{P\+O\+R\+T\+Ab@{P\+O\+R\+T\+Ab}!\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+Ab}{PORTAb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields\+::\+P\+O\+R\+T\+Ab}\hypertarget{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a94f07775ddf13563dddefc7bbe21ec55}{}\label{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a94f07775ddf13563dddefc7bbe21ec55}
\mbox{[}9\mbox{]} Port A Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}!P\+O\+R\+T\+Bb@{P\+O\+R\+T\+Bb}}
\index{P\+O\+R\+T\+Bb@{P\+O\+R\+T\+Bb}!\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+Bb}{PORTBb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields\+::\+P\+O\+R\+T\+Bb}\hypertarget{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_ab241f201f88e0d698d4b098cc279f89e}{}\label{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_ab241f201f88e0d698d4b098cc279f89e}
\mbox{[}10\mbox{]} Port B Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}!P\+O\+R\+T\+Cb@{P\+O\+R\+T\+Cb}}
\index{P\+O\+R\+T\+Cb@{P\+O\+R\+T\+Cb}!\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+Cb}{PORTCb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields\+::\+P\+O\+R\+T\+Cb}\hypertarget{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a34cec11ef6ed61ea83d96840abe541d8}{}\label{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a34cec11ef6ed61ea83d96840abe541d8}
\mbox{[}11\mbox{]} Port C Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}!P\+O\+R\+T\+Db@{P\+O\+R\+T\+Db}}
\index{P\+O\+R\+T\+Db@{P\+O\+R\+T\+Db}!\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+Db}{PORTDb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields\+::\+P\+O\+R\+T\+Db}\hypertarget{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_ab9027450aa4ebf1dd3cc4458eba0069d}{}\label{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_ab9027450aa4ebf1dd3cc4458eba0069d}
\mbox{[}12\mbox{]} Port D Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}!P\+O\+R\+T\+Eb@{P\+O\+R\+T\+Eb}}
\index{P\+O\+R\+T\+Eb@{P\+O\+R\+T\+Eb}!\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+Eb}{PORTEb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields\+::\+P\+O\+R\+T\+Eb}\hypertarget{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_aa1b3050803269af1e224f54da99842f7}{}\label{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_aa1b3050803269af1e224f54da99842f7}
\mbox{[}13\mbox{]} Port E Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a7d7472b4ef8a46343b99e8111f205aca}{}\label{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a7d7472b4ef8a46343b99e8111f205aca}
\mbox{[}8\+:1\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a4c8fd2ed4ec7eb1c7d5ff56ab39d72b0}{}\label{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields_a4c8fd2ed4ec7eb1c7d5ff56ab39d72b0}
\mbox{[}31\+:14\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
