Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr  5 20:28:29 2023
| Host         : Ashley-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           74 |
| No           | No                    | Yes                    |             135 |           66 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1132 |          404 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                 Enable Signal                |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                                              | CPU/multDiv/counter/bit0/Tff/data_resultRDY            |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | CPU/DX_InstReg/flip_flop[5]/write_enable0    | CPU/multDiv/counter/bit3/Tff/resetCounter              |                1 |              2 |         2.00 |
| ~clock_IBUF_BUFG |                                              | CPU/multDiv/counter/bit3/Tff/divResetCounter           |                2 |              2 |         1.00 |
|  clock_IBUF_BUFG | segmentDisplay/SEG[5]_i_2_n_0                | segmentDisplay/SEG[5]_i_1_n_0                          |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG |                                              | CPU/multDiv/counter/bit3/Tff/dataReset                 |                3 |              6 |         2.00 |
| ~clock_IBUF_BUFG | CPU/DX_InstReg/flip_flop[2]/fetch_FD_wren    | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |                5 |             19 |         3.80 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[0]/writePortAnd_19  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[1]/writePortAnd_17  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[27]/writePortAnd_26 | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[27]/writePortAnd_2  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[2]/writePortAnd_20  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[2]/writePortAnd_23  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[27]/writePortAnd_18 | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[2]/writePortAnd_22  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[27]/writePortAnd_10 | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[2]/writePortAnd_21  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_4  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_5  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_3  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_14 | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_12 | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_1  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_15 | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_7  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_6  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_8  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_9  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_11 | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[3]/writePortAnd_28  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[3]/writePortAnd_31  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[3]/writePortAnd_27  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |                7 |             32 |         4.57 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[3]/writePortAnd_25  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[3]/writePortAnd_24  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[3]/writePortAnd_30  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[3]/writePortAnd_29  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[1]/writePortAnd_16  | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG | CPU/MW_InstReg/flip_flop[30]/writePortAnd_13 | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG |                                              | CPU/multDiv/counter/bit3/Tff/multResetCounter          |               28 |             63 |         2.25 |
|  clock_IBUF_BUFG |                                              | CPU/multDiv/counter/bit3/Tff/divResetCounter           |               32 |             63 |         1.97 |
|  clock_IBUF_BUFG |                                              |                                                        |               74 |            106 |         1.43 |
| ~clock_IBUF_BUFG | CPU/DX_InstReg/flip_flop[5]/q_reg_1          | RegisterFile/genblk2[31].set_reg/flip_flop[31]/resetIn |               67 |            119 |         1.78 |
+------------------+----------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


