/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 15 15:20:53 2014
 *                 Full Compile MD5 Checksum  a68bc62e9dd3be19fcad480c369d60fd
 *                     (minus title and desc)
 *                 MD5 Checksum               14382795d76d8497c2dd1bcf3f5d36da
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_T2_FEC_H__
#define BCHP_T2_FEC_H__

/***************************************************************************
 *T2_FEC - T2 FEC Registers
 ***************************************************************************/
#define BCHP_T2_FEC_FEC                          0x012a1000 /* [RW] FEC Control */
#define BCHP_T2_FEC_SYNC                         0x012a1004 /* [RW] FEC Sync Acquisition and Retention */
#define BCHP_T2_FEC_STATUS                       0x012a1008 /* [RO] FEC Status */
#define BCHP_T2_FEC_SA                           0x012a100c /* [RO] FEC Signature Analyzer */
#define BCHP_T2_FEC_BSFT                         0x012a1010 /* [RW] FEC BSFT Control */
#define BCHP_T2_FEC_SNR_CTL                      0x012a1014 /* [RW] FEC SNR Control */
#define BCHP_T2_FEC_SNR                          0x012a1018 /* [RO] FEC SNR */
#define BCHP_T2_FEC_SNR_B                        0x012a101c /* [RO] FEC SNR Layer B */
#define BCHP_T2_FEC_SNR_C                        0x012a1020 /* [RO] FEC SNR Layer C */
#define BCHP_T2_FEC_VIT                          0x012a1024 /* [RW] Viterbi Control */
#define BCHP_T2_FEC_VIT_OVS                      0x012a1028 /* [RW] Viterbi Status Overwrite */
#define BCHP_T2_FEC_VIT_THR0                     0x012a102c /* [RW] Viterbi Sync Error Threshold for Rate-1/2 */
#define BCHP_T2_FEC_VIT_THR1                     0x012a1030 /* [RW] Viterbi Sync Error Threshold for Rate-2/3 */
#define BCHP_T2_FEC_VIT_THR2                     0x012a1034 /* [RW] Viterbi Sync Error Threshold for Rate-3/4 */
#define BCHP_T2_FEC_VIT_THR3                     0x012a1038 /* [RW] Viterbi Sync Error Threshold for Rate-5/6 */
#define BCHP_T2_FEC_VIT_THR4                     0x012a103c /* [RW] Viterbi Sync Error Threshold for Rate-6/7 */
#define BCHP_T2_FEC_VIT_THR5                     0x012a1040 /* [RW] Viterbi Sync Error Threshold for Rate-7/8 */
#define BCHP_T2_FEC_VIT_INT                      0x012a1044 /* [RW] Viterbi Sync Integration Period */
#define BCHP_T2_FEC_VIT_CNT                      0x012a1048 /* [RO] Viterbi Sync Integration Counter */
#define BCHP_T2_FEC_VIT_RCNT                     0x012a104c /* [RO] Viterbi Re-encoder Counter */
#define BCHP_T2_FEC_VIT_RERR                     0x012a1050 /* [RO] Viterbi Re-encoder Error */
#define BCHP_T2_FEC_VIT_STATUS                   0x012a1054 /* [RO] Viterbi Status */
#define BCHP_T2_FEC_VIT_STC                      0x012a1058 /* [RO] Viterbi State Change Counter */
#define BCHP_T2_FEC_RS_CERC                      0x012a105c /* [RO] RS Corrected Bit Counter */
#define BCHP_T2_FEC_RS_NBERC                     0x012a1060 /* [RO] RS Clean Block Counter */
#define BCHP_T2_FEC_RS_CBERC                     0x012a1064 /* [RO] RS Corrected Block Counter */
#define BCHP_T2_FEC_RS_UBERC                     0x012a1068 /* [RO] RS Uncorrectable Block Counter */
#define BCHP_T2_FEC_RS_CERC_B                    0x012a106c /* [RO] RS Corrected Bit Counter - ISDB-T Layer B */
#define BCHP_T2_FEC_RS_NBERC_B                   0x012a1070 /* [RO] RS Clean Block Counter - ISDB-T Layer B */
#define BCHP_T2_FEC_RS_CBERC_B                   0x012a1074 /* [RO] RS Corrected Block Counter - ISDB-T Layer B */
#define BCHP_T2_FEC_RS_UBERC_B                   0x012a1078 /* [RO] RS Uncorrectable Block Counter - ISDB-T Layer B */
#define BCHP_T2_FEC_RS_CERC_C                    0x012a107c /* [RO] RS Corrected Bit Counter - ISDB-T Layer C */
#define BCHP_T2_FEC_RS_NBERC_C                   0x012a1080 /* [RO] RS Clean Block Counter - ISDB-T Layer C */
#define BCHP_T2_FEC_RS_CBERC_C                   0x012a1084 /* [RO] RS Corrected Block Counter - ISDB-T Layer C */
#define BCHP_T2_FEC_RS_UBERC_C                   0x012a1088 /* [RO] RS Uncorrectable Block Counter - ISDB-T Layer C */
#define BCHP_T2_FEC_RS_CERC_ITER1                0x012a108c /* [RO] RS Corrected Bit Counter - Iteration 1 */
#define BCHP_T2_FEC_RS_NBERC_ITER1               0x012a1090 /* [RO] RS Clean Block Counter - Iteration 1 */
#define BCHP_T2_FEC_RS_CBERC_ITER1               0x012a1094 /* [RO] RS Corrected Block Counter - Iteration 1 */
#define BCHP_T2_FEC_RS_UBERC_ITER1               0x012a1098 /* [RO] RS Uncorrectable Block Counter - Iteration 1 */
#define BCHP_T2_FEC_RS_SYNC_CTRL                 0x012a109c /* [RW] RS Sync Control */
#define BCHP_T2_FEC_RS_SYNC_CTRL_B               0x012a10a0 /* [RW] RS Sync Control - ISDB-T Layer B */
#define BCHP_T2_FEC_RS_SYNC_CTRL_C               0x012a10a4 /* [RW] RS Sync Control - ISDB-T Layer C */
#define BCHP_T2_FEC_RS_AC_CTRL                   0x012a10a8 /* [RW] RS Acquisition Control */
#define BCHP_T2_FEC_RS_RT_CTRL                   0x012a10ac /* [RW] RS Retention Control */
#define BCHP_T2_FEC_RS_AC_CTRL_B                 0x012a10b0 /* [RW] RS Acquisition Control - ISDB-T Layer B */
#define BCHP_T2_FEC_RS_RT_CTRL_B                 0x012a10b4 /* [RW] RS Retention Control - ISDB-T Layer B */
#define BCHP_T2_FEC_RS_AC_CTRL_C                 0x012a10b8 /* [RW] RS Acquisition Control - ISDB-T Layer C */
#define BCHP_T2_FEC_RS_RT_CTRL_C                 0x012a10bc /* [RW] RS Retention Control - ISDB-T Layer C */
#define BCHP_T2_FEC_FSIZE                        0x012a10c0 /* [RW] Frame Size */
#define BCHP_T2_FEC_NFERC                        0x012a10c4 /* [RO] Clean Frame Counter */
#define BCHP_T2_FEC_UFERC                        0x012a10c8 /* [RO] Errored Frame Counter */
#define BCHP_T2_FEC_ECO_SPARE0                   0x012a10cc /* [RW] ECO Spare 0 Register */
#define BCHP_T2_FEC_ECO_SPARE1                   0x012a10d0 /* [RW] ECO Spare 1 Register */

/***************************************************************************
 *FEC - FEC Control
 ***************************************************************************/
/* T2_FEC :: FEC :: reserved0 [31:11] */
#define BCHP_T2_FEC_FEC_reserved0_MASK                             0xfffff800
#define BCHP_T2_FEC_FEC_reserved0_SHIFT                            11

/* T2_FEC :: FEC :: ITER_MODE [10:08] */
#define BCHP_T2_FEC_FEC_ITER_MODE_MASK                             0x00000700
#define BCHP_T2_FEC_FEC_ITER_MODE_SHIFT                            8
#define BCHP_T2_FEC_FEC_ITER_MODE_DEFAULT                          0x00000000

/* T2_FEC :: FEC :: reserved1 [07:07] */
#define BCHP_T2_FEC_FEC_reserved1_MASK                             0x00000080
#define BCHP_T2_FEC_FEC_reserved1_SHIFT                            7

/* T2_FEC :: FEC :: AUTO_REACQ [06:06] */
#define BCHP_T2_FEC_FEC_AUTO_REACQ_MASK                            0x00000040
#define BCHP_T2_FEC_FEC_AUTO_REACQ_SHIFT                           6
#define BCHP_T2_FEC_FEC_AUTO_REACQ_DEFAULT                         0x00000000

/* T2_FEC :: FEC :: reserved2 [05:04] */
#define BCHP_T2_FEC_FEC_reserved2_MASK                             0x00000030
#define BCHP_T2_FEC_FEC_reserved2_SHIFT                            4

/* T2_FEC :: FEC :: FSA_EN [03:03] */
#define BCHP_T2_FEC_FEC_FSA_EN_MASK                                0x00000008
#define BCHP_T2_FEC_FEC_FSA_EN_SHIFT                               3
#define BCHP_T2_FEC_FEC_FSA_EN_DEFAULT                             0x00000000

/* T2_FEC :: FEC :: CAPERC [02:02] */
#define BCHP_T2_FEC_FEC_CAPERC_MASK                                0x00000004
#define BCHP_T2_FEC_FEC_CAPERC_SHIFT                               2
#define BCHP_T2_FEC_FEC_CAPERC_DEFAULT                             0x00000000

/* T2_FEC :: FEC :: CSI_CONV_SEL [01:01] */
#define BCHP_T2_FEC_FEC_CSI_CONV_SEL_MASK                          0x00000002
#define BCHP_T2_FEC_FEC_CSI_CONV_SEL_SHIFT                         1
#define BCHP_T2_FEC_FEC_CSI_CONV_SEL_DEFAULT                       0x00000000

/* T2_FEC :: FEC :: HP [00:00] */
#define BCHP_T2_FEC_FEC_HP_MASK                                    0x00000001
#define BCHP_T2_FEC_FEC_HP_SHIFT                                   0
#define BCHP_T2_FEC_FEC_HP_DEFAULT                                 0x00000001

/***************************************************************************
 *SYNC - FEC Sync Acquisition and Retention
 ***************************************************************************/
/* T2_FEC :: SYNC :: ACT [31:24] */
#define BCHP_T2_FEC_SYNC_ACT_MASK                                  0xff000000
#define BCHP_T2_FEC_SYNC_ACT_SHIFT                                 24
#define BCHP_T2_FEC_SYNC_ACT_DEFAULT                               0x00000007

/* T2_FEC :: SYNC :: ACB [23:16] */
#define BCHP_T2_FEC_SYNC_ACB_MASK                                  0x00ff0000
#define BCHP_T2_FEC_SYNC_ACB_SHIFT                                 16
#define BCHP_T2_FEC_SYNC_ACB_DEFAULT                               0x00000000

/* T2_FEC :: SYNC :: RTT [15:08] */
#define BCHP_T2_FEC_SYNC_RTT_MASK                                  0x0000ff00
#define BCHP_T2_FEC_SYNC_RTT_SHIFT                                 8
#define BCHP_T2_FEC_SYNC_RTT_DEFAULT                               0x0000001f

/* T2_FEC :: SYNC :: RTB [07:00] */
#define BCHP_T2_FEC_SYNC_RTB_MASK                                  0x000000ff
#define BCHP_T2_FEC_SYNC_RTB_SHIFT                                 0
#define BCHP_T2_FEC_SYNC_RTB_DEFAULT                               0x0000001e

/***************************************************************************
 *STATUS - FEC Status
 ***************************************************************************/
/* T2_FEC :: STATUS :: reserved0 [31:04] */
#define BCHP_T2_FEC_STATUS_reserved0_MASK                          0xfffffff0
#define BCHP_T2_FEC_STATUS_reserved0_SHIFT                         4

/* T2_FEC :: STATUS :: SYNC_STATE [03:00] */
#define BCHP_T2_FEC_STATUS_SYNC_STATE_MASK                         0x0000000f
#define BCHP_T2_FEC_STATUS_SYNC_STATE_SHIFT                        0
#define BCHP_T2_FEC_STATUS_SYNC_STATE_DEFAULT                      0x00000000

/***************************************************************************
 *SA - FEC Signature Analyzer
 ***************************************************************************/
/* T2_FEC :: SA :: FSA [31:00] */
#define BCHP_T2_FEC_SA_FSA_MASK                                    0xffffffff
#define BCHP_T2_FEC_SA_FSA_SHIFT                                   0
#define BCHP_T2_FEC_SA_FSA_DEFAULT                                 0x55555555

/***************************************************************************
 *BSFT - FEC BSFT Control
 ***************************************************************************/
/* T2_FEC :: BSFT :: reserved0 [31:07] */
#define BCHP_T2_FEC_BSFT_reserved0_MASK                            0xffffff80
#define BCHP_T2_FEC_BSFT_reserved0_SHIFT                           7

/* T2_FEC :: BSFT :: BSFT_AUTO_UP [06:06] */
#define BCHP_T2_FEC_BSFT_BSFT_AUTO_UP_MASK                         0x00000040
#define BCHP_T2_FEC_BSFT_BSFT_AUTO_UP_SHIFT                        6
#define BCHP_T2_FEC_BSFT_BSFT_AUTO_UP_DEFAULT                      0x00000000

/* T2_FEC :: BSFT :: BSFT_AUTO_DN [05:05] */
#define BCHP_T2_FEC_BSFT_BSFT_AUTO_DN_MASK                         0x00000020
#define BCHP_T2_FEC_BSFT_BSFT_AUTO_DN_SHIFT                        5
#define BCHP_T2_FEC_BSFT_BSFT_AUTO_DN_DEFAULT                      0x00000000

/* T2_FEC :: BSFT :: BSFT_TRUNC [04:04] */
#define BCHP_T2_FEC_BSFT_BSFT_TRUNC_MASK                           0x00000010
#define BCHP_T2_FEC_BSFT_BSFT_TRUNC_SHIFT                          4
#define BCHP_T2_FEC_BSFT_BSFT_TRUNC_DEFAULT                        0x00000000

/* T2_FEC :: BSFT :: BSFT_FORMAT_OV_EN [03:03] */
#define BCHP_T2_FEC_BSFT_BSFT_FORMAT_OV_EN_MASK                    0x00000008
#define BCHP_T2_FEC_BSFT_BSFT_FORMAT_OV_EN_SHIFT                   3
#define BCHP_T2_FEC_BSFT_BSFT_FORMAT_OV_EN_DEFAULT                 0x00000000

/* T2_FEC :: BSFT :: BSFT_FORMAT_OV [02:00] */
#define BCHP_T2_FEC_BSFT_BSFT_FORMAT_OV_MASK                       0x00000007
#define BCHP_T2_FEC_BSFT_BSFT_FORMAT_OV_SHIFT                      0
#define BCHP_T2_FEC_BSFT_BSFT_FORMAT_OV_DEFAULT                    0x00000000

/***************************************************************************
 *SNR_CTL - FEC SNR Control
 ***************************************************************************/
/* T2_FEC :: SNR_CTL :: reserved0 [31:02] */
#define BCHP_T2_FEC_SNR_CTL_reserved0_MASK                         0xfffffffc
#define BCHP_T2_FEC_SNR_CTL_reserved0_SHIFT                        2

/* T2_FEC :: SNR_CTL :: SNR_BW [01:00] */
#define BCHP_T2_FEC_SNR_CTL_SNR_BW_MASK                            0x00000003
#define BCHP_T2_FEC_SNR_CTL_SNR_BW_SHIFT                           0
#define BCHP_T2_FEC_SNR_CTL_SNR_BW_DEFAULT                         0x00000000

/***************************************************************************
 *SNR - FEC SNR
 ***************************************************************************/
/* T2_FEC :: SNR :: ERRPWR [31:00] */
#define BCHP_T2_FEC_SNR_ERRPWR_MASK                                0xffffffff
#define BCHP_T2_FEC_SNR_ERRPWR_SHIFT                               0
#define BCHP_T2_FEC_SNR_ERRPWR_DEFAULT                             0x00000000

/***************************************************************************
 *SNR_B - FEC SNR Layer B
 ***************************************************************************/
/* T2_FEC :: SNR_B :: ERRPWR [31:00] */
#define BCHP_T2_FEC_SNR_B_ERRPWR_MASK                              0xffffffff
#define BCHP_T2_FEC_SNR_B_ERRPWR_SHIFT                             0
#define BCHP_T2_FEC_SNR_B_ERRPWR_DEFAULT                           0x00000000

/***************************************************************************
 *SNR_C - FEC SNR Layer C
 ***************************************************************************/
/* T2_FEC :: SNR_C :: ERRPWR [31:00] */
#define BCHP_T2_FEC_SNR_C_ERRPWR_MASK                              0xffffffff
#define BCHP_T2_FEC_SNR_C_ERRPWR_SHIFT                             0
#define BCHP_T2_FEC_SNR_C_ERRPWR_DEFAULT                           0x00000000

/***************************************************************************
 *VIT - Viterbi Control
 ***************************************************************************/
/* T2_FEC :: VIT :: reserved0 [31:14] */
#define BCHP_T2_FEC_VIT_reserved0_MASK                             0xffffc000
#define BCHP_T2_FEC_VIT_reserved0_SHIFT                            14

/* T2_FEC :: VIT :: UBACS [13:13] */
#define BCHP_T2_FEC_VIT_UBACS_MASK                                 0x00002000
#define BCHP_T2_FEC_VIT_UBACS_SHIFT                                13
#define BCHP_T2_FEC_VIT_UBACS_DEFAULT                              0x00000000

/* T2_FEC :: VIT :: MSTATE [12:12] */
#define BCHP_T2_FEC_VIT_MSTATE_MASK                                0x00001000
#define BCHP_T2_FEC_VIT_MSTATE_SHIFT                               12
#define BCHP_T2_FEC_VIT_MSTATE_DEFAULT                             0x00000000

/* T2_FEC :: VIT :: reserved1 [11:11] */
#define BCHP_T2_FEC_VIT_reserved1_MASK                             0x00000800
#define BCHP_T2_FEC_VIT_reserved1_SHIFT                            11

/* T2_FEC :: VIT :: OVM [10:10] */
#define BCHP_T2_FEC_VIT_OVM_MASK                                   0x00000400
#define BCHP_T2_FEC_VIT_OVM_SHIFT                                  10
#define BCHP_T2_FEC_VIT_OVM_DEFAULT                                0x00000000

/* T2_FEC :: VIT :: RSA [09:09] */
#define BCHP_T2_FEC_VIT_RSA_MASK                                   0x00000200
#define BCHP_T2_FEC_VIT_RSA_SHIFT                                  9
#define BCHP_T2_FEC_VIT_RSA_DEFAULT                                0x00000001

/* T2_FEC :: VIT :: REACQ [08:08] */
#define BCHP_T2_FEC_VIT_REACQ_MASK                                 0x00000100
#define BCHP_T2_FEC_VIT_REACQ_SHIFT                                8
#define BCHP_T2_FEC_VIT_REACQ_DEFAULT                              0x00000000

/* T2_FEC :: VIT :: NORET [07:07] */
#define BCHP_T2_FEC_VIT_NORET_MASK                                 0x00000080
#define BCHP_T2_FEC_VIT_NORET_SHIFT                                7
#define BCHP_T2_FEC_VIT_NORET_DEFAULT                              0x00000000

/* T2_FEC :: VIT :: BPSK [06:06] */
#define BCHP_T2_FEC_VIT_BPSK_MASK                                  0x00000040
#define BCHP_T2_FEC_VIT_BPSK_SHIFT                                 6
#define BCHP_T2_FEC_VIT_BPSK_DEFAULT                               0x00000000

/* T2_FEC :: VIT :: SPLTMX [05:05] */
#define BCHP_T2_FEC_VIT_SPLTMX_MASK                                0x00000020
#define BCHP_T2_FEC_VIT_SPLTMX_SHIFT                               5
#define BCHP_T2_FEC_VIT_SPLTMX_DEFAULT                             0x00000000

/* T2_FEC :: VIT :: OQPSK [04:04] */
#define BCHP_T2_FEC_VIT_OQPSK_MASK                                 0x00000010
#define BCHP_T2_FEC_VIT_OQPSK_SHIFT                                4
#define BCHP_T2_FEC_VIT_OQPSK_DEFAULT                              0x00000000

/* T2_FEC :: VIT :: DCIFLG [03:03] */
#define BCHP_T2_FEC_VIT_DCIFLG_MASK                                0x00000008
#define BCHP_T2_FEC_VIT_DCIFLG_SHIFT                               3
#define BCHP_T2_FEC_VIT_DCIFLG_DEFAULT                             0x00000000

/* T2_FEC :: VIT :: SLPSYN [02:02] */
#define BCHP_T2_FEC_VIT_SLPSYN_MASK                                0x00000004
#define BCHP_T2_FEC_VIT_SLPSYN_SHIFT                               2
#define BCHP_T2_FEC_VIT_SLPSYN_DEFAULT                             0x00000001

/* T2_FEC :: VIT :: INVCTL [01:00] */
#define BCHP_T2_FEC_VIT_INVCTL_MASK                                0x00000003
#define BCHP_T2_FEC_VIT_INVCTL_SHIFT                               0
#define BCHP_T2_FEC_VIT_INVCTL_DEFAULT                             0x00000003

/***************************************************************************
 *VIT_OVS - Viterbi Status Overwrite
 ***************************************************************************/
/* T2_FEC :: VIT_OVS :: reserved0 [31:14] */
#define BCHP_T2_FEC_VIT_OVS_reserved0_MASK                         0xffffc000
#define BCHP_T2_FEC_VIT_OVS_reserved0_SHIFT                        14

/* T2_FEC :: VIT_OVS :: OV_SPINV_STATE [13:12] */
#define BCHP_T2_FEC_VIT_OVS_OV_SPINV_STATE_MASK                    0x00003000
#define BCHP_T2_FEC_VIT_OVS_OV_SPINV_STATE_SHIFT                   12
#define BCHP_T2_FEC_VIT_OVS_OV_SPINV_STATE_DEFAULT                 0x00000000

/* T2_FEC :: VIT_OVS :: OV_PUNCT_MODE [11:08] */
#define BCHP_T2_FEC_VIT_OVS_OV_PUNCT_MODE_MASK                     0x00000f00
#define BCHP_T2_FEC_VIT_OVS_OV_PUNCT_MODE_SHIFT                    8
#define BCHP_T2_FEC_VIT_OVS_OV_PUNCT_MODE_DEFAULT                  0x00000000

/* T2_FEC :: VIT_OVS :: reserved1 [07:07] */
#define BCHP_T2_FEC_VIT_OVS_reserved1_MASK                         0x00000080
#define BCHP_T2_FEC_VIT_OVS_reserved1_SHIFT                        7

/* T2_FEC :: VIT_OVS :: OV_PUNCT_DLY [06:03] */
#define BCHP_T2_FEC_VIT_OVS_OV_PUNCT_DLY_MASK                      0x00000078
#define BCHP_T2_FEC_VIT_OVS_OV_PUNCT_DLY_SHIFT                     3
#define BCHP_T2_FEC_VIT_OVS_OV_PUNCT_DLY_DEFAULT                   0x00000000

/* T2_FEC :: VIT_OVS :: OV_PHS_ROT [02:01] */
#define BCHP_T2_FEC_VIT_OVS_OV_PHS_ROT_MASK                        0x00000006
#define BCHP_T2_FEC_VIT_OVS_OV_PHS_ROT_SHIFT                       1
#define BCHP_T2_FEC_VIT_OVS_OV_PHS_ROT_DEFAULT                     0x00000000

/* T2_FEC :: VIT_OVS :: OV_BPSK_TIMING [00:00] */
#define BCHP_T2_FEC_VIT_OVS_OV_BPSK_TIMING_MASK                    0x00000001
#define BCHP_T2_FEC_VIT_OVS_OV_BPSK_TIMING_SHIFT                   0
#define BCHP_T2_FEC_VIT_OVS_OV_BPSK_TIMING_DEFAULT                 0x00000000

/***************************************************************************
 *VIT_THR0 - Viterbi Sync Error Threshold for Rate-1/2
 ***************************************************************************/
/* T2_FEC :: VIT_THR0 :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_THR0_reserved0_MASK                        0xffff0000
#define BCHP_T2_FEC_VIT_THR0_reserved0_SHIFT                       16

/* T2_FEC :: VIT_THR0 :: VTH0 [15:00] */
#define BCHP_T2_FEC_VIT_THR0_VTH0_MASK                             0x0000ffff
#define BCHP_T2_FEC_VIT_THR0_VTH0_SHIFT                            0
#define BCHP_T2_FEC_VIT_THR0_VTH0_DEFAULT                          0x00000480

/***************************************************************************
 *VIT_THR1 - Viterbi Sync Error Threshold for Rate-2/3
 ***************************************************************************/
/* T2_FEC :: VIT_THR1 :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_THR1_reserved0_MASK                        0xffff0000
#define BCHP_T2_FEC_VIT_THR1_reserved0_SHIFT                       16

/* T2_FEC :: VIT_THR1 :: VTH1 [15:00] */
#define BCHP_T2_FEC_VIT_THR1_VTH1_MASK                             0x0000ffff
#define BCHP_T2_FEC_VIT_THR1_VTH1_SHIFT                            0
#define BCHP_T2_FEC_VIT_THR1_VTH1_DEFAULT                          0x00000600

/***************************************************************************
 *VIT_THR2 - Viterbi Sync Error Threshold for Rate-3/4
 ***************************************************************************/
/* T2_FEC :: VIT_THR2 :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_THR2_reserved0_MASK                        0xffff0000
#define BCHP_T2_FEC_VIT_THR2_reserved0_SHIFT                       16

/* T2_FEC :: VIT_THR2 :: VTH2 [15:00] */
#define BCHP_T2_FEC_VIT_THR2_VTH2_MASK                             0x0000ffff
#define BCHP_T2_FEC_VIT_THR2_VTH2_SHIFT                            0
#define BCHP_T2_FEC_VIT_THR2_VTH2_DEFAULT                          0x00000780

/***************************************************************************
 *VIT_THR3 - Viterbi Sync Error Threshold for Rate-5/6
 ***************************************************************************/
/* T2_FEC :: VIT_THR3 :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_THR3_reserved0_MASK                        0xffff0000
#define BCHP_T2_FEC_VIT_THR3_reserved0_SHIFT                       16

/* T2_FEC :: VIT_THR3 :: VTH3 [15:00] */
#define BCHP_T2_FEC_VIT_THR3_VTH3_MASK                             0x0000ffff
#define BCHP_T2_FEC_VIT_THR3_VTH3_SHIFT                            0
#define BCHP_T2_FEC_VIT_THR3_VTH3_DEFAULT                          0x00000866

/***************************************************************************
 *VIT_THR4 - Viterbi Sync Error Threshold for Rate-6/7
 ***************************************************************************/
/* T2_FEC :: VIT_THR4 :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_THR4_reserved0_MASK                        0xffff0000
#define BCHP_T2_FEC_VIT_THR4_reserved0_SHIFT                       16

/* T2_FEC :: VIT_THR4 :: VTH4 [15:00] */
#define BCHP_T2_FEC_VIT_THR4_VTH4_MASK                             0x0000ffff
#define BCHP_T2_FEC_VIT_THR4_VTH4_SHIFT                            0
#define BCHP_T2_FEC_VIT_THR4_VTH4_DEFAULT                          0x00000880

/***************************************************************************
 *VIT_THR5 - Viterbi Sync Error Threshold for Rate-7/8
 ***************************************************************************/
/* T2_FEC :: VIT_THR5 :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_THR5_reserved0_MASK                        0xffff0000
#define BCHP_T2_FEC_VIT_THR5_reserved0_SHIFT                       16

/* T2_FEC :: VIT_THR5 :: VTH5 [15:00] */
#define BCHP_T2_FEC_VIT_THR5_VTH5_MASK                             0x0000ffff
#define BCHP_T2_FEC_VIT_THR5_VTH5_SHIFT                            0
#define BCHP_T2_FEC_VIT_THR5_VTH5_DEFAULT                          0x00000900

/***************************************************************************
 *VIT_INT - Viterbi Sync Integration Period
 ***************************************************************************/
/* T2_FEC :: VIT_INT :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_INT_reserved0_MASK                         0xffff0000
#define BCHP_T2_FEC_VIT_INT_reserved0_SHIFT                        16

/* T2_FEC :: VIT_INT :: VINT [15:00] */
#define BCHP_T2_FEC_VIT_INT_VINT_MASK                              0x0000ffff
#define BCHP_T2_FEC_VIT_INT_VINT_SHIFT                             0
#define BCHP_T2_FEC_VIT_INT_VINT_DEFAULT                           0x000027e7

/***************************************************************************
 *VIT_CNT - Viterbi Sync Integration Counter
 ***************************************************************************/
/* T2_FEC :: VIT_CNT :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_CNT_reserved0_MASK                         0xffff0000
#define BCHP_T2_FEC_VIT_CNT_reserved0_SHIFT                        16

/* T2_FEC :: VIT_CNT :: VCNT [15:00] */
#define BCHP_T2_FEC_VIT_CNT_VCNT_MASK                              0x0000ffff
#define BCHP_T2_FEC_VIT_CNT_VCNT_SHIFT                             0
#define BCHP_T2_FEC_VIT_CNT_VCNT_DEFAULT                           0x00000000

/***************************************************************************
 *VIT_RCNT - Viterbi Re-encoder Counter
 ***************************************************************************/
/* T2_FEC :: VIT_RCNT :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_RCNT_reserved0_MASK                        0xffff0000
#define BCHP_T2_FEC_VIT_RCNT_reserved0_SHIFT                       16

/* T2_FEC :: VIT_RCNT :: VRCV [15:00] */
#define BCHP_T2_FEC_VIT_RCNT_VRCV_MASK                             0x0000ffff
#define BCHP_T2_FEC_VIT_RCNT_VRCV_SHIFT                            0
#define BCHP_T2_FEC_VIT_RCNT_VRCV_DEFAULT                          0x00000000

/***************************************************************************
 *VIT_RERR - Viterbi Re-encoder Error
 ***************************************************************************/
/* T2_FEC :: VIT_RERR :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_RERR_reserved0_MASK                        0xffff0000
#define BCHP_T2_FEC_VIT_RERR_reserved0_SHIFT                       16

/* T2_FEC :: VIT_RERR :: VREC [15:00] */
#define BCHP_T2_FEC_VIT_RERR_VREC_MASK                             0x0000ffff
#define BCHP_T2_FEC_VIT_RERR_VREC_SHIFT                            0
#define BCHP_T2_FEC_VIT_RERR_VREC_DEFAULT                          0x00000000

/***************************************************************************
 *VIT_STATUS - Viterbi Status
 ***************************************************************************/
/* T2_FEC :: VIT_STATUS :: reserved0 [31:14] */
#define BCHP_T2_FEC_VIT_STATUS_reserved0_MASK                      0xffffc000
#define BCHP_T2_FEC_VIT_STATUS_reserved0_SHIFT                     14

/* T2_FEC :: VIT_STATUS :: SPINV_STATE [13:12] */
#define BCHP_T2_FEC_VIT_STATUS_SPINV_STATE_MASK                    0x00003000
#define BCHP_T2_FEC_VIT_STATUS_SPINV_STATE_SHIFT                   12
#define BCHP_T2_FEC_VIT_STATUS_SPINV_STATE_DEFAULT                 0x00000000

/* T2_FEC :: VIT_STATUS :: PUNCT_MODE [11:08] */
#define BCHP_T2_FEC_VIT_STATUS_PUNCT_MODE_MASK                     0x00000f00
#define BCHP_T2_FEC_VIT_STATUS_PUNCT_MODE_SHIFT                    8
#define BCHP_T2_FEC_VIT_STATUS_PUNCT_MODE_DEFAULT                  0x00000000

/* T2_FEC :: VIT_STATUS :: reserved1 [07:07] */
#define BCHP_T2_FEC_VIT_STATUS_reserved1_MASK                      0x00000080
#define BCHP_T2_FEC_VIT_STATUS_reserved1_SHIFT                     7

/* T2_FEC :: VIT_STATUS :: PUNCT_DLY [06:03] */
#define BCHP_T2_FEC_VIT_STATUS_PUNCT_DLY_MASK                      0x00000078
#define BCHP_T2_FEC_VIT_STATUS_PUNCT_DLY_SHIFT                     3
#define BCHP_T2_FEC_VIT_STATUS_PUNCT_DLY_DEFAULT                   0x00000000

/* T2_FEC :: VIT_STATUS :: PHS_ROT [02:01] */
#define BCHP_T2_FEC_VIT_STATUS_PHS_ROT_MASK                        0x00000006
#define BCHP_T2_FEC_VIT_STATUS_PHS_ROT_SHIFT                       1
#define BCHP_T2_FEC_VIT_STATUS_PHS_ROT_DEFAULT                     0x00000000

/* T2_FEC :: VIT_STATUS :: BPSK_TIMING [00:00] */
#define BCHP_T2_FEC_VIT_STATUS_BPSK_TIMING_MASK                    0x00000001
#define BCHP_T2_FEC_VIT_STATUS_BPSK_TIMING_SHIFT                   0
#define BCHP_T2_FEC_VIT_STATUS_BPSK_TIMING_DEFAULT                 0x00000000

/***************************************************************************
 *VIT_STC - Viterbi State Change Counter
 ***************************************************************************/
/* T2_FEC :: VIT_STC :: reserved0 [31:16] */
#define BCHP_T2_FEC_VIT_STC_reserved0_MASK                         0xffff0000
#define BCHP_T2_FEC_VIT_STC_reserved0_SHIFT                        16

/* T2_FEC :: VIT_STC :: VSTC [15:00] */
#define BCHP_T2_FEC_VIT_STC_VSTC_MASK                              0x0000ffff
#define BCHP_T2_FEC_VIT_STC_VSTC_SHIFT                             0
#define BCHP_T2_FEC_VIT_STC_VSTC_DEFAULT                           0x00000000

/***************************************************************************
 *RS_CERC - RS Corrected Bit Counter
 ***************************************************************************/
/* T2_FEC :: RS_CERC :: CERC [31:00] */
#define BCHP_T2_FEC_RS_CERC_CERC_MASK                              0xffffffff
#define BCHP_T2_FEC_RS_CERC_CERC_SHIFT                             0
#define BCHP_T2_FEC_RS_CERC_CERC_DEFAULT                           0x00000000

/***************************************************************************
 *RS_NBERC - RS Clean Block Counter
 ***************************************************************************/
/* T2_FEC :: RS_NBERC :: NBERC [31:00] */
#define BCHP_T2_FEC_RS_NBERC_NBERC_MASK                            0xffffffff
#define BCHP_T2_FEC_RS_NBERC_NBERC_SHIFT                           0
#define BCHP_T2_FEC_RS_NBERC_NBERC_DEFAULT                         0x00000000

/***************************************************************************
 *RS_CBERC - RS Corrected Block Counter
 ***************************************************************************/
/* T2_FEC :: RS_CBERC :: CBERC [31:00] */
#define BCHP_T2_FEC_RS_CBERC_CBERC_MASK                            0xffffffff
#define BCHP_T2_FEC_RS_CBERC_CBERC_SHIFT                           0
#define BCHP_T2_FEC_RS_CBERC_CBERC_DEFAULT                         0x00000000

/***************************************************************************
 *RS_UBERC - RS Uncorrectable Block Counter
 ***************************************************************************/
/* T2_FEC :: RS_UBERC :: UBERC [31:00] */
#define BCHP_T2_FEC_RS_UBERC_UBERC_MASK                            0xffffffff
#define BCHP_T2_FEC_RS_UBERC_UBERC_SHIFT                           0
#define BCHP_T2_FEC_RS_UBERC_UBERC_DEFAULT                         0x00000000

/***************************************************************************
 *RS_CERC_B - RS Corrected Bit Counter - ISDB-T Layer B
 ***************************************************************************/
/* T2_FEC :: RS_CERC_B :: CERC [31:00] */
#define BCHP_T2_FEC_RS_CERC_B_CERC_MASK                            0xffffffff
#define BCHP_T2_FEC_RS_CERC_B_CERC_SHIFT                           0
#define BCHP_T2_FEC_RS_CERC_B_CERC_DEFAULT                         0x00000000

/***************************************************************************
 *RS_NBERC_B - RS Clean Block Counter - ISDB-T Layer B
 ***************************************************************************/
/* T2_FEC :: RS_NBERC_B :: NBERC [31:00] */
#define BCHP_T2_FEC_RS_NBERC_B_NBERC_MASK                          0xffffffff
#define BCHP_T2_FEC_RS_NBERC_B_NBERC_SHIFT                         0
#define BCHP_T2_FEC_RS_NBERC_B_NBERC_DEFAULT                       0x00000000

/***************************************************************************
 *RS_CBERC_B - RS Corrected Block Counter - ISDB-T Layer B
 ***************************************************************************/
/* T2_FEC :: RS_CBERC_B :: CBERC [31:00] */
#define BCHP_T2_FEC_RS_CBERC_B_CBERC_MASK                          0xffffffff
#define BCHP_T2_FEC_RS_CBERC_B_CBERC_SHIFT                         0
#define BCHP_T2_FEC_RS_CBERC_B_CBERC_DEFAULT                       0x00000000

/***************************************************************************
 *RS_UBERC_B - RS Uncorrectable Block Counter - ISDB-T Layer B
 ***************************************************************************/
/* T2_FEC :: RS_UBERC_B :: UBERC [31:00] */
#define BCHP_T2_FEC_RS_UBERC_B_UBERC_MASK                          0xffffffff
#define BCHP_T2_FEC_RS_UBERC_B_UBERC_SHIFT                         0
#define BCHP_T2_FEC_RS_UBERC_B_UBERC_DEFAULT                       0x00000000

/***************************************************************************
 *RS_CERC_C - RS Corrected Bit Counter - ISDB-T Layer C
 ***************************************************************************/
/* T2_FEC :: RS_CERC_C :: CERC [31:00] */
#define BCHP_T2_FEC_RS_CERC_C_CERC_MASK                            0xffffffff
#define BCHP_T2_FEC_RS_CERC_C_CERC_SHIFT                           0
#define BCHP_T2_FEC_RS_CERC_C_CERC_DEFAULT                         0x00000000

/***************************************************************************
 *RS_NBERC_C - RS Clean Block Counter - ISDB-T Layer C
 ***************************************************************************/
/* T2_FEC :: RS_NBERC_C :: NBERC [31:00] */
#define BCHP_T2_FEC_RS_NBERC_C_NBERC_MASK                          0xffffffff
#define BCHP_T2_FEC_RS_NBERC_C_NBERC_SHIFT                         0
#define BCHP_T2_FEC_RS_NBERC_C_NBERC_DEFAULT                       0x00000000

/***************************************************************************
 *RS_CBERC_C - RS Corrected Block Counter - ISDB-T Layer C
 ***************************************************************************/
/* T2_FEC :: RS_CBERC_C :: CBERC [31:00] */
#define BCHP_T2_FEC_RS_CBERC_C_CBERC_MASK                          0xffffffff
#define BCHP_T2_FEC_RS_CBERC_C_CBERC_SHIFT                         0
#define BCHP_T2_FEC_RS_CBERC_C_CBERC_DEFAULT                       0x00000000

/***************************************************************************
 *RS_UBERC_C - RS Uncorrectable Block Counter - ISDB-T Layer C
 ***************************************************************************/
/* T2_FEC :: RS_UBERC_C :: UBERC [31:00] */
#define BCHP_T2_FEC_RS_UBERC_C_UBERC_MASK                          0xffffffff
#define BCHP_T2_FEC_RS_UBERC_C_UBERC_SHIFT                         0
#define BCHP_T2_FEC_RS_UBERC_C_UBERC_DEFAULT                       0x00000000

/***************************************************************************
 *RS_CERC_ITER1 - RS Corrected Bit Counter - Iteration 1
 ***************************************************************************/
/* T2_FEC :: RS_CERC_ITER1 :: CERC [31:00] */
#define BCHP_T2_FEC_RS_CERC_ITER1_CERC_MASK                        0xffffffff
#define BCHP_T2_FEC_RS_CERC_ITER1_CERC_SHIFT                       0
#define BCHP_T2_FEC_RS_CERC_ITER1_CERC_DEFAULT                     0x00000000

/***************************************************************************
 *RS_NBERC_ITER1 - RS Clean Block Counter - Iteration 1
 ***************************************************************************/
/* T2_FEC :: RS_NBERC_ITER1 :: NBERC [31:00] */
#define BCHP_T2_FEC_RS_NBERC_ITER1_NBERC_MASK                      0xffffffff
#define BCHP_T2_FEC_RS_NBERC_ITER1_NBERC_SHIFT                     0
#define BCHP_T2_FEC_RS_NBERC_ITER1_NBERC_DEFAULT                   0x00000000

/***************************************************************************
 *RS_CBERC_ITER1 - RS Corrected Block Counter - Iteration 1
 ***************************************************************************/
/* T2_FEC :: RS_CBERC_ITER1 :: CBERC [31:00] */
#define BCHP_T2_FEC_RS_CBERC_ITER1_CBERC_MASK                      0xffffffff
#define BCHP_T2_FEC_RS_CBERC_ITER1_CBERC_SHIFT                     0
#define BCHP_T2_FEC_RS_CBERC_ITER1_CBERC_DEFAULT                   0x00000000

/***************************************************************************
 *RS_UBERC_ITER1 - RS Uncorrectable Block Counter - Iteration 1
 ***************************************************************************/
/* T2_FEC :: RS_UBERC_ITER1 :: UBERC [31:00] */
#define BCHP_T2_FEC_RS_UBERC_ITER1_UBERC_MASK                      0xffffffff
#define BCHP_T2_FEC_RS_UBERC_ITER1_UBERC_SHIFT                     0
#define BCHP_T2_FEC_RS_UBERC_ITER1_UBERC_DEFAULT                   0x00000000

/***************************************************************************
 *RS_SYNC_CTRL - RS Sync Control
 ***************************************************************************/
/* T2_FEC :: RS_SYNC_CTRL :: reserved0 [31:15] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_reserved0_MASK                    0xffff8000
#define BCHP_T2_FEC_RS_SYNC_CTRL_reserved0_SHIFT                   15

/* T2_FEC :: RS_SYNC_CTRL :: M_TYPE_AC [14:12] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_M_TYPE_AC_MASK                    0x00007000
#define BCHP_T2_FEC_RS_SYNC_CTRL_M_TYPE_AC_SHIFT                   12
#define BCHP_T2_FEC_RS_SYNC_CTRL_M_TYPE_AC_DEFAULT                 0x00000002

/* T2_FEC :: RS_SYNC_CTRL :: reserved1 [11:11] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_reserved1_MASK                    0x00000800
#define BCHP_T2_FEC_RS_SYNC_CTRL_reserved1_SHIFT                   11

/* T2_FEC :: RS_SYNC_CTRL :: N_TYPE_AC [10:08] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_N_TYPE_AC_MASK                    0x00000700
#define BCHP_T2_FEC_RS_SYNC_CTRL_N_TYPE_AC_SHIFT                   8
#define BCHP_T2_FEC_RS_SYNC_CTRL_N_TYPE_AC_DEFAULT                 0x00000006

/* T2_FEC :: RS_SYNC_CTRL :: reserved2 [07:07] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_reserved2_MASK                    0x00000080
#define BCHP_T2_FEC_RS_SYNC_CTRL_reserved2_SHIFT                   7

/* T2_FEC :: RS_SYNC_CTRL :: M_TYPE_RT [06:04] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_M_TYPE_RT_MASK                    0x00000070
#define BCHP_T2_FEC_RS_SYNC_CTRL_M_TYPE_RT_SHIFT                   4
#define BCHP_T2_FEC_RS_SYNC_CTRL_M_TYPE_RT_DEFAULT                 0x00000002

/* T2_FEC :: RS_SYNC_CTRL :: reserved3 [03:03] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_reserved3_MASK                    0x00000008
#define BCHP_T2_FEC_RS_SYNC_CTRL_reserved3_SHIFT                   3

/* T2_FEC :: RS_SYNC_CTRL :: N_TYPE_RT [02:00] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_N_TYPE_RT_MASK                    0x00000007
#define BCHP_T2_FEC_RS_SYNC_CTRL_N_TYPE_RT_SHIFT                   0
#define BCHP_T2_FEC_RS_SYNC_CTRL_N_TYPE_RT_DEFAULT                 0x00000006

/***************************************************************************
 *RS_SYNC_CTRL_B - RS Sync Control - ISDB-T Layer B
 ***************************************************************************/
/* T2_FEC :: RS_SYNC_CTRL_B :: reserved0 [31:15] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_reserved0_MASK                  0xffff8000
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_reserved0_SHIFT                 15

/* T2_FEC :: RS_SYNC_CTRL_B :: M_TYPE_AC [14:12] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_M_TYPE_AC_MASK                  0x00007000
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_M_TYPE_AC_SHIFT                 12
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_M_TYPE_AC_DEFAULT               0x00000002

/* T2_FEC :: RS_SYNC_CTRL_B :: reserved1 [11:11] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_reserved1_MASK                  0x00000800
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_reserved1_SHIFT                 11

/* T2_FEC :: RS_SYNC_CTRL_B :: N_TYPE_AC [10:08] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_N_TYPE_AC_MASK                  0x00000700
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_N_TYPE_AC_SHIFT                 8
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_N_TYPE_AC_DEFAULT               0x00000006

/* T2_FEC :: RS_SYNC_CTRL_B :: reserved2 [07:07] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_reserved2_MASK                  0x00000080
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_reserved2_SHIFT                 7

/* T2_FEC :: RS_SYNC_CTRL_B :: M_TYPE_RT [06:04] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_M_TYPE_RT_MASK                  0x00000070
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_M_TYPE_RT_SHIFT                 4
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_M_TYPE_RT_DEFAULT               0x00000002

/* T2_FEC :: RS_SYNC_CTRL_B :: reserved3 [03:03] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_reserved3_MASK                  0x00000008
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_reserved3_SHIFT                 3

/* T2_FEC :: RS_SYNC_CTRL_B :: N_TYPE_RT [02:00] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_N_TYPE_RT_MASK                  0x00000007
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_N_TYPE_RT_SHIFT                 0
#define BCHP_T2_FEC_RS_SYNC_CTRL_B_N_TYPE_RT_DEFAULT               0x00000006

/***************************************************************************
 *RS_SYNC_CTRL_C - RS Sync Control - ISDB-T Layer C
 ***************************************************************************/
/* T2_FEC :: RS_SYNC_CTRL_C :: reserved0 [31:15] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_reserved0_MASK                  0xffff8000
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_reserved0_SHIFT                 15

/* T2_FEC :: RS_SYNC_CTRL_C :: M_TYPE_AC [14:12] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_M_TYPE_AC_MASK                  0x00007000
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_M_TYPE_AC_SHIFT                 12
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_M_TYPE_AC_DEFAULT               0x00000002

/* T2_FEC :: RS_SYNC_CTRL_C :: reserved1 [11:11] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_reserved1_MASK                  0x00000800
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_reserved1_SHIFT                 11

/* T2_FEC :: RS_SYNC_CTRL_C :: N_TYPE_AC [10:08] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_N_TYPE_AC_MASK                  0x00000700
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_N_TYPE_AC_SHIFT                 8
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_N_TYPE_AC_DEFAULT               0x00000006

/* T2_FEC :: RS_SYNC_CTRL_C :: reserved2 [07:07] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_reserved2_MASK                  0x00000080
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_reserved2_SHIFT                 7

/* T2_FEC :: RS_SYNC_CTRL_C :: M_TYPE_RT [06:04] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_M_TYPE_RT_MASK                  0x00000070
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_M_TYPE_RT_SHIFT                 4
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_M_TYPE_RT_DEFAULT               0x00000002

/* T2_FEC :: RS_SYNC_CTRL_C :: reserved3 [03:03] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_reserved3_MASK                  0x00000008
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_reserved3_SHIFT                 3

/* T2_FEC :: RS_SYNC_CTRL_C :: N_TYPE_RT [02:00] */
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_N_TYPE_RT_MASK                  0x00000007
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_N_TYPE_RT_SHIFT                 0
#define BCHP_T2_FEC_RS_SYNC_CTRL_C_N_TYPE_RT_DEFAULT               0x00000006

/***************************************************************************
 *RS_AC_CTRL - RS Acquisition Control
 ***************************************************************************/
/* T2_FEC :: RS_AC_CTRL :: ACB [31:16] */
#define BCHP_T2_FEC_RS_AC_CTRL_ACB_MASK                            0xffff0000
#define BCHP_T2_FEC_RS_AC_CTRL_ACB_SHIFT                           16
#define BCHP_T2_FEC_RS_AC_CTRL_ACB_DEFAULT                         0x00000000

/* T2_FEC :: RS_AC_CTRL :: ACT [15:00] */
#define BCHP_T2_FEC_RS_AC_CTRL_ACT_MASK                            0x0000ffff
#define BCHP_T2_FEC_RS_AC_CTRL_ACT_SHIFT                           0
#define BCHP_T2_FEC_RS_AC_CTRL_ACT_DEFAULT                         0x00000001

/***************************************************************************
 *RS_RT_CTRL - RS Retention Control
 ***************************************************************************/
/* T2_FEC :: RS_RT_CTRL :: RTB [31:16] */
#define BCHP_T2_FEC_RS_RT_CTRL_RTB_MASK                            0xffff0000
#define BCHP_T2_FEC_RS_RT_CTRL_RTB_SHIFT                           16
#define BCHP_T2_FEC_RS_RT_CTRL_RTB_DEFAULT                         0x00000bb7

/* T2_FEC :: RS_RT_CTRL :: RTT [15:00] */
#define BCHP_T2_FEC_RS_RT_CTRL_RTT_MASK                            0x0000ffff
#define BCHP_T2_FEC_RS_RT_CTRL_RTT_SHIFT                           0
#define BCHP_T2_FEC_RS_RT_CTRL_RTT_DEFAULT                         0x00000bb8

/***************************************************************************
 *RS_AC_CTRL_B - RS Acquisition Control - ISDB-T Layer B
 ***************************************************************************/
/* T2_FEC :: RS_AC_CTRL_B :: ACB [31:16] */
#define BCHP_T2_FEC_RS_AC_CTRL_B_ACB_MASK                          0xffff0000
#define BCHP_T2_FEC_RS_AC_CTRL_B_ACB_SHIFT                         16
#define BCHP_T2_FEC_RS_AC_CTRL_B_ACB_DEFAULT                       0x00000000

/* T2_FEC :: RS_AC_CTRL_B :: ACT [15:00] */
#define BCHP_T2_FEC_RS_AC_CTRL_B_ACT_MASK                          0x0000ffff
#define BCHP_T2_FEC_RS_AC_CTRL_B_ACT_SHIFT                         0
#define BCHP_T2_FEC_RS_AC_CTRL_B_ACT_DEFAULT                       0x00000001

/***************************************************************************
 *RS_RT_CTRL_B - RS Retention Control - ISDB-T Layer B
 ***************************************************************************/
/* T2_FEC :: RS_RT_CTRL_B :: RTB [31:16] */
#define BCHP_T2_FEC_RS_RT_CTRL_B_RTB_MASK                          0xffff0000
#define BCHP_T2_FEC_RS_RT_CTRL_B_RTB_SHIFT                         16
#define BCHP_T2_FEC_RS_RT_CTRL_B_RTB_DEFAULT                       0x00000bb7

/* T2_FEC :: RS_RT_CTRL_B :: RTT [15:00] */
#define BCHP_T2_FEC_RS_RT_CTRL_B_RTT_MASK                          0x0000ffff
#define BCHP_T2_FEC_RS_RT_CTRL_B_RTT_SHIFT                         0
#define BCHP_T2_FEC_RS_RT_CTRL_B_RTT_DEFAULT                       0x00000bb8

/***************************************************************************
 *RS_AC_CTRL_C - RS Acquisition Control - ISDB-T Layer C
 ***************************************************************************/
/* T2_FEC :: RS_AC_CTRL_C :: ACB [31:16] */
#define BCHP_T2_FEC_RS_AC_CTRL_C_ACB_MASK                          0xffff0000
#define BCHP_T2_FEC_RS_AC_CTRL_C_ACB_SHIFT                         16
#define BCHP_T2_FEC_RS_AC_CTRL_C_ACB_DEFAULT                       0x00000000

/* T2_FEC :: RS_AC_CTRL_C :: ACT [15:00] */
#define BCHP_T2_FEC_RS_AC_CTRL_C_ACT_MASK                          0x0000ffff
#define BCHP_T2_FEC_RS_AC_CTRL_C_ACT_SHIFT                         0
#define BCHP_T2_FEC_RS_AC_CTRL_C_ACT_DEFAULT                       0x00000001

/***************************************************************************
 *RS_RT_CTRL_C - RS Retention Control - ISDB-T Layer C
 ***************************************************************************/
/* T2_FEC :: RS_RT_CTRL_C :: RTB [31:16] */
#define BCHP_T2_FEC_RS_RT_CTRL_C_RTB_MASK                          0xffff0000
#define BCHP_T2_FEC_RS_RT_CTRL_C_RTB_SHIFT                         16
#define BCHP_T2_FEC_RS_RT_CTRL_C_RTB_DEFAULT                       0x00000bb7

/* T2_FEC :: RS_RT_CTRL_C :: RTT [15:00] */
#define BCHP_T2_FEC_RS_RT_CTRL_C_RTT_MASK                          0x0000ffff
#define BCHP_T2_FEC_RS_RT_CTRL_C_RTT_SHIFT                         0
#define BCHP_T2_FEC_RS_RT_CTRL_C_RTT_DEFAULT                       0x00000bb8

/***************************************************************************
 *FSIZE - Frame Size
 ***************************************************************************/
/* T2_FEC :: FSIZE :: reserved0 [31:16] */
#define BCHP_T2_FEC_FSIZE_reserved0_MASK                           0xffff0000
#define BCHP_T2_FEC_FSIZE_reserved0_SHIFT                          16

/* T2_FEC :: FSIZE :: FSIZE [15:00] */
#define BCHP_T2_FEC_FSIZE_FSIZE_MASK                               0x0000ffff
#define BCHP_T2_FEC_FSIZE_FSIZE_SHIFT                              0
#define BCHP_T2_FEC_FSIZE_FSIZE_DEFAULT                            0x00000000

/***************************************************************************
 *NFERC - Clean Frame Counter
 ***************************************************************************/
/* T2_FEC :: NFERC :: NFERC [31:00] */
#define BCHP_T2_FEC_NFERC_NFERC_MASK                               0xffffffff
#define BCHP_T2_FEC_NFERC_NFERC_SHIFT                              0
#define BCHP_T2_FEC_NFERC_NFERC_DEFAULT                            0x00000000

/***************************************************************************
 *UFERC - Errored Frame Counter
 ***************************************************************************/
/* T2_FEC :: UFERC :: UFERC [31:00] */
#define BCHP_T2_FEC_UFERC_UFERC_MASK                               0xffffffff
#define BCHP_T2_FEC_UFERC_UFERC_SHIFT                              0
#define BCHP_T2_FEC_UFERC_UFERC_DEFAULT                            0x00000000

/***************************************************************************
 *ECO_SPARE0 - ECO Spare 0 Register
 ***************************************************************************/
/* T2_FEC :: ECO_SPARE0 :: SPARE [31:00] */
#define BCHP_T2_FEC_ECO_SPARE0_SPARE_MASK                          0xffffffff
#define BCHP_T2_FEC_ECO_SPARE0_SPARE_SHIFT                         0
#define BCHP_T2_FEC_ECO_SPARE0_SPARE_DEFAULT                       0x00000000

/***************************************************************************
 *ECO_SPARE1 - ECO Spare 1 Register
 ***************************************************************************/
/* T2_FEC :: ECO_SPARE1 :: SPARE [31:00] */
#define BCHP_T2_FEC_ECO_SPARE1_SPARE_MASK                          0xffffffff
#define BCHP_T2_FEC_ECO_SPARE1_SPARE_SHIFT                         0
#define BCHP_T2_FEC_ECO_SPARE1_SPARE_DEFAULT                       0x00000000

#endif /* #ifndef BCHP_T2_FEC_H__ */

/* End of File */
