dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\SPIM:BSPIM:sR8:Dp:u0\" datapathcell 2 3 2 
set_location "\SPIM:BSPIM:tx_status_0\" macrocell 2 2 0 2
set_location "\SPIM:BSPIM:cnt_enable\" macrocell 2 2 0 0
set_location "Net_134" macrocell 2 3 1 0
set_location "\SPIM:BSPIM:state_2\" macrocell 2 2 0 1
set_location "\SPIM:BSPIM:tx_status_4\" macrocell 2 3 1 1
set_location "\SPIM:BSPIM:TxStsReg\" statusicell 3 2 4 
set_location "\SPIM:BSPIM:load_cond\" macrocell 2 3 0 0
set_location "\SPIM:BSPIM:RxStsReg\" statusicell 2 3 4 
set_location "\SPIM:BSPIM:BitCounter\" count7cell 2 2 7 
set_location "\SPIM:BSPIM:load_rx_data\" macrocell 2 2 1 2
set_location "\SPIM:BSPIM:state_0\" macrocell 2 3 0 1
set_location "\SPIM:BSPIM:rx_status_6\" macrocell 2 2 1 3
set_location "Net_132" macrocell 2 3 1 2
set_location "\SPIM:BSPIM:state_1\" macrocell 2 2 1 0
set_location "Net_133" macrocell 2 2 1 1
# Note: port 12 is the logical name for port 7
set_io "spi_rx_int(0)" iocell 12 6
# Note: port 12 is the logical name for port 7
set_io "spi_ss(0)" iocell 12 5
# Note: port 12 is the logical name for port 7
set_io "spi_miso(0)" iocell 12 2
set_location "ClockBlock" clockblockcell -1 -1 0
# Note: port 12 is the logical name for port 7
set_io "spi_sclk(0)" iocell 12 4
# Note: port 12 is the logical name for port 7
set_io "spi_mosi(0)" iocell 12 3
