<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>N_39_i</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=FSM01/N_37_i loads=2 clock_loads=1
   Signal=FSM01/N_50_i loads=2 clock_loads=1
   Signal=FSM01/N_44_i loads=2 clock_loads=1
   Signal=FSM01/N_52_i loads=2 clock_loads=1
   Signal=FSM01/N_42_i loads=2 clock_loads=1
   Signal=FSM01/N_40_i loads=2 clock_loads=1
   Signal=FSM01/N_35_i loads=2 clock_loads=1
   Signal=FSM01/N_33_i loads=2 clock_loads=1</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=FSM01/N_37_i loads=2 clock_loads=1
   Signal=FSM01/N_50_i loads=2 clock_loads=1
   Signal=FSM01/N_44_i loads=2 clock_loads=1
   Signal=FSM01/N_52_i loads=2 clock_loads=1
   Signal=FSM01/N_42_i loads=2 clock_loads=1
   Signal=FSM01/N_40_i loads=2 clock_loads=1
   Signal=FSM01/N_35_i loads=2 clock_loads=1
   Signal=FSM01/N_33_i loads=2 clock_loads=1</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>FSM00/C00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>FSM00/C00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\wr00.vhdl&quot;:22:3:22:4|Sharing sequential element out5s. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\wr00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3</Navigation>
            <Navigation>22</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Sharing sequential element out5s. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl&quot;:20:7:20:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>7</Navigation>
            <Navigation>20</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl&quot;:23:14:23:18|Referenced variable inr0s is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>14</Navigation>
            <Navigation>23</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Referenced variable inr0s is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl&quot;:22:7:22:15|Referenced variable instate0s is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>7</Navigation>
            <Navigation>22</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Referenced variable instate0s is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl&quot;:22:28:22:31|Referenced variable en0s is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>28</Navigation>
            <Navigation>22</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Referenced variable en0s is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl&quot;:22:3:22:4|Feedback mux created for signal soutr0s[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3</Navigation>
            <Navigation>22</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Feedback mux created for signal soutr0s[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl&quot;:22:3:22:4|Feedback mux created for signal outr0s[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\TercelParcial\05-pipeline00\fi00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3</Navigation>
            <Navigation>22</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Feedback mux created for signal outr0s[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\mau\documents\arqui\practicas\tercelparcial\05-pipeline00\pipeline0\source\div00.vhd&quot;:22:2:22:3|Found inferred clock oscint00|osc_int0_inferred_clock which controls 23 sequential elements including FSM00.C01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\mau\documents\arqui\practicas\tercelparcial\05-pipeline00\pipeline0\source\div00.vhd</Navigation>
            <Navigation>22</Navigation>
            <Navigation>2</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int0_inferred_clock which controls 23 sequential elements including FSM00.C01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock oscint00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net FSM00.C00.clkaux.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net FSM00.C00.clkaux.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>