Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -sd .. -nt timestamp -uc
C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_design/
par/example_top.ucf -p xc6slx25-csg324-3 memc3_wrapper.ngc memc3_wrapper.ngd

Reading NGO file
"C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_design
/par/LPDDR_Test/memc3_wrapper.ngc" ...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:889 - Pad net 'memc3_mcb_raw_wrapper_inst/mcbx_dram_dqs_n' is not
   connected to an external port in this design.  A new port
   'memc3_mcb_raw_wrapper_inst/mcbx_dram_dqs_n' has been added and is connected
   to this signal.
INFO:NgdBuild:889 - Pad net
   'memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_
   zio.IOBUF_ZIO/IO' is not connected to an external port in this design.  A new
   port 'IO' has been added and is connected to this signal.

Annotating constraints to design from ucf file
"C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_design
/par/example_top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:58 - Constraint <NET
   "memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode" TIG;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(38)]: NET
   "memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode" does not
   match any design objects.

ERROR:ConstraintSystem:58 - Constraint <NET "c?_pll_lock" TIG;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(39)]: NET "c?_pll_lock" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibr
   ation_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(40)]: INST
   "memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibr
   ation_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" does not
   match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET
   "memc3_infrastructure_inst/sys_clk_ibufg" TNM_NET = "SYS_CLK3";>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(65)]: NET "memc3_infrastructure_inst/sys_clk_ibufg"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_SYS_CLK3" = PERIOD
   "SYS_CLK3"  6.28  ns HIGH 50 %;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(66)]: Unable to find an active 'TNM' or 'TimeGrp'
   constraint named 'SYS_CLK3'.

ERROR:ConstraintSystem:59 - Constraint <NET  "error"                            
          IOSTANDARD = LVCMOS18 ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(73)]: NET "error" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "error"                            
          LOC = "A2" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(76)]: NET "error" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "error"                                    LOC = "A2" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(76)]' could not be found and so the Locate constraint
   will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "c3_sys_clk_p"                     
             IOSTANDARD = LVDS_25 ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(96)]: NET "c3_sys_clk_p" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "c3_sys_clk_n"                     
             IOSTANDARD = LVDS_25 ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(97)]: NET "c3_sys_clk_n" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "c3_sys_rst_i"                     
             IOSTANDARD = LVCMOS18 ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(98)]: NET "c3_sys_rst_i" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[10]"                 
           LOC = "N2" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(126)]: NET "mcb3_dram_dq[10]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[10]"                          LOC = "N2" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(126)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[11]"                 
           LOC = "N1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(127)]: NET "mcb3_dram_dq[11]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[11]"                          LOC = "N1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(127)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[12]"                 
           LOC = "T2" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(128)]: NET "mcb3_dram_dq[12]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[12]"                          LOC = "T2" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(128)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[13]"                 
           LOC = "T1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(129)]: NET "mcb3_dram_dq[13]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[13]"                          LOC = "T1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(129)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[14]"                 
           LOC = "U2" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(130)]: NET "mcb3_dram_dq[14]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[14]"                          LOC = "U2" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(130)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[15]"                 
           LOC = "U1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(131)]: NET "mcb3_dram_dq[15]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[15]"                          LOC = "U1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(131)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[4]"                  
           LOC = "H2" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(135)]: NET "mcb3_dram_dq[4]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[4]"                           LOC = "H2" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(135)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[5]"                  
           LOC = "H1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(136)]: NET "mcb3_dram_dq[5]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[5]"                           LOC = "H1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(136)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[6]"                  
           LOC = "J3" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(137)]: NET "mcb3_dram_dq[6]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[6]"                           LOC = "J3" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(137)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[7]"                  
           LOC = "J1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(138)]: NET "mcb3_dram_dq[7]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[7]"                           LOC = "J1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(138)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[8]"                  
           LOC = "M3" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(139)]: NET "mcb3_dram_dq[8]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[8]"                           LOC = "M3" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(139)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "mcb3_dram_dq[9]"                  
           LOC = "M1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(140)]: NET "mcb3_dram_dq[9]" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "mcb3_dram_dq[9]"                           LOC = "M1" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(140)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "c3_sys_clk_n"                     
           LOC = "T10" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(143)]: NET "c3_sys_clk_n" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "c3_sys_clk_n"                              LOC = "T10" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(143)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "c3_sys_clk_p"                     
           LOC = "R10" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(144)]: NET "c3_sys_clk_p" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "c3_sys_clk_p"                              LOC = "R10" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(144)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  "c3_sys_rst_i"                     
           LOC = "M8" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(145)]: NET "c3_sys_rst_i" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "c3_sys_rst_i"                              LOC = "M8" ;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(145)]' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem:191 - The TNM 'SYS_CLK3', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing Period constraint 'TS_SYS_CLK3'. If clock manager
   blocks are directly or indirectly driven, a new TNM constraint will not be
   derived even though the referencing constraint is a PERIOD constraint unless
   an output of the clock manager drives flip-flops, latches or RAMs. This TNM
   is used in the following user PERIOD specification:
   <TIMESPEC "TS_SYS_CLK3" = PERIOD "SYS_CLK3"  6.28  ns HIGH 50 %;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(66)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_SYS_CLK3" = PERIOD "SYS_CLK3"  6.28  ns HIGH 50 %;>
   [C:/Experiments/mu2e/SiPMFE/FPGA/AFE_Fpga_A/ipcore_dir/LPDDR_Ctrl/example_des
   ign/par/example_top.ucf(66)]

Done...

Checking expanded design ...
WARNING:NgdBuild:435 - TRI primitive
   'memc3_mcb_raw_wrapper_inst/gen_dram_odt.iob_odt' has unconnected output pin
WARNING:NgdBuild:470 - bidirect pad net 'mcb3_dram_udqs' has no legal driver
WARNING:NgdBuild:452 - logical net 'N341' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    24
  Number of warnings:  22

Total memory usage is 171188 kilobytes

Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   4 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "memc3_wrapper.bld"...
