# 1 "arch/arm64/boot/dts/rockchip/rk3568-evb1-v10.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/rockchip/rk3568-evb1-v10.dts"






/dts-v1/;
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/rockchip/rk3568-evb1-v10.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/rockchip.h" 1
# 10 "arch/arm64/boot/dts/rockchip/rk3568-evb1-v10.dts" 2
# 1 "arch/arm64/boot/dts/rockchip/rk3568.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/rk3568-cru.h" 1
# 7 "arch/arm64/boot/dts/rockchip/rk3568.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 8 "arch/arm64/boot/dts/rockchip/rk3568.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 10 "arch/arm64/boot/dts/rockchip/rk3568.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/rockchip,boot-mode.h" 1
# 12 "arch/arm64/boot/dts/rockchip/rk3568.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 13 "arch/arm64/boot/dts/rockchip/rk3568.dtsi" 2

/ {
 compatible = "rockchip,rk3568";

 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  gpio2 = &gpio2;
  gpio3 = &gpio3;
  gpio4 = &gpio4;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  serial5 = &uart5;
  serial6 = &uart6;
  serial7 = &uart7;
  serial8 = &uart8;
  serial9 = &uart9;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x0>;
   clocks = <&scmi_clk 0>;
   enable-method = "psci";
   operating-points-v2 = <&cpu0_opp_table>;
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x100>;
   enable-method = "psci";
   operating-points-v2 = <&cpu0_opp_table>;
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x200>;
   enable-method = "psci";
   operating-points-v2 = <&cpu0_opp_table>;
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x300>;
   enable-method = "psci";
   operating-points-v2 = <&cpu0_opp_table>;
  };
 };

 cpu0_opp_table: cpu0-opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-408000000 {
   opp-hz = /bits/ 64 <408000000>;
   opp-microvolt = <900000 900000 1150000>;
   clock-latency-ns = <40000>;
  };

  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <900000 900000 1150000>;
  };

  opp-816000000 {
   opp-hz = /bits/ 64 <816000000>;
   opp-microvolt = <900000 900000 1150000>;
   opp-suspend;
  };

  opp-1104000000 {
   opp-hz = /bits/ 64 <1104000000>;
   opp-microvolt = <900000 900000 1150000>;
  };

  opp-1416000000 {
   opp-hz = /bits/ 64 <1416000000>;
   opp-microvolt = <900000 900000 1150000>;
  };

  opp-1608000000 {
   opp-hz = /bits/ 64 <1608000000>;
   opp-microvolt = <975000 975000 1150000>;
  };

  opp-1800000000 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <1050000 1050000 1150000>;
  };

  opp-1992000000 {
   opp-hz = /bits/ 64 <1992000000>;
   opp-microvolt = <1150000 1150000 1150000>;
  };
 };

 firmware {
  scmi: scmi {
   compatible = "arm,scmi-smc";
   arm,smc-id = <0x82000010>;
   shmem = <&scmi_shmem>;
   #address-cells = <1>;
   #size-cells = <0>;

   scmi_clk: protocol@14 {
    reg = <0x14>;
    #clock-cells = <1>;
   };
  };
 };

 pmu {
  compatible = "arm,cortex-a55-pmu";
  interrupts = <0 228 4>,
        <0 229 4>,
        <0 230 4>,
        <0 231 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 4>,
        <1 14 4>,
        <1 11 4>,
        <1 10 4>;
  arm,no-tick-in-suspend;
 };

 xin24m: xin24m {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
  #clock-cells = <0>;
 };

 xin32k: xin32k {
  compatible = "fixed-clock";
  clock-frequency = <32768>;
  clock-output-names = "xin32k";
  pinctrl-0 = <&clk32k_out0>;
  pinctrl-names = "default";
  #clock-cells = <0>;
 };

 sram@10f000 {
  compatible = "mmio-sram";
  reg = <0x0 0x0010f000 0x0 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x0 0x0010f000 0x100>;

  scmi_shmem: sram@0 {
   compatible = "arm,scmi-shmem";
   reg = <0x0 0x100>;
  };
 };

 gic: interrupt-controller@fd400000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0xfd400000 0 0x10000>,
        <0x0 0xfd460000 0 0x80000>;
  interrupts = <1 9 4>;
  interrupt-controller;
  #interrupt-cells = <3>;
  mbi-alias = <0x0 0xfd100000>;
  mbi-ranges = <296 24>;
  msi-controller;
 };

 pmugrf: syscon@fdc20000 {
  compatible = "rockchip,rk3568-pmugrf", "syscon", "simple-mfd";
  reg = <0x0 0xfdc20000 0x0 0x10000>;
 };

 grf: syscon@fdc60000 {
  compatible = "rockchip,rk3568-grf", "syscon", "simple-mfd";
  reg = <0x0 0xfdc60000 0x0 0x10000>;
 };

 pmucru: clock-controller@fdd00000 {
  compatible = "rockchip,rk3568-pmucru";
  reg = <0x0 0xfdd00000 0x0 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 cru: clock-controller@fdd20000 {
  compatible = "rockchip,rk3568-cru";
  reg = <0x0 0xfdd20000 0x0 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 i2c0: i2c@fdd40000 {
  compatible = "rockchip,rk3568-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xfdd40000 0x0 0x1000>;
  interrupts = <0 46 4>;
  clocks = <&pmucru 7>, <&pmucru 45>;
  clock-names = "i2c", "pclk";
  pinctrl-0 = <&i2c0_xfer>;
  pinctrl-names = "default";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 uart0: serial@fdd50000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfdd50000 0x0 0x100>;
  interrupts = <0 116 4>;
  clocks = <&pmucru 11>, <&pmucru 44>;
  clock-names = "baudclk", "apb_pclk";
  dmas = <&dmac0 0>, <&dmac0 1>;
  pinctrl-0 = <&uart0_xfer>;
  pinctrl-names = "default";
  reg-io-width = <4>;
  reg-shift = <2>;
  status = "disabled";
 };

 sdmmc2: mmc@fe000000 {
  compatible = "rockchip,rk3568-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xfe000000 0x0 0x4000>;
  interrupts = <0 100 4>;
  clocks = <&cru 193>, <&cru 194>,
    <&cru 398>, <&cru 399>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  max-frequency = <150000000>;
  resets = <&cru 235>;
  reset-names = "reset";
  status = "disabled";
 };

 sdmmc0: mmc@fe2b0000 {
  compatible = "rockchip,rk3568-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xfe2b0000 0x0 0x4000>;
  interrupts = <0 98 4>;
  clocks = <&cru 176>, <&cru 177>,
    <&cru 394>, <&cru 395>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  max-frequency = <150000000>;
  resets = <&cru 212>;
  reset-names = "reset";
  status = "disabled";
 };

 sdmmc1: mmc@fe2c0000 {
  compatible = "rockchip,rk3568-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xfe2c0000 0x0 0x4000>;
  interrupts = <0 99 4>;
  clocks = <&cru 178>, <&cru 179>,
    <&cru 396>, <&cru 397>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  max-frequency = <150000000>;
  resets = <&cru 214>;
  reset-names = "reset";
  status = "disabled";
 };

 sdhci: mmc@fe310000 {
  compatible = "rockchip,rk3568-dwcmshc";
  reg = <0x0 0xfe310000 0x0 0x10000>;
  interrupts = <0 19 4>;
  assigned-clocks = <&cru 123>, <&cru 125>;
  assigned-clock-rates = <200000000>, <24000000>;
  clocks = <&cru 124>, <&cru 122>,
    <&cru 121>, <&cru 123>,
    <&cru 125>;
  clock-names = "core", "bus", "axi", "block", "timer";
  status = "disabled";
 };

 dmac0: dmac@fe530000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x0 0xfe530000 0x0 0x4000>;
  interrupts = <0 14 4>,
        <0 13 4>;
  arm,pl330-periph-burst;
  clocks = <&cru 269>;
  clock-names = "apb_pclk";
  #dma-cells = <1>;
 };

 dmac1: dmac@fe550000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x0 0xfe550000 0x0 0x4000>;
  interrupts = <0 16 4>,
        <0 15 4>;
  arm,pl330-periph-burst;
  clocks = <&cru 269>;
  clock-names = "apb_pclk";
  #dma-cells = <1>;
 };

 i2c1: i2c@fe5a0000 {
  compatible = "rockchip,rk3568-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xfe5a0000 0x0 0x1000>;
  interrupts = <0 47 4>;
  clocks = <&cru 328>, <&cru 327>;
  clock-names = "i2c", "pclk";
  pinctrl-0 = <&i2c1_xfer>;
  pinctrl-names = "default";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c2: i2c@fe5b0000 {
  compatible = "rockchip,rk3568-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xfe5b0000 0x0 0x1000>;
  interrupts = <0 48 4>;
  clocks = <&cru 330>, <&cru 329>;
  clock-names = "i2c", "pclk";
  pinctrl-0 = <&i2c2m0_xfer>;
  pinctrl-names = "default";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c3: i2c@fe5c0000 {
  compatible = "rockchip,rk3568-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xfe5c0000 0x0 0x1000>;
  interrupts = <0 49 4>;
  clocks = <&cru 332>, <&cru 331>;
  clock-names = "i2c", "pclk";
  pinctrl-0 = <&i2c3m0_xfer>;
  pinctrl-names = "default";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c4: i2c@fe5d0000 {
  compatible = "rockchip,rk3568-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xfe5d0000 0x0 0x1000>;
  interrupts = <0 50 4>;
  clocks = <&cru 334>, <&cru 333>;
  clock-names = "i2c", "pclk";
  pinctrl-0 = <&i2c4m0_xfer>;
  pinctrl-names = "default";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c5: i2c@fe5e0000 {
  compatible = "rockchip,rk3568-i2c", "rockchip,rk3399-i2c";
  reg = <0x0 0xfe5e0000 0x0 0x1000>;
  interrupts = <0 51 4>;
  clocks = <&cru 336>, <&cru 335>;
  clock-names = "i2c", "pclk";
  pinctrl-0 = <&i2c5m0_xfer>;
  pinctrl-names = "default";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 uart1: serial@fe650000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe650000 0x0 0x100>;
  interrupts = <0 117 4>;
  clocks = <&cru 287>, <&cru 284>;
  clock-names = "baudclk", "apb_pclk";
  dmas = <&dmac0 2>, <&dmac0 3>;
  pinctrl-0 = <&uart1m0_xfer>;
  pinctrl-names = "default";
  reg-io-width = <4>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart2: serial@fe660000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe660000 0x0 0x100>;
  interrupts = <0 118 4>;
  clocks = <&cru 291>, <&cru 288>;
  clock-names = "baudclk", "apb_pclk";
  dmas = <&dmac0 4>, <&dmac0 5>;
  pinctrl-0 = <&uart2m0_xfer>;
  pinctrl-names = "default";
  reg-io-width = <4>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart3: serial@fe670000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe670000 0x0 0x100>;
  interrupts = <0 119 4>;
  clocks = <&cru 295>, <&cru 292>;
  clock-names = "baudclk", "apb_pclk";
  dmas = <&dmac0 6>, <&dmac0 7>;
  pinctrl-0 = <&uart3m0_xfer>;
  pinctrl-names = "default";
  reg-io-width = <4>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart4: serial@fe680000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe680000 0x0 0x100>;
  interrupts = <0 120 4>;
  clocks = <&cru 299>, <&cru 296>;
  clock-names = "baudclk", "apb_pclk";
  dmas = <&dmac0 8>, <&dmac0 9>;
  pinctrl-0 = <&uart4m0_xfer>;
  pinctrl-names = "default";
  reg-io-width = <4>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart5: serial@fe690000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe690000 0x0 0x100>;
  interrupts = <0 121 4>;
  clocks = <&cru 303>, <&cru 300>;
  clock-names = "baudclk", "apb_pclk";
  dmas = <&dmac0 10>, <&dmac0 11>;
  pinctrl-0 = <&uart5m0_xfer>;
  pinctrl-names = "default";
  reg-io-width = <4>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart6: serial@fe6a0000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe6a0000 0x0 0x100>;
  interrupts = <0 122 4>;
  clocks = <&cru 307>, <&cru 304>;
  clock-names = "baudclk", "apb_pclk";
  dmas = <&dmac0 12>, <&dmac0 13>;
  pinctrl-0 = <&uart6m0_xfer>;
  pinctrl-names = "default";
  reg-io-width = <4>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart7: serial@fe6b0000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe6b0000 0x0 0x100>;
  interrupts = <0 123 4>;
  clocks = <&cru 311>, <&cru 308>;
  clock-names = "baudclk", "apb_pclk";
  dmas = <&dmac0 14>, <&dmac0 15>;
  pinctrl-0 = <&uart7m0_xfer>;
  pinctrl-names = "default";
  reg-io-width = <4>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart8: serial@fe6c0000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe6c0000 0x0 0x100>;
  interrupts = <0 124 4>;
  clocks = <&cru 315>, <&cru 312>;
  clock-names = "baudclk", "apb_pclk";
  dmas = <&dmac0 16>, <&dmac0 17>;
  pinctrl-0 = <&uart8m0_xfer>;
  pinctrl-names = "default";
  reg-io-width = <4>;
  reg-shift = <2>;
  status = "disabled";
 };

 uart9: serial@fe6d0000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe6d0000 0x0 0x100>;
  interrupts = <0 125 4>;
  clocks = <&cru 319>, <&cru 316>;
  clock-names = "baudclk", "apb_pclk";
  dmas = <&dmac0 18>, <&dmac0 19>;
  pinctrl-0 = <&uart9m0_xfer>;
  pinctrl-names = "default";
  reg-io-width = <4>;
  reg-shift = <2>;
  status = "disabled";
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3568-pinctrl";
  rockchip,grf = <&grf>;
  rockchip,pmu = <&pmugrf>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio0: gpio@fdd60000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xfdd60000 0x0 0x100>;
   interrupts = <0 33 4>;
   clocks = <&pmucru 46>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@fe740000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xfe740000 0x0 0x100>;
   interrupts = <0 34 4>;
   clocks = <&cru 355>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@fe750000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xfe750000 0x0 0x100>;
   interrupts = <0 35 4>;
   clocks = <&cru 357>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@fe760000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xfe760000 0x0 0x100>;
   interrupts = <0 36 4>;
   clocks = <&cru 359>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio@fe770000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xfe770000 0x0 0x100>;
   interrupts = <0 37 4>;
   clocks = <&cru 361>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};

# 1 "arch/arm64/boot/dts/rockchip/rk3568-pinctrl.dtsi" 1






# 1 "arch/arm64/boot/dts/rockchip/rockchip-pinconf.dtsi" 1





&pinctrl {
 /omit-if-no-ref/
 pcfg_pull_up: pcfg-pull-up {
  bias-pull-up;
 };

 /omit-if-no-ref/
 pcfg_pull_down: pcfg-pull-down {
  bias-pull-down;
 };

 /omit-if-no-ref/
 pcfg_pull_none: pcfg-pull-none {
  bias-disable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_0: pcfg-pull-none-drv-level-0 {
  bias-disable;
  drive-strength = <0>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_1: pcfg-pull-none-drv-level-1 {
  bias-disable;
  drive-strength = <1>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_2: pcfg-pull-none-drv-level-2 {
  bias-disable;
  drive-strength = <2>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_3: pcfg-pull-none-drv-level-3 {
  bias-disable;
  drive-strength = <3>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_4: pcfg-pull-none-drv-level-4 {
  bias-disable;
  drive-strength = <4>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_5: pcfg-pull-none-drv-level-5 {
  bias-disable;
  drive-strength = <5>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_6: pcfg-pull-none-drv-level-6 {
  bias-disable;
  drive-strength = <6>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_7: pcfg-pull-none-drv-level-7 {
  bias-disable;
  drive-strength = <7>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_8: pcfg-pull-none-drv-level-8 {
  bias-disable;
  drive-strength = <8>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_9: pcfg-pull-none-drv-level-9 {
  bias-disable;
  drive-strength = <9>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_10: pcfg-pull-none-drv-level-10 {
  bias-disable;
  drive-strength = <10>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_11: pcfg-pull-none-drv-level-11 {
  bias-disable;
  drive-strength = <11>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_12: pcfg-pull-none-drv-level-12 {
  bias-disable;
  drive-strength = <12>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_13: pcfg-pull-none-drv-level-13 {
  bias-disable;
  drive-strength = <13>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_14: pcfg-pull-none-drv-level-14 {
  bias-disable;
  drive-strength = <14>;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_15: pcfg-pull-none-drv-level-15 {
  bias-disable;
  drive-strength = <15>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_0: pcfg-pull-up-drv-level-0 {
  bias-pull-up;
  drive-strength = <0>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_1: pcfg-pull-up-drv-level-1 {
  bias-pull-up;
  drive-strength = <1>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_2: pcfg-pull-up-drv-level-2 {
  bias-pull-up;
  drive-strength = <2>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_3: pcfg-pull-up-drv-level-3 {
  bias-pull-up;
  drive-strength = <3>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_4: pcfg-pull-up-drv-level-4 {
  bias-pull-up;
  drive-strength = <4>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_5: pcfg-pull-up-drv-level-5 {
  bias-pull-up;
  drive-strength = <5>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_6: pcfg-pull-up-drv-level-6 {
  bias-pull-up;
  drive-strength = <6>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_7: pcfg-pull-up-drv-level-7 {
  bias-pull-up;
  drive-strength = <7>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_8: pcfg-pull-up-drv-level-8 {
  bias-pull-up;
  drive-strength = <8>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_9: pcfg-pull-up-drv-level-9 {
  bias-pull-up;
  drive-strength = <9>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_10: pcfg-pull-up-drv-level-10 {
  bias-pull-up;
  drive-strength = <10>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_11: pcfg-pull-up-drv-level-11 {
  bias-pull-up;
  drive-strength = <11>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_12: pcfg-pull-up-drv-level-12 {
  bias-pull-up;
  drive-strength = <12>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_13: pcfg-pull-up-drv-level-13 {
  bias-pull-up;
  drive-strength = <13>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_14: pcfg-pull-up-drv-level-14 {
  bias-pull-up;
  drive-strength = <14>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_drv_level_15: pcfg-pull-up-drv-level-15 {
  bias-pull-up;
  drive-strength = <15>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_0: pcfg-pull-down-drv-level-0 {
  bias-pull-down;
  drive-strength = <0>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_1: pcfg-pull-down-drv-level-1 {
  bias-pull-down;
  drive-strength = <1>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_2: pcfg-pull-down-drv-level-2 {
  bias-pull-down;
  drive-strength = <2>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_3: pcfg-pull-down-drv-level-3 {
  bias-pull-down;
  drive-strength = <3>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_4: pcfg-pull-down-drv-level-4 {
  bias-pull-down;
  drive-strength = <4>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_5: pcfg-pull-down-drv-level-5 {
  bias-pull-down;
  drive-strength = <5>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_6: pcfg-pull-down-drv-level-6 {
  bias-pull-down;
  drive-strength = <6>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_7: pcfg-pull-down-drv-level-7 {
  bias-pull-down;
  drive-strength = <7>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_8: pcfg-pull-down-drv-level-8 {
  bias-pull-down;
  drive-strength = <8>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_9: pcfg-pull-down-drv-level-9 {
  bias-pull-down;
  drive-strength = <9>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_10: pcfg-pull-down-drv-level-10 {
  bias-pull-down;
  drive-strength = <10>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_11: pcfg-pull-down-drv-level-11 {
  bias-pull-down;
  drive-strength = <11>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_12: pcfg-pull-down-drv-level-12 {
  bias-pull-down;
  drive-strength = <12>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_13: pcfg-pull-down-drv-level-13 {
  bias-pull-down;
  drive-strength = <13>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_14: pcfg-pull-down-drv-level-14 {
  bias-pull-down;
  drive-strength = <14>;
 };

 /omit-if-no-ref/
 pcfg_pull_down_drv_level_15: pcfg-pull-down-drv-level-15 {
  bias-pull-down;
  drive-strength = <15>;
 };

 /omit-if-no-ref/
 pcfg_pull_up_smt: pcfg-pull-up-smt {
  bias-pull-up;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_down_smt: pcfg-pull-down-smt {
  bias-pull-down;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_smt: pcfg-pull-none-smt {
  bias-disable;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_pull_none_drv_level_0_smt: pcfg-pull-none-drv-level-0-smt {
  bias-disable;
  drive-strength = <0>;
  input-schmitt-enable;
 };

 /omit-if-no-ref/
 pcfg_output_high: pcfg-output-high {
  output-high;
 };

 /omit-if-no-ref/
 pcfg_output_low: pcfg-output-low {
  output-low;
 };
};
# 8 "arch/arm64/boot/dts/rockchip/rk3568-pinctrl.dtsi" 2





&pinctrl {
 acodec {
  /omit-if-no-ref/
  acodec_pins: acodec-pins {
   rockchip,pins =

    <1 9 5 &pcfg_pull_none>,

    <1 1 5 &pcfg_pull_none>,

    <1 0 5 &pcfg_pull_none>,

    <1 7 5 &pcfg_pull_none>,

    <1 8 5 &pcfg_pull_none>,

    <1 3 5 &pcfg_pull_none>,

    <1 5 5 &pcfg_pull_none>;
  };
 };

 audiopwm {
  /omit-if-no-ref/
  audiopwm_lout: audiopwm-lout {
   rockchip,pins =

    <1 0 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  audiopwm_loutn: audiopwm-loutn {
   rockchip,pins =

    <1 1 6 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  audiopwm_loutp: audiopwm-loutp {
   rockchip,pins =

    <1 0 6 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  audiopwm_rout: audiopwm-rout {
   rockchip,pins =

    <1 1 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  audiopwm_routn: audiopwm-routn {
   rockchip,pins =

    <1 7 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  audiopwm_routp: audiopwm-routp {
   rockchip,pins =

    <1 6 4 &pcfg_pull_none>;
  };
 };

 bt656 {
  /omit-if-no-ref/
  bt656m0_pins: bt656m0-pins {
   rockchip,pins =

    <3 0 2 &pcfg_pull_none>,

    <2 24 2 &pcfg_pull_none>,

    <2 25 2 &pcfg_pull_none>,

    <2 26 2 &pcfg_pull_none>,

    <2 27 2 &pcfg_pull_none>,

    <2 28 2 &pcfg_pull_none>,

    <2 29 2 &pcfg_pull_none>,

    <2 30 2 &pcfg_pull_none>,

    <2 31 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  bt656m1_pins: bt656m1-pins {
   rockchip,pins =

    <4 12 5 &pcfg_pull_none>,

    <3 22 5 &pcfg_pull_none>,

    <3 23 5 &pcfg_pull_none>,

    <3 24 5 &pcfg_pull_none>,

    <3 25 5 &pcfg_pull_none>,

    <3 26 5 &pcfg_pull_none>,

    <3 27 5 &pcfg_pull_none>,

    <3 28 5 &pcfg_pull_none>,

    <3 29 5 &pcfg_pull_none>;
  };
 };

 bt1120 {
  /omit-if-no-ref/
  bt1120_pins: bt1120-pins {
   rockchip,pins =

    <3 6 2 &pcfg_pull_none>,

    <3 1 2 &pcfg_pull_none>,

    <3 2 2 &pcfg_pull_none>,

    <3 3 2 &pcfg_pull_none>,

    <3 4 2 &pcfg_pull_none>,

    <3 5 2 &pcfg_pull_none>,

    <3 7 2 &pcfg_pull_none>,

    <3 8 2 &pcfg_pull_none>,

    <3 9 2 &pcfg_pull_none>,

    <3 10 2 &pcfg_pull_none>,

    <3 11 2 &pcfg_pull_none>,

    <3 12 2 &pcfg_pull_none>,

    <3 13 2 &pcfg_pull_none>,

    <3 14 2 &pcfg_pull_none>,

    <3 17 2 &pcfg_pull_none>,

    <3 18 2 &pcfg_pull_none>,

    <3 19 2 &pcfg_pull_none>;
  };
 };

 cam {
  /omit-if-no-ref/
  cam_clkout0: cam-clkout0 {
   rockchip,pins =

    <4 7 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  cam_clkout1: cam-clkout1 {
   rockchip,pins =

    <4 8 1 &pcfg_pull_none>;
  };
 };

 can0 {
  /omit-if-no-ref/
  can0m0_pins: can0m0-pins {
   rockchip,pins =

    <0 12 2 &pcfg_pull_none>,

    <0 11 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  can0m1_pins: can0m1-pins {
   rockchip,pins =

    <2 2 4 &pcfg_pull_none>,

    <2 1 4 &pcfg_pull_none>;
  };
 };

 can1 {
  /omit-if-no-ref/
  can1m0_pins: can1m0-pins {
   rockchip,pins =

    <1 0 3 &pcfg_pull_none>,

    <1 1 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  can1m1_pins: can1m1-pins {
   rockchip,pins =

    <4 18 3 &pcfg_pull_none>,

    <4 19 3 &pcfg_pull_none>;
  };
 };

 can2 {
  /omit-if-no-ref/
  can2m0_pins: can2m0-pins {
   rockchip,pins =

    <4 12 3 &pcfg_pull_none>,

    <4 13 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  can2m1_pins: can2m1-pins {
   rockchip,pins =

    <2 9 4 &pcfg_pull_none>,

    <2 10 4 &pcfg_pull_none>;
  };
 };

 cif {
  /omit-if-no-ref/
  cif_clk: cif-clk {
   rockchip,pins =

    <4 16 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  cif_dvp_clk: cif-dvp-clk {
   rockchip,pins =

    <4 17 1 &pcfg_pull_none>,

    <4 14 1 &pcfg_pull_none>,

    <4 15 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  cif_dvp_bus16: cif-dvp-bus16 {
   rockchip,pins =

    <3 30 1 &pcfg_pull_none>,

    <3 31 1 &pcfg_pull_none>,

    <4 0 1 &pcfg_pull_none>,

    <4 1 1 &pcfg_pull_none>,

    <4 2 1 &pcfg_pull_none>,

    <4 3 1 &pcfg_pull_none>,

    <4 4 1 &pcfg_pull_none>,

    <4 5 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  cif_dvp_bus8: cif-dvp-bus8 {
   rockchip,pins =

    <3 22 1 &pcfg_pull_none>,

    <3 23 1 &pcfg_pull_none>,

    <3 24 1 &pcfg_pull_none>,

    <3 25 1 &pcfg_pull_none>,

    <3 26 1 &pcfg_pull_none>,

    <3 27 1 &pcfg_pull_none>,

    <3 28 1 &pcfg_pull_none>,

    <3 29 1 &pcfg_pull_none>;
  };
 };

 clk32k {
  /omit-if-no-ref/
  clk32k_in: clk32k-in {
   rockchip,pins =

    <0 8 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  clk32k_out0: clk32k-out0 {
   rockchip,pins =

    <0 8 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  clk32k_out1: clk32k-out1 {
   rockchip,pins =

    <2 22 1 &pcfg_pull_none>;
  };
 };

 cpu {
  /omit-if-no-ref/
  cpu_pins: cpu-pins {
   rockchip,pins =

    <0 15 2 &pcfg_pull_none>;
  };
 };

 ebc {
  /omit-if-no-ref/
  ebc_extern: ebc-extern {
   rockchip,pins =

    <4 7 2 &pcfg_pull_none>,

    <4 8 2 &pcfg_pull_none>,

    <4 9 2 &pcfg_pull_none>,

    <4 13 2 &pcfg_pull_none>,

    <4 10 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  ebc_pins: ebc-pins {
   rockchip,pins =

    <4 16 2 &pcfg_pull_none>,

    <4 11 2 &pcfg_pull_none>,

    <4 12 2 &pcfg_pull_none>,

    <4 6 2 &pcfg_pull_none>,

    <4 17 2 &pcfg_pull_none>,

    <3 22 2 &pcfg_pull_none>,

    <3 23 2 &pcfg_pull_none>,

    <3 24 2 &pcfg_pull_none>,

    <3 25 2 &pcfg_pull_none>,

    <3 26 2 &pcfg_pull_none>,

    <3 27 2 &pcfg_pull_none>,

    <3 28 2 &pcfg_pull_none>,

    <3 29 2 &pcfg_pull_none>,

    <3 30 2 &pcfg_pull_none>,

    <3 31 2 &pcfg_pull_none>,

    <4 0 2 &pcfg_pull_none>,

    <4 1 2 &pcfg_pull_none>,

    <4 2 2 &pcfg_pull_none>,

    <4 3 2 &pcfg_pull_none>,

    <4 4 2 &pcfg_pull_none>,

    <4 5 2 &pcfg_pull_none>,

    <4 14 2 &pcfg_pull_none>,

    <4 15 2 &pcfg_pull_none>;
  };
 };

 edpdp {
  /omit-if-no-ref/
  edpdpm0_pins: edpdpm0-pins {
   rockchip,pins =

    <4 20 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  edpdpm1_pins: edpdpm1-pins {
   rockchip,pins =

    <0 18 2 &pcfg_pull_none>;
  };
 };

 emmc {
  /omit-if-no-ref/
  emmc_rstnout: emmc-rstnout {
   rockchip,pins =

    <1 23 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  emmc_bus8: emmc-bus8 {
   rockchip,pins =

    <1 12 1 &pcfg_pull_up_drv_level_2>,

    <1 13 1 &pcfg_pull_up_drv_level_2>,

    <1 14 1 &pcfg_pull_up_drv_level_2>,

    <1 15 1 &pcfg_pull_up_drv_level_2>,

    <1 16 1 &pcfg_pull_up_drv_level_2>,

    <1 17 1 &pcfg_pull_up_drv_level_2>,

    <1 18 1 &pcfg_pull_up_drv_level_2>,

    <1 19 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  emmc_clk: emmc-clk {
   rockchip,pins =

    <1 21 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  emmc_cmd: emmc-cmd {
   rockchip,pins =

    <1 20 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  emmc_datastrobe: emmc-datastrobe {
   rockchip,pins =

    <1 22 1 &pcfg_pull_none>;
  };
 };

 eth0 {
  /omit-if-no-ref/
  eth0_pins: eth0-pins {
   rockchip,pins =

    <2 17 2 &pcfg_pull_none>;
  };
 };

 eth1 {
  /omit-if-no-ref/
  eth1m0_pins: eth1m0-pins {
   rockchip,pins =

    <3 8 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  eth1m1_pins: eth1m1-pins {
   rockchip,pins =

    <4 11 3 &pcfg_pull_none>;
  };
 };

 flash {
  /omit-if-no-ref/
  flash_pins: flash-pins {
   rockchip,pins =

    <1 24 2 &pcfg_pull_none>,

    <1 22 3 &pcfg_pull_none>,

    <1 27 2 &pcfg_pull_none>,

    <1 28 2 &pcfg_pull_none>,

    <1 12 2 &pcfg_pull_none>,

    <1 13 2 &pcfg_pull_none>,

    <1 14 2 &pcfg_pull_none>,

    <1 15 2 &pcfg_pull_none>,

    <1 16 2 &pcfg_pull_none>,

    <1 17 2 &pcfg_pull_none>,

    <1 18 2 &pcfg_pull_none>,

    <1 19 2 &pcfg_pull_none>,

    <1 21 2 &pcfg_pull_none>,

    <1 26 2 &pcfg_pull_none>,

    <1 25 2 &pcfg_pull_none>,

    <0 7 1 &pcfg_pull_none>,

    <1 23 3 &pcfg_pull_none>,

    <1 20 2 &pcfg_pull_none>;
  };
 };

 fspi {
  /omit-if-no-ref/
  fspi_pins: fspi-pins {
   rockchip,pins =

    <1 24 1 &pcfg_pull_none>,

    <1 27 1 &pcfg_pull_none>,

    <1 25 1 &pcfg_pull_none>,

    <1 26 1 &pcfg_pull_none>,

    <1 23 2 &pcfg_pull_none>,

    <1 28 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  fspi_cs1: fspi-cs1 {
   rockchip,pins =

    <1 22 2 &pcfg_pull_up>;
  };
 };

 gmac0 {
  /omit-if-no-ref/
  gmac0_miim: gmac0-miim {
   rockchip,pins =

    <2 19 2 &pcfg_pull_none>,

    <2 20 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac0_clkinout: gmac0-clkinout {
   rockchip,pins =

    <2 18 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac0_rx_er: gmac0-rx-er {
   rockchip,pins =

    <2 21 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac0_rx_bus2: gmac0-rx-bus2 {
   rockchip,pins =

    <2 14 1 &pcfg_pull_none>,

    <2 15 2 &pcfg_pull_none>,

    <2 16 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac0_tx_bus2: gmac0-tx-bus2 {
   rockchip,pins =

    <2 11 1 &pcfg_pull_none_drv_level_2>,

    <2 12 1 &pcfg_pull_none_drv_level_2>,

    <2 13 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac0_rgmii_clk: gmac0-rgmii-clk {
   rockchip,pins =

    <2 5 2 &pcfg_pull_none>,

    <2 8 2 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  gmac0_rgmii_bus: gmac0-rgmii-bus {
   rockchip,pins =

    <2 3 2 &pcfg_pull_none>,

    <2 4 2 &pcfg_pull_none>,

    <2 6 2 &pcfg_pull_none_drv_level_2>,

    <2 7 2 &pcfg_pull_none_drv_level_2>;
  };
 };

 gmac1 {
  /omit-if-no-ref/
  gmac1m0_miim: gmac1m0-miim {
   rockchip,pins =

    <3 20 3 &pcfg_pull_none>,

    <3 21 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m0_clkinout: gmac1m0-clkinout {
   rockchip,pins =

    <3 16 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m0_rx_er: gmac1m0-rx-er {
   rockchip,pins =

    <3 12 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m0_rx_bus2: gmac1m0-rx-bus2 {
   rockchip,pins =

    <3 9 3 &pcfg_pull_none>,

    <3 10 3 &pcfg_pull_none>,

    <3 11 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m0_tx_bus2: gmac1m0-tx-bus2 {
   rockchip,pins =

    <3 13 3 &pcfg_pull_none_drv_level_2>,

    <3 14 3 &pcfg_pull_none_drv_level_2>,

    <3 15 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m0_rgmii_clk: gmac1m0-rgmii-clk {
   rockchip,pins =

    <3 7 3 &pcfg_pull_none>,

    <3 6 3 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  gmac1m0_rgmii_bus: gmac1m0-rgmii-bus {
   rockchip,pins =

    <3 4 3 &pcfg_pull_none>,

    <3 5 3 &pcfg_pull_none>,

    <3 2 3 &pcfg_pull_none_drv_level_2>,

    <3 3 3 &pcfg_pull_none_drv_level_2>;
  };

  /omit-if-no-ref/
  gmac1m1_miim: gmac1m1-miim {
   rockchip,pins =

    <4 14 3 &pcfg_pull_none>,

    <4 15 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m1_clkinout: gmac1m1-clkinout {
   rockchip,pins =

    <4 17 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m1_rx_er: gmac1m1-rx-er {
   rockchip,pins =

    <4 10 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m1_rx_bus2: gmac1m1-rx-bus2 {
   rockchip,pins =

    <4 7 3 &pcfg_pull_none>,

    <4 8 3 &pcfg_pull_none>,

    <4 9 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m1_tx_bus2: gmac1m1-tx-bus2 {
   rockchip,pins =

    <4 4 3 &pcfg_pull_none_drv_level_2>,

    <4 5 3 &pcfg_pull_none_drv_level_2>,

    <4 6 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m1_rgmii_clk: gmac1m1-rgmii-clk {
   rockchip,pins =

    <4 3 3 &pcfg_pull_none>,

    <4 0 3 &pcfg_pull_none_drv_level_1>;
  };

  /omit-if-no-ref/
  gmac1m1_rgmii_bus: gmac1m1-rgmii-bus {
   rockchip,pins =

    <4 1 3 &pcfg_pull_none>,

    <4 2 3 &pcfg_pull_none>,

    <3 30 3 &pcfg_pull_none_drv_level_2>,

    <3 31 3 &pcfg_pull_none_drv_level_2>;
  };
 };

 gpu {
  /omit-if-no-ref/
  gpu_pins: gpu-pins {
   rockchip,pins =

    <0 16 2 &pcfg_pull_none>,

    <0 6 4 &pcfg_pull_none>;
  };
 };

 hdmitx {
  /omit-if-no-ref/
  hdmitxm0_cec: hdmitxm0-cec {
   rockchip,pins =

    <4 25 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  hdmitxm1_cec: hdmitxm1-cec {
   rockchip,pins =

    <0 23 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  hdmitx_scl: hdmitx-scl {
   rockchip,pins =

    <4 23 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  hdmitx_sda: hdmitx-sda {
   rockchip,pins =

    <4 24 1 &pcfg_pull_none>;
  };
 };

 i2c0 {
  /omit-if-no-ref/
  i2c0_xfer: i2c0-xfer {
   rockchip,pins =

    <0 9 1 &pcfg_pull_none_smt>,

    <0 10 1 &pcfg_pull_none_smt>;
  };
 };

 i2c1 {
  /omit-if-no-ref/
  i2c1_xfer: i2c1-xfer {
   rockchip,pins =

    <0 11 1 &pcfg_pull_none_smt>,

    <0 12 1 &pcfg_pull_none_smt>;
  };
 };

 i2c2 {
  /omit-if-no-ref/
  i2c2m0_xfer: i2c2m0-xfer {
   rockchip,pins =

    <0 13 1 &pcfg_pull_none_smt>,

    <0 14 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2c2m1_xfer: i2c2m1-xfer {
   rockchip,pins =

    <4 13 1 &pcfg_pull_none_smt>,

    <4 12 1 &pcfg_pull_none_smt>;
  };
 };

 i2c3 {
  /omit-if-no-ref/
  i2c3m0_xfer: i2c3m0-xfer {
   rockchip,pins =

    <1 1 1 &pcfg_pull_none_smt>,

    <1 0 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2c3m1_xfer: i2c3m1-xfer {
   rockchip,pins =

    <3 13 4 &pcfg_pull_none_smt>,

    <3 14 4 &pcfg_pull_none_smt>;
  };
 };

 i2c4 {
  /omit-if-no-ref/
  i2c4m0_xfer: i2c4m0-xfer {
   rockchip,pins =

    <4 11 1 &pcfg_pull_none_smt>,

    <4 10 1 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2c4m1_xfer: i2c4m1-xfer {
   rockchip,pins =

    <2 10 2 &pcfg_pull_none_smt>,

    <2 9 2 &pcfg_pull_none_smt>;
  };
 };

 i2c5 {
  /omit-if-no-ref/
  i2c5m0_xfer: i2c5m0-xfer {
   rockchip,pins =

    <3 11 4 &pcfg_pull_none_smt>,

    <3 12 4 &pcfg_pull_none_smt>;
  };

  /omit-if-no-ref/
  i2c5m1_xfer: i2c5m1-xfer {
   rockchip,pins =

    <4 23 2 &pcfg_pull_none_smt>,

    <4 24 2 &pcfg_pull_none_smt>;
  };
 };

 i2s1 {
  /omit-if-no-ref/
  i2s1m0_lrckrx: i2s1m0-lrckrx {
   rockchip,pins =

    <1 6 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_lrcktx: i2s1m0-lrcktx {
   rockchip,pins =

    <1 5 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_mclk: i2s1m0-mclk {
   rockchip,pins =

    <1 2 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sclkrx: i2s1m0-sclkrx {
   rockchip,pins =

    <1 4 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sclktx: i2s1m0-sclktx {
   rockchip,pins =

    <1 3 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdi0: i2s1m0-sdi0 {
   rockchip,pins =

    <1 11 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdi1: i2s1m0-sdi1 {
   rockchip,pins =

    <1 10 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdi2: i2s1m0-sdi2 {
   rockchip,pins =

    <1 9 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdi3: i2s1m0-sdi3 {
   rockchip,pins =

    <1 8 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdo0: i2s1m0-sdo0 {
   rockchip,pins =

    <1 7 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdo1: i2s1m0-sdo1 {
   rockchip,pins =

    <1 8 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdo2: i2s1m0-sdo2 {
   rockchip,pins =

    <1 9 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m0_sdo3: i2s1m0-sdo3 {
   rockchip,pins =

    <1 10 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_lrckrx: i2s1m1-lrckrx {
   rockchip,pins =

    <4 7 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_lrcktx: i2s1m1-lrcktx {
   rockchip,pins =

    <3 24 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_mclk: i2s1m1-mclk {
   rockchip,pins =

    <3 22 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sclkrx: i2s1m1-sclkrx {
   rockchip,pins =

    <4 6 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sclktx: i2s1m1-sclktx {
   rockchip,pins =

    <3 23 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdi0: i2s1m1-sdi0 {
   rockchip,pins =

    <3 26 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdi1: i2s1m1-sdi1 {
   rockchip,pins =

    <3 27 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdi2: i2s1m1-sdi2 {
   rockchip,pins =

    <3 28 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdi3: i2s1m1-sdi3 {
   rockchip,pins =

    <3 29 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdo0: i2s1m1-sdo0 {
   rockchip,pins =

    <3 25 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdo1: i2s1m1-sdo1 {
   rockchip,pins =

    <4 8 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdo2: i2s1m1-sdo2 {
   rockchip,pins =

    <4 9 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m1_sdo3: i2s1m1-sdo3 {
   rockchip,pins =

    <4 13 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_lrckrx: i2s1m2-lrckrx {
   rockchip,pins =

    <3 21 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_lrcktx: i2s1m2-lrcktx {
   rockchip,pins =

    <2 26 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_mclk: i2s1m2-mclk {
   rockchip,pins =

    <2 24 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_sclkrx: i2s1m2-sclkrx {
   rockchip,pins =

    <3 19 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_sclktx: i2s1m2-sclktx {
   rockchip,pins =

    <2 25 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_sdi0: i2s1m2-sdi0 {
   rockchip,pins =

    <2 27 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_sdi1: i2s1m2-sdi1 {
   rockchip,pins =

    <2 28 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_sdi2: i2s1m2-sdi2 {
   rockchip,pins =

    <2 29 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_sdi3: i2s1m2-sdi3 {
   rockchip,pins =

    <2 30 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_sdo0: i2s1m2-sdo0 {
   rockchip,pins =

    <2 31 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_sdo1: i2s1m2-sdo1 {
   rockchip,pins =

    <3 0 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_sdo2: i2s1m2-sdo2 {
   rockchip,pins =

    <3 17 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s1m2_sdo3: i2s1m2-sdo3 {
   rockchip,pins =

    <3 18 5 &pcfg_pull_none>;
  };
 };

 i2s2 {
  /omit-if-no-ref/
  i2s2m0_lrckrx: i2s2m0-lrckrx {
   rockchip,pins =

    <2 16 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m0_lrcktx: i2s2m0-lrcktx {
   rockchip,pins =

    <2 19 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m0_mclk: i2s2m0-mclk {
   rockchip,pins =

    <2 17 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m0_sclkrx: i2s2m0-sclkrx {
   rockchip,pins =

    <2 15 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m0_sclktx: i2s2m0-sclktx {
   rockchip,pins =

    <2 18 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m0_sdi: i2s2m0-sdi {
   rockchip,pins =

    <2 21 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m0_sdo: i2s2m0-sdo {
   rockchip,pins =

    <2 20 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m1_lrckrx: i2s2m1-lrckrx {
   rockchip,pins =

    <4 5 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m1_lrcktx: i2s2m1-lrcktx {
   rockchip,pins =

    <4 4 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m1_mclk: i2s2m1-mclk {
   rockchip,pins =

    <4 14 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m1_sclkrx: i2s2m1-sclkrx {
   rockchip,pins =

    <4 17 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m1_sclktx: i2s2m1-sclktx {
   rockchip,pins =

    <4 15 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m1_sdi: i2s2m1-sdi {
   rockchip,pins =

    <4 10 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s2m1_sdo: i2s2m1-sdo {
   rockchip,pins =

    <4 11 5 &pcfg_pull_none>;
  };
 };

 i2s3 {
  /omit-if-no-ref/
  i2s3m0_lrck: i2s3m0-lrck {
   rockchip,pins =

    <3 4 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s3m0_mclk: i2s3m0-mclk {
   rockchip,pins =

    <3 2 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s3m0_sclk: i2s3m0-sclk {
   rockchip,pins =

    <3 3 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s3m0_sdi: i2s3m0-sdi {
   rockchip,pins =

    <3 6 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s3m0_sdo: i2s3m0-sdo {
   rockchip,pins =

    <3 5 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s3m1_lrck: i2s3m1-lrck {
   rockchip,pins =

    <4 20 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s3m1_mclk: i2s3m1-mclk {
   rockchip,pins =

    <4 18 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s3m1_sclk: i2s3m1-sclk {
   rockchip,pins =

    <4 19 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s3m1_sdi: i2s3m1-sdi {
   rockchip,pins =

    <4 22 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  i2s3m1_sdo: i2s3m1-sdo {
   rockchip,pins =

    <4 21 5 &pcfg_pull_none>;
  };
 };

 isp {
  /omit-if-no-ref/
  isp_pins: isp-pins {
   rockchip,pins =

    <4 12 4 &pcfg_pull_none>,

    <4 6 1 &pcfg_pull_none>,

    <4 9 1 &pcfg_pull_none>;
  };
 };

 jtag {
  /omit-if-no-ref/
  jtag_pins: jtag-pins {
   rockchip,pins =

    <1 31 2 &pcfg_pull_none>,

    <2 0 2 &pcfg_pull_none>;
  };
 };

 lcdc {
  /omit-if-no-ref/
  lcdc_ctl: lcdc-ctl {
   rockchip,pins =

    <3 0 1 &pcfg_pull_none>,

    <2 24 1 &pcfg_pull_none>,

    <2 25 1 &pcfg_pull_none>,

    <2 26 1 &pcfg_pull_none>,

    <2 27 1 &pcfg_pull_none>,

    <2 28 1 &pcfg_pull_none>,

    <2 29 1 &pcfg_pull_none>,

    <2 30 1 &pcfg_pull_none>,

    <2 31 1 &pcfg_pull_none>,

    <3 1 1 &pcfg_pull_none>,

    <3 2 1 &pcfg_pull_none>,

    <3 3 1 &pcfg_pull_none>,

    <3 4 1 &pcfg_pull_none>,

    <3 5 1 &pcfg_pull_none>,

    <3 6 1 &pcfg_pull_none>,

    <3 7 1 &pcfg_pull_none>,

    <3 8 1 &pcfg_pull_none>,

    <3 9 1 &pcfg_pull_none>,

    <3 10 1 &pcfg_pull_none>,

    <3 11 1 &pcfg_pull_none>,

    <3 12 1 &pcfg_pull_none>,

    <3 13 1 &pcfg_pull_none>,

    <3 14 1 &pcfg_pull_none>,

    <3 15 1 &pcfg_pull_none>,

    <3 16 1 &pcfg_pull_none>,

    <3 19 1 &pcfg_pull_none>,

    <3 17 1 &pcfg_pull_none>,

    <3 18 1 &pcfg_pull_none>;
  };
 };

 mcu {
  /omit-if-no-ref/
  mcu_pins: mcu-pins {
   rockchip,pins =

    <0 12 4 &pcfg_pull_none>,

    <0 17 4 &pcfg_pull_none>,

    <0 11 4 &pcfg_pull_none>,

    <0 18 4 &pcfg_pull_none>,

    <0 19 4 &pcfg_pull_none>;
  };
 };

 npu {
  /omit-if-no-ref/
  npu_pins: npu-pins {
   rockchip,pins =

    <0 17 2 &pcfg_pull_none>;
  };
 };

 pcie20 {
  /omit-if-no-ref/
  pcie20m0_pins: pcie20m0-pins {
   rockchip,pins =

    <0 5 3 &pcfg_pull_none>,

    <0 14 3 &pcfg_pull_none>,

    <0 13 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie20m1_pins: pcie20m1-pins {
   rockchip,pins =

    <2 24 4 &pcfg_pull_none>,

    <3 17 4 &pcfg_pull_none>,

    <2 25 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie20m2_pins: pcie20m2-pins {
   rockchip,pins =

    <1 8 4 &pcfg_pull_none>,

    <1 10 4 &pcfg_pull_none>,

    <1 9 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie20_buttonrstn: pcie20-buttonrstn {
   rockchip,pins =

    <0 12 3 &pcfg_pull_none>;
  };
 };

 pcie30x1 {
  /omit-if-no-ref/
  pcie30x1m0_pins: pcie30x1m0-pins {
   rockchip,pins =

    <0 4 3 &pcfg_pull_none>,

    <0 19 3 &pcfg_pull_none>,

    <0 18 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie30x1m1_pins: pcie30x1m1-pins {
   rockchip,pins =

    <2 26 4 &pcfg_pull_none>,

    <3 1 4 &pcfg_pull_none>,

    <2 27 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie30x1m2_pins: pcie30x1m2-pins {
   rockchip,pins =

    <1 5 4 &pcfg_pull_none>,

    <1 2 4 &pcfg_pull_none>,

    <1 3 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie30x1_buttonrstn: pcie30x1-buttonrstn {
   rockchip,pins =

    <0 11 3 &pcfg_pull_none>;
  };
 };

 pcie30x2 {
  /omit-if-no-ref/
  pcie30x2m0_pins: pcie30x2m0-pins {
   rockchip,pins =

    <0 6 2 &pcfg_pull_none>,

    <0 22 3 &pcfg_pull_none>,

    <0 21 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie30x2m1_pins: pcie30x2m1-pins {
   rockchip,pins =

    <2 28 4 &pcfg_pull_none>,

    <2 30 4 &pcfg_pull_none>,

    <2 29 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie30x2m2_pins: pcie30x2m2-pins {
   rockchip,pins =

    <4 18 4 &pcfg_pull_none>,

    <4 20 4 &pcfg_pull_none>,

    <4 19 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pcie30x2_buttonrstn: pcie30x2-buttonrstn {
   rockchip,pins =

    <0 8 3 &pcfg_pull_none>;
  };
 };

 pdm {
  /omit-if-no-ref/
  pdmm0_clk: pdmm0-clk {
   rockchip,pins =

    <1 6 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm0_clk1: pdmm0-clk1 {
   rockchip,pins =

    <1 4 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm0_sdi0: pdmm0-sdi0 {
   rockchip,pins =

    <1 11 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm0_sdi1: pdmm0-sdi1 {
   rockchip,pins =

    <1 10 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm0_sdi2: pdmm0-sdi2 {
   rockchip,pins =

    <1 9 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm0_sdi3: pdmm0-sdi3 {
   rockchip,pins =

    <1 8 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_clk: pdmm1-clk {
   rockchip,pins =

    <3 30 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_clk1: pdmm1-clk1 {
   rockchip,pins =

    <4 0 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_sdi0: pdmm1-sdi0 {
   rockchip,pins =

    <3 31 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_sdi1: pdmm1-sdi1 {
   rockchip,pins =

    <4 1 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_sdi2: pdmm1-sdi2 {
   rockchip,pins =

    <4 2 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm1_sdi3: pdmm1-sdi3 {
   rockchip,pins =

    <4 3 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm2_clk1: pdmm2-clk1 {
   rockchip,pins =

    <3 20 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm2_sdi0: pdmm2-sdi0 {
   rockchip,pins =

    <3 11 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm2_sdi1: pdmm2-sdi1 {
   rockchip,pins =

    <3 12 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm2_sdi2: pdmm2-sdi2 {
   rockchip,pins =

    <3 15 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pdmm2_sdi3: pdmm2-sdi3 {
   rockchip,pins =

    <3 16 5 &pcfg_pull_none>;
  };
 };

 pmic {
  /omit-if-no-ref/
  pmic_pins: pmic-pins {
   rockchip,pins =

    <0 2 1 &pcfg_pull_none>;
  };
 };

 pmu {
  /omit-if-no-ref/
  pmu_pins: pmu-pins {
   rockchip,pins =

    <0 5 4 &pcfg_pull_none>,

    <0 6 3 &pcfg_pull_none>,

    <0 20 4 &pcfg_pull_none>,

    <0 21 4 &pcfg_pull_none>,

    <0 22 4 &pcfg_pull_none>,

    <0 23 4 &pcfg_pull_none>;
  };
 };

 pwm0 {
  /omit-if-no-ref/
  pwm0m0_pins: pwm0m0-pins {
   rockchip,pins =

    <0 15 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm0m1_pins: pwm0m1-pins {
   rockchip,pins =

    <0 23 2 &pcfg_pull_none>;
  };
 };

 pwm1 {
  /omit-if-no-ref/
  pwm1m0_pins: pwm1m0-pins {
   rockchip,pins =

    <0 16 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm1m1_pins: pwm1m1-pins {
   rockchip,pins =

    <0 13 4 &pcfg_pull_none>;
  };
 };

 pwm2 {
  /omit-if-no-ref/
  pwm2m0_pins: pwm2m0-pins {
   rockchip,pins =

    <0 17 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm2m1_pins: pwm2m1-pins {
   rockchip,pins =

    <0 14 4 &pcfg_pull_none>;
  };
 };

 pwm3 {
  /omit-if-no-ref/
  pwm3_pins: pwm3-pins {
   rockchip,pins =

    <0 18 1 &pcfg_pull_none>;
  };
 };

 pwm4 {
  /omit-if-no-ref/
  pwm4_pins: pwm4-pins {
   rockchip,pins =

    <0 19 1 &pcfg_pull_none>;
  };
 };

 pwm5 {
  /omit-if-no-ref/
  pwm5_pins: pwm5-pins {
   rockchip,pins =

    <0 20 1 &pcfg_pull_none>;
  };
 };

 pwm6 {
  /omit-if-no-ref/
  pwm6_pins: pwm6-pins {
   rockchip,pins =

    <0 21 1 &pcfg_pull_none>;
  };
 };

 pwm7 {
  /omit-if-no-ref/
  pwm7_pins: pwm7-pins {
   rockchip,pins =

    <0 22 1 &pcfg_pull_none>;
  };
 };

 pwm8 {
  /omit-if-no-ref/
  pwm8m0_pins: pwm8m0-pins {
   rockchip,pins =

    <3 9 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm8m1_pins: pwm8m1-pins {
   rockchip,pins =

    <1 29 4 &pcfg_pull_none>;
  };
 };

 pwm9 {
  /omit-if-no-ref/
  pwm9m0_pins: pwm9m0-pins {
   rockchip,pins =

    <3 10 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm9m1_pins: pwm9m1-pins {
   rockchip,pins =

    <1 30 4 &pcfg_pull_none>;
  };
 };

 pwm10 {
  /omit-if-no-ref/
  pwm10m0_pins: pwm10m0-pins {
   rockchip,pins =

    <3 13 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm10m1_pins: pwm10m1-pins {
   rockchip,pins =

    <2 1 2 &pcfg_pull_none>;
  };
 };

 pwm11 {
  /omit-if-no-ref/
  pwm11m0_pins: pwm11m0-pins {
   rockchip,pins =

    <3 14 5 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm11m1_pins: pwm11m1-pins {
   rockchip,pins =

    <4 16 3 &pcfg_pull_none>;
  };
 };

 pwm12 {
  /omit-if-no-ref/
  pwm12m0_pins: pwm12m0-pins {
   rockchip,pins =

    <3 15 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm12m1_pins: pwm12m1-pins {
   rockchip,pins =

    <4 21 1 &pcfg_pull_none>;
  };
 };

 pwm13 {
  /omit-if-no-ref/
  pwm13m0_pins: pwm13m0-pins {
   rockchip,pins =

    <3 16 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm13m1_pins: pwm13m1-pins {
   rockchip,pins =

    <4 22 1 &pcfg_pull_none>;
  };
 };

 pwm14 {
  /omit-if-no-ref/
  pwm14m0_pins: pwm14m0-pins {
   rockchip,pins =

    <3 20 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm14m1_pins: pwm14m1-pins {
   rockchip,pins =

    <4 18 1 &pcfg_pull_none>;
  };
 };

 pwm15 {
  /omit-if-no-ref/
  pwm15m0_pins: pwm15m0-pins {
   rockchip,pins =

    <3 21 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  pwm15m1_pins: pwm15m1-pins {
   rockchip,pins =

    <4 19 1 &pcfg_pull_none>;
  };
 };

 refclk {
  /omit-if-no-ref/
  refclk_pins: refclk-pins {
   rockchip,pins =

    <0 0 1 &pcfg_pull_none>;
  };
 };

 sata {
  /omit-if-no-ref/
  sata_pins: sata-pins {
   rockchip,pins =

    <0 4 2 &pcfg_pull_none>,

    <0 6 1 &pcfg_pull_none>,

    <0 5 2 &pcfg_pull_none>;
  };
 };

 sata0 {
  /omit-if-no-ref/
  sata0_pins: sata0-pins {
   rockchip,pins =

    <4 22 3 &pcfg_pull_none>;
  };
 };

 sata1 {
  /omit-if-no-ref/
  sata1_pins: sata1-pins {
   rockchip,pins =

    <4 21 3 &pcfg_pull_none>;
  };
 };

 sata2 {
  /omit-if-no-ref/
  sata2_pins: sata2-pins {
   rockchip,pins =

    <4 20 3 &pcfg_pull_none>;
  };
 };

 scr {
  /omit-if-no-ref/
  scr_pins: scr-pins {
   rockchip,pins =

    <1 2 3 &pcfg_pull_none>,

    <1 7 3 &pcfg_pull_up>,

    <1 3 3 &pcfg_pull_up>,

    <1 5 3 &pcfg_pull_none>;
  };
 };

 sdmmc0 {
  /omit-if-no-ref/
  sdmmc0_bus4: sdmmc0-bus4 {
   rockchip,pins =

    <1 29 1 &pcfg_pull_up_drv_level_2>,

    <1 30 1 &pcfg_pull_up_drv_level_2>,

    <1 31 1 &pcfg_pull_up_drv_level_2>,

    <2 0 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc0_clk: sdmmc0-clk {
   rockchip,pins =

    <2 2 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc0_cmd: sdmmc0-cmd {
   rockchip,pins =

    <2 1 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc0_det: sdmmc0-det {
   rockchip,pins =

    <0 4 1 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  sdmmc0_pwren: sdmmc0-pwren {
   rockchip,pins =

    <0 5 1 &pcfg_pull_none>;
  };
 };

 sdmmc1 {
  /omit-if-no-ref/
  sdmmc1_bus4: sdmmc1-bus4 {
   rockchip,pins =

    <2 3 1 &pcfg_pull_up_drv_level_2>,

    <2 4 1 &pcfg_pull_up_drv_level_2>,

    <2 5 1 &pcfg_pull_up_drv_level_2>,

    <2 6 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc1_clk: sdmmc1-clk {
   rockchip,pins =

    <2 8 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc1_cmd: sdmmc1-cmd {
   rockchip,pins =

    <2 7 1 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc1_det: sdmmc1-det {
   rockchip,pins =

    <2 10 1 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  sdmmc1_pwren: sdmmc1-pwren {
   rockchip,pins =

    <2 9 1 &pcfg_pull_none>;
  };
 };

 sdmmc2 {
  /omit-if-no-ref/
  sdmmc2m0_bus4: sdmmc2m0-bus4 {
   rockchip,pins =

    <3 22 3 &pcfg_pull_up_drv_level_2>,

    <3 23 3 &pcfg_pull_up_drv_level_2>,

    <3 24 3 &pcfg_pull_up_drv_level_2>,

    <3 25 3 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc2m0_clk: sdmmc2m0-clk {
   rockchip,pins =

    <3 27 3 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc2m0_cmd: sdmmc2m0-cmd {
   rockchip,pins =

    <3 26 3 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc2m0_det: sdmmc2m0-det {
   rockchip,pins =

    <3 28 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  sdmmc2m0_pwren: sdmmc2m0-pwren {
   rockchip,pins =

    <3 29 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  sdmmc2m1_bus4: sdmmc2m1-bus4 {
   rockchip,pins =

    <3 1 5 &pcfg_pull_up_drv_level_2>,

    <3 2 5 &pcfg_pull_up_drv_level_2>,

    <3 3 5 &pcfg_pull_up_drv_level_2>,

    <3 4 5 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc2m1_clk: sdmmc2m1-clk {
   rockchip,pins =

    <3 6 5 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc2m1_cmd: sdmmc2m1-cmd {
   rockchip,pins =

    <3 5 5 &pcfg_pull_up_drv_level_2>;
  };

  /omit-if-no-ref/
  sdmmc2m1_det: sdmmc2m1-det {
   rockchip,pins =

    <3 7 4 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  sdmmc2m1_pwren: sdmmc2m1-pwren {
   rockchip,pins =

    <3 8 4 &pcfg_pull_none>;
  };
 };

 spdif {
  /omit-if-no-ref/
  spdifm0_tx: spdifm0-tx {
   rockchip,pins =

    <1 4 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spdifm1_tx: spdifm1-tx {
   rockchip,pins =

    <3 21 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spdifm2_tx: spdifm2-tx {
   rockchip,pins =

    <4 20 2 &pcfg_pull_none>;
  };
 };

 spi0 {
  /omit-if-no-ref/
  spi0m0_pins: spi0m0-pins {
   rockchip,pins =

    <0 13 2 &pcfg_pull_none>,

    <0 21 2 &pcfg_pull_none>,

    <0 14 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi0m0_cs0: spi0m0-cs0 {
   rockchip,pins =

    <0 22 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi0m0_cs1: spi0m0-cs1 {
   rockchip,pins =

    <0 20 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi0m1_pins: spi0m1-pins {
   rockchip,pins =

    <2 27 3 &pcfg_pull_none>,

    <2 24 3 &pcfg_pull_none>,

    <2 25 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi0m1_cs0: spi0m1-cs0 {
   rockchip,pins =

    <2 26 3 &pcfg_pull_none>;
  };
 };

 spi1 {
  /omit-if-no-ref/
  spi1m0_pins: spi1m0-pins {
   rockchip,pins =

    <2 13 3 &pcfg_pull_none>,

    <2 14 3 &pcfg_pull_none>,

    <2 15 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi1m0_cs0: spi1m0-cs0 {
   rockchip,pins =

    <2 16 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi1m0_cs1: spi1m0-cs1 {
   rockchip,pins =

    <2 22 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi1m1_pins: spi1m1-pins {
   rockchip,pins =

    <3 19 3 &pcfg_pull_none>,

    <3 18 3 &pcfg_pull_none>,

    <3 17 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi1m1_cs0: spi1m1-cs0 {
   rockchip,pins =

    <3 1 3 &pcfg_pull_none>;
  };
 };

 spi2 {
  /omit-if-no-ref/
  spi2m0_pins: spi2m0-pins {
   rockchip,pins =

    <2 17 4 &pcfg_pull_none>,

    <2 18 4 &pcfg_pull_none>,

    <2 19 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi2m0_cs0: spi2m0-cs0 {
   rockchip,pins =

    <2 20 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi2m0_cs1: spi2m0-cs1 {
   rockchip,pins =

    <2 21 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi2m1_pins: spi2m1-pins {
   rockchip,pins =

    <3 0 3 &pcfg_pull_none>,

    <2 31 3 &pcfg_pull_none>,

    <2 30 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi2m1_cs0: spi2m1-cs0 {
   rockchip,pins =

    <2 29 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi2m1_cs1: spi2m1-cs1 {
   rockchip,pins =

    <2 28 3 &pcfg_pull_none>;
  };
 };

 spi3 {
  /omit-if-no-ref/
  spi3m0_pins: spi3m0-pins {
   rockchip,pins =

    <4 11 4 &pcfg_pull_none>,

    <4 8 4 &pcfg_pull_none>,

    <4 10 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi3m0_cs0: spi3m0-cs0 {
   rockchip,pins =

    <4 6 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi3m0_cs1: spi3m0-cs1 {
   rockchip,pins =

    <4 7 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi3m1_pins: spi3m1-pins {
   rockchip,pins =

    <4 18 2 &pcfg_pull_none>,

    <4 21 2 &pcfg_pull_none>,

    <4 19 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi3m1_cs0: spi3m1-cs0 {
   rockchip,pins =

    <4 22 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  spi3m1_cs1: spi3m1-cs1 {
   rockchip,pins =

    <4 25 2 &pcfg_pull_none>;
  };
 };

 tsadc {
  /omit-if-no-ref/
  tsadcm0_shut: tsadcm0-shut {
   rockchip,pins =

    <0 1 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  tsadcm1_shut: tsadcm1-shut {
   rockchip,pins =

    <0 2 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  tsadc_shutorg: tsadc-shutorg {
   rockchip,pins =

    <0 1 2 &pcfg_pull_none>;
  };
 };

 uart0 {
  /omit-if-no-ref/
  uart0_xfer: uart0-xfer {
   rockchip,pins =

    <0 16 3 &pcfg_pull_up>,

    <0 17 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart0_ctsn: uart0-ctsn {
   rockchip,pins =

    <0 23 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart0_rtsn: uart0-rtsn {
   rockchip,pins =

    <0 20 3 &pcfg_pull_none>;
  };
 };

 uart1 {
  /omit-if-no-ref/
  uart1m0_xfer: uart1m0-xfer {
   rockchip,pins =

    <2 11 2 &pcfg_pull_up>,

    <2 12 2 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart1m0_ctsn: uart1m0-ctsn {
   rockchip,pins =

    <2 14 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart1m0_rtsn: uart1m0-rtsn {
   rockchip,pins =

    <2 13 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart1m1_xfer: uart1m1-xfer {
   rockchip,pins =

    <3 31 4 &pcfg_pull_up>,

    <3 30 4 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart1m1_ctsn: uart1m1-ctsn {
   rockchip,pins =

    <4 17 4 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart1m1_rtsn: uart1m1-rtsn {
   rockchip,pins =

    <4 14 4 &pcfg_pull_none>;
  };
 };

 uart2 {
  /omit-if-no-ref/
  uart2m0_xfer: uart2m0-xfer {
   rockchip,pins =

    <0 24 1 &pcfg_pull_up>,

    <0 25 1 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart2m1_xfer: uart2m1-xfer {
   rockchip,pins =

    <1 30 2 &pcfg_pull_up>,

    <1 29 2 &pcfg_pull_up>;
  };
 };

 uart3 {
  /omit-if-no-ref/
  uart3m0_xfer: uart3m0-xfer {
   rockchip,pins =

    <1 0 2 &pcfg_pull_up>,

    <1 1 2 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart3m0_ctsn: uart3m0-ctsn {
   rockchip,pins =

    <1 3 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart3m0_rtsn: uart3m0-rtsn {
   rockchip,pins =

    <1 2 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart3m1_xfer: uart3m1-xfer {
   rockchip,pins =

    <3 16 4 &pcfg_pull_up>,

    <3 15 4 &pcfg_pull_up>;
  };
 };

 uart4 {
  /omit-if-no-ref/
  uart4m0_xfer: uart4m0-xfer {
   rockchip,pins =

    <1 4 2 &pcfg_pull_up>,

    <1 6 2 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart4m0_ctsn: uart4m0-ctsn {
   rockchip,pins =

    <1 7 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart4m0_rtsn: uart4m0-rtsn {
   rockchip,pins =

    <1 5 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart4m1_xfer: uart4m1-xfer {
   rockchip,pins =

    <3 9 4 &pcfg_pull_up>,

    <3 10 4 &pcfg_pull_up>;
  };
 };

 uart5 {
  /omit-if-no-ref/
  uart5m0_xfer: uart5m0-xfer {
   rockchip,pins =

    <2 1 3 &pcfg_pull_up>,

    <2 2 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart5m0_ctsn: uart5m0-ctsn {
   rockchip,pins =

    <1 31 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart5m0_rtsn: uart5m0-rtsn {
   rockchip,pins =

    <2 0 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart5m1_xfer: uart5m1-xfer {
   rockchip,pins =

    <3 19 4 &pcfg_pull_up>,

    <3 18 4 &pcfg_pull_up>;
  };
 };

 uart6 {
  /omit-if-no-ref/
  uart6m0_xfer: uart6m0-xfer {
   rockchip,pins =

    <2 3 3 &pcfg_pull_up>,

    <2 4 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart6m0_ctsn: uart6m0-ctsn {
   rockchip,pins =

    <2 16 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart6m0_rtsn: uart6m0-rtsn {
   rockchip,pins =

    <2 15 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart6m1_xfer: uart6m1-xfer {
   rockchip,pins =

    <1 30 3 &pcfg_pull_up>,

    <1 29 3 &pcfg_pull_up>;
  };
 };

 uart7 {
  /omit-if-no-ref/
  uart7m0_xfer: uart7m0-xfer {
   rockchip,pins =

    <2 5 3 &pcfg_pull_up>,

    <2 6 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart7m0_ctsn: uart7m0-ctsn {
   rockchip,pins =

    <2 18 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart7m0_rtsn: uart7m0-rtsn {
   rockchip,pins =

    <2 17 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart7m1_xfer: uart7m1-xfer {
   rockchip,pins =

    <3 21 4 &pcfg_pull_up>,

    <3 20 4 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart7m2_xfer: uart7m2-xfer {
   rockchip,pins =

    <4 3 4 &pcfg_pull_up>,

    <4 2 4 &pcfg_pull_up>;
  };
 };

 uart8 {
  /omit-if-no-ref/
  uart8m0_xfer: uart8m0-xfer {
   rockchip,pins =

    <2 22 2 &pcfg_pull_up>,

    <2 21 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart8m0_ctsn: uart8m0-ctsn {
   rockchip,pins =

    <2 10 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart8m0_rtsn: uart8m0-rtsn {
   rockchip,pins =

    <2 9 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart8m1_xfer: uart8m1-xfer {
   rockchip,pins =

    <3 0 4 &pcfg_pull_up>,

    <2 31 4 &pcfg_pull_up>;
  };
 };

 uart9 {
  /omit-if-no-ref/
  uart9m0_xfer: uart9m0-xfer {
   rockchip,pins =

    <2 7 3 &pcfg_pull_up>,

    <2 8 3 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart9m0_ctsn: uart9m0-ctsn {
   rockchip,pins =

    <2 20 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart9m0_rtsn: uart9m0-rtsn {
   rockchip,pins =

    <2 19 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  uart9m1_xfer: uart9m1-xfer {
   rockchip,pins =

    <4 22 4 &pcfg_pull_up>,

    <4 21 4 &pcfg_pull_up>;
  };

  /omit-if-no-ref/
  uart9m2_xfer: uart9m2-xfer {
   rockchip,pins =

    <4 5 4 &pcfg_pull_up>,

    <4 4 4 &pcfg_pull_up>;
  };
 };

 vop {
  /omit-if-no-ref/
  vopm0_pins: vopm0-pins {
   rockchip,pins =

    <0 19 2 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  vopm1_pins: vopm1-pins {
   rockchip,pins =

    <3 20 2 &pcfg_pull_none>;
  };
 };
};




&pinctrl {
 spi0-hs {
  /omit-if-no-ref/
  spi0m0_pins_hs: spi0m0-pins {
   rockchip,pins =

    <0 13 2 &pcfg_pull_up_drv_level_1>,

    <0 21 2 &pcfg_pull_up_drv_level_1>,

    <0 14 2 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi0m0_cs0_hs: spi0m0-cs0 {
   rockchip,pins =

    <0 22 2 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi0m0_cs1_hs: spi0m0-cs1 {
   rockchip,pins =

    <0 20 2 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi0m1_pins_hs: spi0m1-pins {
   rockchip,pins =

    <2 27 3 &pcfg_pull_up_drv_level_1>,

    <2 24 3 &pcfg_pull_up_drv_level_1>,

    <2 25 3 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi0m1_cs0_hs: spi0m1-cs0 {
   rockchip,pins =

    <2 26 3 &pcfg_pull_up_drv_level_1>;
  };
 };

 spi1-hs {
  /omit-if-no-ref/
  spi1m0_pins_hs: spi1m0-pins {
   rockchip,pins =

    <2 13 3 &pcfg_pull_up_drv_level_1>,

    <2 14 3 &pcfg_pull_up_drv_level_1>,

    <2 15 4 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi1m0_cs0_hs: spi1m0-cs0 {
   rockchip,pins =

    <2 16 4 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi1m0_cs1_hs: spi1m0-cs1 {
   rockchip,pins =

    <2 22 3 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi1m1_pins_hs: spi1m1-pins {
   rockchip,pins =

    <3 19 3 &pcfg_pull_up_drv_level_1>,

    <3 18 3 &pcfg_pull_up_drv_level_1>,

    <3 17 3 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi1m1_cs0_hs: spi1m1-cs0 {
   rockchip,pins =

    <3 1 3 &pcfg_pull_up_drv_level_1>;
  };
 };

 spi2-hs {
  /omit-if-no-ref/
  spi2m0_pins_hs: spi2m0-pins {
   rockchip,pins =

    <2 17 4 &pcfg_pull_up_drv_level_1>,

    <2 18 4 &pcfg_pull_up_drv_level_1>,

    <2 19 4 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi2m0_cs0_hs: spi2m0-cs0 {
   rockchip,pins =

    <2 20 4 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi2m0_cs1_hs: spi2m0-cs1 {
   rockchip,pins =

    <2 21 4 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi2m1_pins_hs: spi2m1-pins {
   rockchip,pins =

    <3 0 3 &pcfg_pull_up_drv_level_1>,

    <2 31 3 &pcfg_pull_up_drv_level_1>,

    <2 30 3 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi2m1_cs0_hs: spi2m1-cs0 {
   rockchip,pins =

    <2 29 3 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi2m1_cs1_hs: spi2m1-cs1 {
   rockchip,pins =

    <2 28 3 &pcfg_pull_up_drv_level_1>;
  };
 };

 spi3-hs {
  /omit-if-no-ref/
  spi3m0_pins_hs: spi3m0-pins {
   rockchip,pins =

    <4 11 4 &pcfg_pull_up_drv_level_1>,

    <4 8 4 &pcfg_pull_up_drv_level_1>,

    <4 10 4 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi3m0_cs0_hs: spi3m0-cs0 {
   rockchip,pins =

    <4 6 4 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi3m0_cs1_hs: spi3m0-cs1 {
   rockchip,pins =

    <4 7 4 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi3m1_pins_hs: spi3m1-pins {
   rockchip,pins =

    <4 18 2 &pcfg_pull_up_drv_level_1>,

    <4 21 2 &pcfg_pull_up_drv_level_1>,

    <4 19 2 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi3m1_cs0_hs: spi3m1-cs0 {
   rockchip,pins =

    <4 22 2 &pcfg_pull_up_drv_level_1>;
  };

  /omit-if-no-ref/
  spi3m1_cs1_hs: spi3m1-cs1 {
   rockchip,pins =

    <4 25 2 &pcfg_pull_up_drv_level_1>;
  };
 };

 gmac-txd-level3 {
  /omit-if-no-ref/
  gmac0_tx_bus2_level3: gmac0-tx-bus2-level3 {
   rockchip,pins =

    <2 11 1 &pcfg_pull_none_drv_level_3>,

    <2 12 1 &pcfg_pull_none_drv_level_3>,

    <2 13 1 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac0_rgmii_bus_level3: gmac0-rgmii-bus-level3 {
   rockchip,pins =

    <2 3 2 &pcfg_pull_none>,

    <2 4 2 &pcfg_pull_none>,

    <2 6 2 &pcfg_pull_none_drv_level_3>,

    <2 7 2 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  gmac1m0_tx_bus2_level3: gmac1m0-tx-bus2-level3 {
   rockchip,pins =

    <3 13 3 &pcfg_pull_none_drv_level_3>,

    <3 14 3 &pcfg_pull_none_drv_level_3>,

    <3 15 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m0_rgmii_bus_level3: gmac1m0-rgmii-bus-level3 {
   rockchip,pins =

    <3 4 3 &pcfg_pull_none>,

    <3 5 3 &pcfg_pull_none>,

    <3 2 3 &pcfg_pull_none_drv_level_3>,

    <3 3 3 &pcfg_pull_none_drv_level_3>;
  };

  /omit-if-no-ref/
  gmac1m1_tx_bus2_level3: gmac1m1-tx-bus2-level3 {
   rockchip,pins =

    <4 4 3 &pcfg_pull_none_drv_level_3>,

    <4 5 3 &pcfg_pull_none_drv_level_3>,

    <4 6 3 &pcfg_pull_none>;
  };

  /omit-if-no-ref/
  gmac1m1_rgmii_bus_level3: gmac1m1-rgmii-bus-level3 {
   rockchip,pins =

    <4 1 3 &pcfg_pull_none>,

    <4 2 3 &pcfg_pull_none>,

    <3 30 3 &pcfg_pull_none_drv_level_3>,

    <3 31 3 &pcfg_pull_none_drv_level_3>;
  };
 };

 gmac-txc-level2 {
  /omit-if-no-ref/
  gmac0_rgmii_clk_level2: gmac0-rgmii-clk-level2 {
   rockchip,pins =

    <2 5 2 &pcfg_pull_none>,

    <2 8 2 &pcfg_pull_none_drv_level_2>;
  };

  /omit-if-no-ref/
  gmac1m0_rgmii_clk_level2: gmac1m0-rgmii-clk-level2 {
   rockchip,pins =

    <3 7 3 &pcfg_pull_none>,

    <3 6 3 &pcfg_pull_none_drv_level_2>;
  };

  /omit-if-no-ref/
  gmac1m1_rgmii_clk_level2: gmac1m1-rgmii-clk-level2 {
   rockchip,pins =

    <4 3 3 &pcfg_pull_none>,

    <4 0 3 &pcfg_pull_none_drv_level_2>;
  };
 };
};
# 594 "arch/arm64/boot/dts/rockchip/rk3568.dtsi" 2
# 11 "arch/arm64/boot/dts/rockchip/rk3568-evb1-v10.dts" 2

/ {
 model = "Rockchip RK3568 EVB1 DDR4 V10 Board";
 compatible = "rockchip,rk3568-evb1-v10", "rockchip,rk3568";

 chosen: chosen {
  stdout-path = "serial2:1500000n8";
 };

 dc_12v: dc-12v {
  compatible = "regulator-fixed";
  regulator-name = "dc_12v";
  regulator-always-on;
  regulator-boot-on;
  regulator-min-microvolt = <12000000>;
  regulator-max-microvolt = <12000000>;
 };

 vcc3v3_sys: vcc3v3-sys {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3_sys";
  regulator-always-on;
  regulator-boot-on;
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  vin-supply = <&dc_12v>;
 };

 vcc5v0_sys: vcc5v0-sys {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0_sys";
  regulator-always-on;
  regulator-boot-on;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  vin-supply = <&dc_12v>;
 };

 vcc3v3_lcd0_n: vcc3v3-lcd0-n {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3_lcd0_n";
  regulator-boot-on;

  regulator-state-mem {
   regulator-off-in-suspend;
  };
 };

 vcc3v3_lcd1_n: vcc3v3-lcd1-n {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3_lcd1_n";
  regulator-boot-on;

  regulator-state-mem {
   regulator-off-in-suspend;
  };
 };
};

&sdhci {
 bus-width = <8>;
 max-frequency = <200000000>;
 non-removable;
 status = "okay";
};

&uart2 {
 status = "okay";
};
