library verilog;
use verilog.vl_types.all;
entity vram is
    port(
        clk             : in     vl_logic;
        ra              : in     vl_logic_vector(18 downto 0);
        rd              : out    vl_logic_vector(31 downto 0);
        wa              : in     vl_logic_vector(18 downto 0);
        wd              : in     vl_logic_vector(31 downto 0);
        we              : in     vl_logic
    );
end vram;
