Thomas M. Conte , Kishore N. Menezes , Patrick M. Mills , Burzin A. Patel, Optimization of instruction fetch mechanisms for high issue rates, ACM SIGARCH Computer Architecture News, v.23 n.2, p.333-344, May 1995
W. Y. Chen , P. P. Chang , T. M. Conte , W. W. Hwu, The Effect of Code Expanding Optimizations on Instruction Cache Design, IEEE Transactions on Computers, v.42 n.9, p.1045-1057, September 1993
Hans Mulder , Michael J. Flynn, Processor Architecture and Data Buffering, IEEE Transactions on Computers, v.41 n.10, p.1211-1222, October 1992
