{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695913144832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695913144832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 11:59:04 2023 " "Processing started: Thu Sep 28 11:59:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695913144832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695913144832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off copyoflab_03 -c lab_03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off copyoflab_03 -c lab_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695913144832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695913144941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695913144941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150836 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695913150836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1bit-mux1bit_arch " "Found design unit 1: mux1bit-mux1bit_arch" {  } { { "mux1bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/mux1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150837 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1bit " "Found entity 1: mux1bit" {  } { { "mux1bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/mux1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695913150837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISOreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PISOreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISOreg-PISOreg_arch " "Found design unit 1: PISOreg-PISOreg_arch" {  } { { "PISOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/PISOreg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150837 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISOreg " "Found entity 1: PISOreg" {  } { { "PISOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/PISOreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695913150837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD8-countMOD8_arch " "Found design unit 1: countMOD8-countMOD8_arch" {  } { { "countMOD8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/countMOD8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150837 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD8 " "Found entity 1: countMOD8" {  } { { "countMOD8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/countMOD8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695913150837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIPOreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SIPOreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPOreg-SIPOreg_arch " "Found design unit 1: SIPOreg-SIPOreg_arch" {  } { { "SIPOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/SIPOreg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150838 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPOreg " "Found entity 1: SIPOreg" {  } { { "SIPOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/SIPOreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695913150838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISOtoSIPOmod8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PISOtoSIPOmod8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISOtoSIPOmod8-PISOtoSIPOmod8_arch " "Found design unit 1: PISOtoSIPOmod8-PISOtoSIPOmod8_arch" {  } { { "PISOtoSIPOmod8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/PISOtoSIPOmod8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150838 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISOtoSIPOmod8 " "Found entity 1: PISOtoSIPOmod8" {  } { { "PISOtoSIPOmod8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/PISOtoSIPOmod8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695913150838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8bit-reg8bit_arch " "Found design unit 1: reg8bit-reg8bit_arch" {  } { { "reg8bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/reg8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150839 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Found entity 1: reg8bit" {  } { { "reg8bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/reg8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695913150839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695913150839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PISOtoSIPOmod8 " "Elaborating entity \"PISOtoSIPOmod8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695913150873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISOreg PISOreg:piso00 " "Elaborating entity \"PISOreg\" for hierarchy \"PISOreg:piso00\"" {  } { { "PISOtoSIPOmod8.vhd" "piso00" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/PISOtoSIPOmod8.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695913150879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPOreg SIPOreg:sipo00 " "Elaborating entity \"SIPOreg\" for hierarchy \"SIPOreg:sipo00\"" {  } { { "PISOtoSIPOmod8.vhd" "sipo00" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/PISOtoSIPOmod8.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695913150882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countMOD8 countMOD8:count00 " "Elaborating entity \"countMOD8\" for hierarchy \"countMOD8:count00\"" {  } { { "PISOtoSIPOmod8.vhd" "count00" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/PISOtoSIPOmod8.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695913150885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8bit reg8bit:regin " "Elaborating entity \"reg8bit\" for hierarchy \"reg8bit:regin\"" {  } { { "PISOtoSIPOmod8.vhd" "regin" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/PISOtoSIPOmod8.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695913150887 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dff01 dff01~_emulated dff01~1 " "Register \"dff01\" is converted into an equivalent circuit using register \"dff01~_emulated\" and latch \"dff01~1\"" {  } { { "PISOtoSIPOmod8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copyoflab_03/PISOtoSIPOmod8.vhd" 107 0 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695913151173 "|PISOtoSIPOmod8|dff01"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1695913151173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695913151243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695913151467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695913151467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695913151489 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695913151489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695913151489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695913151489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1105 " "Peak virtual memory: 1105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695913151494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 11:59:11 2023 " "Processing ended: Thu Sep 28 11:59:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695913151494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695913151494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695913151494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695913151494 ""}
