INFO-FLOW: Workspace E:/vivado/hls_lab/edge_detector/solution1 opened at Fri Jul 12 17:41:34 +0800 2019
Execute     config_clock -quiet -name default -period 6.666 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.666ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.112 sec.
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.222 sec.
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.111 sec.
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.409 sec.
Execute     source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.264 sec.
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.303 sec.
Command     ap_source done; 0.311 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z015clg485-2 
Execute       add_library xilinx/zynq/zynq:xc7z015:clg485:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z015 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 11700}  {LUT 46800}     {FF 93600}  {DSP48E 160}   {BRAM 200}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z015clg485-2'
Execute       get_default_platform 
Command     set_part done; 0.161 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 11700}  {LUT 46800}     {FF 93600}  {DSP48E 160}   {BRAM 200}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.127 sec.
Execute   set_part xc7z015clg485-2 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z015:clg485:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7z015 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 11700}  {LUT 46800}     {FF 93600}  {DSP48E 160}   {BRAM 200}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 6.666 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'edge_detector/edge_detector.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling edge_detector/edge_detector.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted edge_detector/edge_detector.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "edge_detector/edge_detector.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/vivado/Vivado/2018.3/common/technology/autopilot" -I "E:/vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp" 
INFO-FLOW: exec E:/vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E edge_detector/edge_detector.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vivado/Vivado/2018.3/common/technology/autopilot -I E:/vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp
Command       clang done; 4.777 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.305 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/vivado/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/vivado/Vivado/2018.3/common/technology/autopilot" -I "E:/vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp"  -o "E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/vivado/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vivado/Vivado/2018.3/common/technology/autopilot -I E:/vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from edge_detector/edge_detector.cpp:1:
edge_detector/edge_detector.cpp:15:97: warning: 'typename' occurs outside of a template [-Wc++11-extensions]
 hls::Scalar<(((((((0) & ((1 << 11) - 1)) + (((1)-1) << 11))) & ((512 - 1) << 11)) >> 11) + 1), typename Type<(((((0) & ((1 << 11) - 1)) + (((1)-1) << 11))) & ((1 << 11) - 1))>::name> pixel_src, pixel_dst;
                                                                                                ^~~~~~~~
1 warning generated.
Command       clang done; 3.983 sec.
INFO-FLOW: Done: GCC PP time: 11.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp std=gnu++98 -directive=E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.369 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp std=gnu++98 -directive=E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.056 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/xilinx-dataflow-lawyer.edge_detector.pp.0.cpp.diag.yml E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/xilinx-dataflow-lawyer.edge_detector.pp.0.cpp.out.log 2> E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/xilinx-dataflow-lawyer.edge_detector.pp.0.cpp.err.log 
Command       ap_eval done; 3.806 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: edge_detector/edge_detector.cpp:53:2
Execute       send_msg_by_id WARNING @200-471@%s%s 1 edge_detector/edge_detector.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file edge_detector/edge_detector.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/tidy-3.1.edge_detector.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/tidy-3.1.edge_detector.pp.0.cpp.out.log 2> E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/tidy-3.1.edge_detector.pp.0.cpp.err.log 
Command         ap_eval done; 1.451 sec.
Execute         ap_eval exec -ignorestderr E:/vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/xilinx-legacy-rewriter.edge_detector.pp.0.cpp.out.log 2> E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/xilinx-legacy-rewriter.edge_detector.pp.0.cpp.err.log 
Command         ap_eval done; 4.305 sec.
Command       tidy_31 done; 5.767 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.378 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/vivado/Vivado/2018.3/common/technology/autopilot" -I "E:/vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.bc" 
INFO-FLOW: exec E:/vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vivado/Vivado/2018.3/common/technology/autopilot -I E:/vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.bc
Command       clang done; 4.558 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.g.bc -hls-opt -except-internalize edge_detector -LE:/vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 10.614 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 105.637 ; gain = 21.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 105.637 ; gain = 21.957
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.pp.bc -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.716 sec.
Execute         llvm-ld E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/vivado/Vivado/2018.3/win64/lib -lfloatconversion -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.758 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top edge_detector -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.g.0.bc -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<1080, 1920, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<1080, 1920, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::init' into 'hls::Mat<1080, 1920, 0>::Mat.1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 1080, 1920>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::write' into 'hls::Mat<1080, 1920, 0>::operator<<' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, float, float, float>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:363).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::Duplicate<1080, 1920, 0, 0>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::Duplicate<1080, 1920, 0, 0>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 1080, 1920>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'thresholding' (edge_detector/edge_detector.cpp:37).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::read' into 'hls::Mat<1080, 1920, 0>::operator>>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, float, float, float>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:359).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, float, float, float>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:358).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'hls::Duplicate<1080, 1920, 0, 0>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'thresholding' (edge_detector/edge_detector.cpp:21).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'hls::Window<3, 3, unsigned char>::operator()' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::getval' into 'hls::Window<3, 1, unsigned char>::operator()' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::getval' into 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<8>, 3, 3>' into 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_int<8>, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_int<8>, 3, 3>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' into 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_addWeighted::apply<unsigned char, unsigned char, unsigned char, float>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, float, float, float>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 2.008 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 185.105 ; gain = 101.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.g.1.bc -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<20, 20, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, float>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, float, float, float>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
Command         transform done; 0.897 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] E:/vivado/Vivado/2018.3/common/technology/autopilot\ap_fixed_base.h:590: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.417 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 237.531 ; gain = 153.852
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.g.1.bc to E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.o.1.bc -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'thresholdImg.data_stream.V' (edge_detector/edge_detector.cpp:64).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'sobelImg.data_stream.V' (edge_detector/edge_detector.cpp:64).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'split0.data_stream.V' (edge_detector/edge_detector.cpp:64).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'split1.data_stream.V' (edge_detector/edge_detector.cpp:64).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'grayImg.data_stream.V' (edge_detector/edge_detector.cpp:64).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgbSobel.data_stream.V' (edge_detector/edge_detector.cpp:63).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'srcImg.data_stream.V' (edge_detector/edge_detector.cpp:63).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 1080, 1920>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3.1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:479) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.4' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5.1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.6' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:285) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:286) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'thresholdImg.data_stream.V' (edge_detector/edge_detector.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sobelImg.data_stream.V' (edge_detector/edge_detector.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sobelImg_x.data_stream.V' (edge_detector/edge_detector.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sobelImg_y.data_stream.V' (edge_detector/edge_detector.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgbSobel.data_stream.V' (edge_detector/edge_detector.cpp:63) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'split1.data_stream.V' (edge_detector/edge_detector.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'grayImg.data_stream.V' (edge_detector/edge_detector.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'split0.data_stream.V' (edge_detector/edge_detector.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcImg.data_stream.V' (edge_detector/edge_detector.cpp:63) .
INFO: [XFORM 203-101] Partitioning array 'pixel_src.val' (edge_detector/edge_detector.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_dst.val' (edge_detector/edge_detector.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's1.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:351) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:352) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:353) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_y.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1556) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_x.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresholdImg.data_stream.V' (edge_detector/edge_detector.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sobelImg.data_stream.V' (edge_detector/edge_detector.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sobelImg_x.data_stream.V' (edge_detector/edge_detector.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sobelImg_y.data_stream.V' (edge_detector/edge_detector.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgbSobel.data_stream.V' (edge_detector/edge_detector.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'split1.data_stream.V' (edge_detector/edge_detector.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'grayImg.data_stream.V' (edge_detector/edge_detector.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'split0.data_stream.V' (edge_detector/edge_detector.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'srcImg.data_stream.V' (edge_detector/edge_detector.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_y.val.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_x.val.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 1080, 1920>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<20, 20, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>102' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'hls::isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnanfloat.cpp:14) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:424) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, float>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, float, float, float>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, float, float, float>' into 'hls::AddWeighted<1080, 1920, 0, 0, 0, float>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1554->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1922 for loop 'loop_width' in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>102'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1083 to 1082 for loop 'loop_height' in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>102'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 1082 for loop 'loop_height' in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>102'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1922 for loop 'loop_width' in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1083 to 1082 for loop 'loop_height' in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 1082 for loop 'loop_height' in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::Duplicate<1080, 1920, 0, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::Duplicate<1080, 1920, 0, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::AddWeighted<1080, 1920, 0, 0, 0, float>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::AddWeighted<1080, 1920, 0, 0, 0, float>'.
INFO: [XFORM 203-712] Applying dataflow to function 'edge_detector', detected/extracted 10 process function(s): 
	 'Block__proc232'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 1080, 1920>'
	 'hls::Duplicate<1080, 1920, 0, 0>'
	 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>102'
	 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>'
	 'hls::AddWeighted<1080, 1920, 0, 0, 0, float>'
	 'thresholding'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
Command         transform done; 3.874 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (edge_detector/edge_detector.cpp:19:4) to (edge_detector/edge_detector.cpp:18:22) in function 'thresholding'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:423:41) to (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:426:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>102'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>102'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::AddWeighted<1080, 1920, 0, 0, 0, float>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>102' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)...11 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1295)...6 expression(s) balanced.
Command         transform done; 1.394 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 311.215 ; gain = 227.535
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.o.2.bc -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (edge_detector/edge_detector.cpp:16:13) in function 'thresholding'.
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>102' to 'Filter2D102' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>' to 'Filter2D' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<1080, 1920, 0, 0>' to 'Duplicate' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 1080, 1920>' to 'CvtColor' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 1080, 1920>' to 'CvtColor.1' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:672:42)
WARNING: [XFORM 203-631] Renaming function 'hls::AddWeighted<1080, 1920, 0, 0, 0, float>' to 'AddWeighted' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:17:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
Command         transform done; 2.464 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:59 . Memory (MB): peak = 424.738 ; gain = 341.059
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 13.633 sec.
Command     elaborate done; 54.879 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'edge_detector' ...
Execute       ap_set_top_model edge_detector 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc232' to 'Block_proc232'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
Execute       get_model_list edge_detector -filter all-wo-channel -topdown 
Execute       preproc_iomode -model edge_detector 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model CvtColor.1 
Execute       preproc_iomode -model thresholding 
Execute       preproc_iomode -model AddWeighted 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model Filter2D102 
Execute       preproc_iomode -model Duplicate 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block__proc232 
Execute       get_model_list edge_detector -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector
INFO-FLOW: Configuring Module : Block__proc232 ...
Execute       set_default_model Block__proc232 
Execute       apply_spec_resource_limit Block__proc232 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : Duplicate ...
Execute       set_default_model Duplicate 
Execute       apply_spec_resource_limit Duplicate 
INFO-FLOW: Configuring Module : Filter2D102 ...
Execute       set_default_model Filter2D102 
Execute       apply_spec_resource_limit Filter2D102 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : AddWeighted ...
Execute       set_default_model AddWeighted 
Execute       apply_spec_resource_limit AddWeighted 
INFO-FLOW: Configuring Module : thresholding ...
Execute       set_default_model thresholding 
Execute       apply_spec_resource_limit thresholding 
INFO-FLOW: Configuring Module : CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       apply_spec_resource_limit CvtColor.1 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : edge_detector ...
Execute       set_default_model edge_detector 
Execute       apply_spec_resource_limit edge_detector 
INFO-FLOW: Model list for preprocess: Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector
INFO-FLOW: Preprocessing Module: Block__proc232 ...
Execute       set_default_model Block__proc232 
Execute       cdfg_preprocess -model Block__proc232 
Execute       rtl_gen_preprocess Block__proc232 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: Duplicate ...
Execute       set_default_model Duplicate 
Execute       cdfg_preprocess -model Duplicate 
Execute       rtl_gen_preprocess Duplicate 
INFO-FLOW: Preprocessing Module: Filter2D102 ...
Execute       set_default_model Filter2D102 
Execute       cdfg_preprocess -model Filter2D102 
Execute       rtl_gen_preprocess Filter2D102 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: AddWeighted ...
Execute       set_default_model AddWeighted 
Execute       cdfg_preprocess -model AddWeighted 
Execute       rtl_gen_preprocess AddWeighted 
INFO-FLOW: Preprocessing Module: thresholding ...
Execute       set_default_model thresholding 
Execute       cdfg_preprocess -model thresholding 
Execute       rtl_gen_preprocess thresholding 
INFO-FLOW: Preprocessing Module: CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       cdfg_preprocess -model CvtColor.1 
Execute       rtl_gen_preprocess CvtColor.1 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: edge_detector ...
Execute       set_default_model edge_detector 
Execute       cdfg_preprocess -model edge_detector 
Execute       rtl_gen_preprocess edge_detector 
INFO-FLOW: Model list for synthesis: Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc232 
Execute       schedule -model Block__proc232 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.338 sec.
INFO: [HLS 200-111]  Elapsed time: 59.554 seconds; current allocated memory: 361.013 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc232.
Execute       set_default_model Block__proc232 
Execute       bind -model Block__proc232 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block__proc232
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 361.092 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.bind.adb -f 
INFO-FLOW: Finish binding Block__proc232.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.427 sec.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 361.324 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 361.696 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (7.656ns) exceeds the target (target clock period: 6.666ns, clock uncertainty: 0.83325ns, effective delay budget: 5.83275ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[53] ('r_V_3_i_i', E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [47]  (2.82 ns)
	'add' operation of DSP[53] ('ret.V', E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (2.73 ns)
	'add' operation ('__Val2__', E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [57]  (1.31 ns)
	'select' operation ('__Val2__', E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1545->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [62]  (0.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.444 sec.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 361.928 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.verbose.sched.rpt -verbose -f 
Command       report done; 0.123 sec.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 362.206 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate 
Execute       schedule -model Duplicate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.176 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 362.293 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.
Execute       set_default_model Duplicate 
Execute       bind -model Duplicate 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 362.425 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.verbose.bind.rpt -verbose -f 
Command       report done; 0.102 sec.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D102 
Execute       schedule -model Filter2D102 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.264 sec.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 363.011 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.verbose.sched.rpt -verbose -f 
Command       report done; 1.231 sec.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2D102.
Execute       set_default_model Filter2D102 
Execute       bind -model Filter2D102 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Filter2D102
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 363.557 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.verbose.bind.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.bind.adb -f 
INFO-FLOW: Finish binding Filter2D102.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 364.120 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.verbose.sched.rpt -verbose -f 
Command       report done; 0.136 sec.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Filter2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 364.691 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.verbose.bind.rpt -verbose -f 
Command       report done; 0.181 sec.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.bind.adb -f 
Command       db_write done; 0.101 sec.
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddWeighted' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AddWeighted 
Execute       schedule -model AddWeighted 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.304 sec.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 365.532 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.verbose.sched.rpt -verbose -f 
Command       report done; 0.152 sec.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.sched.adb -f 
INFO-FLOW: Finish scheduling AddWeighted.
Execute       set_default_model AddWeighted 
Execute       bind -model AddWeighted 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AddWeighted
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 366.292 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.verbose.bind.rpt -verbose -f 
Command       report done; 0.331 sec.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.bind.adb -f 
INFO-FLOW: Finish binding AddWeighted.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'thresholding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model thresholding 
Execute       schedule -model thresholding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.185 sec.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 366.504 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.verbose.sched.rpt -verbose -f 
Command       report done; 0.405 sec.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.sched.adb -f 
INFO-FLOW: Finish scheduling thresholding.
Execute       set_default_model thresholding 
Execute       bind -model thresholding 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=thresholding
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 366.629 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.bind.adb -f 
INFO-FLOW: Finish binding thresholding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor.1 
Execute       schedule -model CvtColor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.225 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 366.755 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.1.
Execute       set_default_model CvtColor.1 
Execute       bind -model CvtColor.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 366.898 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.186 sec.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 367.003 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 367.182 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edge_detector 
Execute       schedule -model edge_detector 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 367.352 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detector.
Execute       set_default_model edge_detector 
Execute       bind -model edge_detector 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=edge_detector
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.242 sec.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 368.252 MB.
Execute       report -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.verbose.bind.rpt -verbose -f 
Command       report done; 0.645 sec.
Execute       db_write -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.bind.adb -f 
INFO-FLOW: Finish binding edge_detector.
Execute       get_model_list edge_detector -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc232 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess Duplicate 
Execute       rtl_gen_preprocess Filter2D102 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess AddWeighted 
Execute       rtl_gen_preprocess thresholding 
Execute       rtl_gen_preprocess CvtColor.1 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess edge_detector 
INFO-FLOW: Model list for RTL generation: Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block__proc232 -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc232'.
Command       create_rtl_model done; 0.844 sec.
INFO: [HLS 200-111]  Elapsed time: 1.639 seconds; current allocated memory: 368.628 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc232 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/Block_proc232 -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Execute       gen_rtl Block__proc232 -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/Block_proc232 
Execute       gen_rtl Block__proc232 -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/Block_proc232 
Execute       gen_tb_info Block__proc232 -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232 -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model Block__proc232 -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/Block_proc232_csynth.rpt -f 
Execute       report -model Block__proc232 -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/Block_proc232_csynth.xml -f -x 
Execute       report -model Block__proc232 -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.verbose.rpt -verbose -f 
Execute       db_write -model Block__proc232 -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 369.667 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/AXIvideo2Mat -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Command       gen_rtl done; 0.356 sec.
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
Execute       report -model AXIvideo2Mat -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
Execute       db_write -model AXIvideo2Mat -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'edge_detector_mul_mul_22ns_8ns_29_1_1' to 'edge_detector_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'edge_detector_mac_muladd_20ns_8ns_29ns_29_1_1' to 'edge_detector_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'edge_detector_mac_muladd_23ns_8ns_29ns_30_1_1' to 'edge_detector_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'edge_detector_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'edge_detector_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'edge_detector_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 370.183 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/CvtColor -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/CvtColor 
Execute       gen_tb_info CvtColor -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model CvtColor -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/CvtColor_csynth.rpt -f 
Execute       report -model CvtColor -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/CvtColor_csynth.xml -f -x 
Execute       report -model CvtColor -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 370.491 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/Duplicate -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Execute       gen_rtl Duplicate -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/Duplicate 
Execute       gen_rtl Duplicate -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/Duplicate 
Execute       gen_tb_info Duplicate -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model Duplicate -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/Duplicate_csynth.rpt -f 
Execute       report -model Duplicate -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/Duplicate_csynth.xml -f -x 
Execute       report -model Duplicate -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Filter2D102 -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D102_k_buf_0_val_3' to 'Filter2D102_k_bufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D102_k_buf_0_val_4' to 'Filter2D102_k_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D102_k_buf_0_val_5' to 'Filter2D102_k_bufg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'edge_detector_mux_32_8_1_1' to 'edge_detector_muxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'edge_detector_muxhbi': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D102'.
Command       create_rtl_model done; 0.132 sec.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 371.627 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D102 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/Filter2D102 -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Execute       gen_rtl Filter2D102 -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/Filter2D102 
Execute       gen_rtl Filter2D102 -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/Filter2D102 
Execute       gen_tb_info Filter2D102 -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102 -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model Filter2D102 -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/Filter2D102_csynth.rpt -f 
Execute       report -model Filter2D102 -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/Filter2D102_csynth.xml -f -x 
Execute       report -model Filter2D102 -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.verbose.rpt -verbose -f 
Command       report done; 0.215 sec.
Execute       db_write -model Filter2D102 -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.adb -f 
Command       db_write done; 0.173 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_3' to 'Filter2D_k_buf_0_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_4' to 'Filter2D_k_buf_0_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_5' to 'Filter2D_k_buf_0_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'edge_detector_muxhbi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 0.136 sec.
INFO: [HLS 200-111]  Elapsed time: 1.057 seconds; current allocated memory: 372.982 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/Filter2D -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/Filter2D 
Execute       gen_tb_info Filter2D -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model Filter2D -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/Filter2D_csynth.rpt -f 
Execute       report -model Filter2D -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/Filter2D_csynth.xml -f -x 
Execute       report -model Filter2D -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.verbose.rpt -verbose -f 
Command       report done; 0.221 sec.
Execute       db_write -model Filter2D -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.adb -f 
Command       db_write done; 0.18 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddWeighted' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AddWeighted -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'edge_detector_fadd_32ns_32ns_32_7_full_dsp_1' to 'edge_detector_fadlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'edge_detector_fmul_32ns_32ns_32_4_max_dsp_1' to 'edge_detector_fmumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'edge_detector_uitofp_32ns_32_6_1' to 'edge_detector_uitncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'edge_detector_fpext_32ns_64_1_1' to 'edge_detector_fpeocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'edge_detector_fadlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'edge_detector_fmumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'edge_detector_fpeocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'edge_detector_uitncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddWeighted'.
Command       create_rtl_model done; 0.179 sec.
INFO: [HLS 200-111]  Elapsed time: 1.049 seconds; current allocated memory: 374.650 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl AddWeighted -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/AddWeighted -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Execute       gen_rtl AddWeighted -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/AddWeighted 
Execute       gen_rtl AddWeighted -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/AddWeighted 
Execute       gen_tb_info AddWeighted -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model AddWeighted -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/AddWeighted_csynth.rpt -f 
Execute       report -model AddWeighted -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/AddWeighted_csynth.xml -f -x 
Execute       report -model AddWeighted -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.verbose.rpt -verbose -f 
Command       report done; 0.331 sec.
Execute       db_write -model AddWeighted -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.adb -f 
Command       db_write done; 0.226 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'thresholding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model thresholding -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'thresholding'.
INFO: [HLS 200-111]  Elapsed time: 1.145 seconds; current allocated memory: 375.378 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl thresholding -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/thresholding -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Execute       gen_rtl thresholding -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/thresholding 
Execute       gen_rtl thresholding -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/thresholding 
Execute       gen_tb_info thresholding -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model thresholding -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/thresholding_csynth.rpt -f 
Execute       report -model thresholding -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/thresholding_csynth.xml -f -x 
Execute       report -model thresholding -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.verbose.rpt -verbose -f 
Execute       db_write -model thresholding -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor.1 -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 375.687 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/CvtColor_1 -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/CvtColor_1 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/CvtColor_1 
Execute       gen_tb_info CvtColor.1 -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1 -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model CvtColor.1 -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/CvtColor_1_csynth.rpt -f 
Execute       report -model CvtColor.1 -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/CvtColor_1_csynth.xml -f -x 
Execute       report -model CvtColor.1 -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor.1 -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 376.502 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/Mat2AXIvideo -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
Command       db_write done; 0.157 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model edge_detector -vendor xilinx -mg_file E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detector' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_thresholding_U0' to 'start_for_threshopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_DuplicarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Filter2D102_U0' to 'start_for_Filter2sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Filter2D_U0' to 'start_for_Filter2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AddWeighted_U0' to 'start_for_AddWeigudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detector'.
Command       create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 1.074 seconds; current allocated memory: 377.764 MB.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       gen_rtl edge_detector -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/vivado/hls_lab/edge_detector/solution1/syn/systemc/edge_detector -synmodules Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector 
Execute       gen_rtl edge_detector -istop -style xilinx -f -lang vhdl -o E:/vivado/hls_lab/edge_detector/solution1/syn/vhdl/edge_detector 
Execute       gen_rtl edge_detector -istop -style xilinx -f -lang vlog -o E:/vivado/hls_lab/edge_detector/solution1/syn/verilog/edge_detector 
Execute       export_constraint_db -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.constraint.tcl -f -tool general 
Execute       report -model edge_detector -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.design.xml -verbose -f -dv 
Command       report done; 0.674 sec.
Execute       report -model edge_detector -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info edge_detector -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector -p E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db 
Execute       report -model edge_detector -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/edge_detector_csynth.rpt -f 
Execute       report -model edge_detector -o E:/vivado/hls_lab/edge_detector/solution1/syn/report/edge_detector_csynth.xml -f -x 
Execute       report -model edge_detector -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.verbose.rpt -verbose -f 
Command       report done; 0.508 sec.
Execute       db_write -model edge_detector -o E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.adb -f 
Command       db_write done; 0.146 sec.
Execute       sc_get_clocks edge_detector 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain edge_detector 
INFO-FLOW: Model list for RTL component generation: Block__proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor.1 Mat2AXIvideo edge_detector
INFO-FLOW: Handling components in module [Block_proc232] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Found component edge_detector_mulbkb.
INFO-FLOW: Append model edge_detector_mulbkb
INFO-FLOW: Found component edge_detector_maccud.
INFO-FLOW: Append model edge_detector_maccud
INFO-FLOW: Found component edge_detector_macdEe.
INFO-FLOW: Append model edge_detector_macdEe
INFO-FLOW: Handling components in module [Duplicate] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2D102] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.compgen.tcl 
INFO-FLOW: Found component edge_detector_muxhbi.
INFO-FLOW: Append model edge_detector_muxhbi
INFO-FLOW: Found component Filter2D102_k_bufeOg.
INFO-FLOW: Append model Filter2D102_k_bufeOg
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Handling components in module [AddWeighted] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.compgen.tcl 
INFO-FLOW: Found component edge_detector_fadlbW.
INFO-FLOW: Append model edge_detector_fadlbW
INFO-FLOW: Found component edge_detector_fmumb6.
INFO-FLOW: Append model edge_detector_fmumb6
INFO-FLOW: Found component edge_detector_uitncg.
INFO-FLOW: Append model edge_detector_uitncg
INFO-FLOW: Found component edge_detector_fpeocq.
INFO-FLOW: Append model edge_detector_fpeocq
INFO-FLOW: Handling components in module [thresholding] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor_1] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [edge_detector] ... 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.compgen.tcl 
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d7_A.
INFO-FLOW: Append model fifo_w8_d7_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_threshopcA.
INFO-FLOW: Append model start_for_threshopcA
INFO-FLOW: Found component start_for_CvtColoqcK.
INFO-FLOW: Append model start_for_CvtColoqcK
INFO-FLOW: Found component start_for_DuplicarcU.
INFO-FLOW: Append model start_for_DuplicarcU
INFO-FLOW: Found component start_for_Filter2sc4.
INFO-FLOW: Append model start_for_Filter2sc4
INFO-FLOW: Found component start_for_Filter2tde.
INFO-FLOW: Append model start_for_Filter2tde
INFO-FLOW: Found component start_for_AddWeigudo.
INFO-FLOW: Append model start_for_AddWeigudo
INFO-FLOW: Found component start_for_CvtColovdy.
INFO-FLOW: Append model start_for_CvtColovdy
INFO-FLOW: Found component start_for_Mat2AXIwdI.
INFO-FLOW: Append model start_for_Mat2AXIwdI
INFO-FLOW: Found component edge_detector_AXILiteS_s_axi.
INFO-FLOW: Append model edge_detector_AXILiteS_s_axi
INFO-FLOW: Append model Block_proc232
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model Duplicate
INFO-FLOW: Append model Filter2D102
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model AddWeighted
INFO-FLOW: Append model thresholding
INFO-FLOW: Append model CvtColor_1
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model edge_detector
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: edge_detector_mulbkb edge_detector_maccud edge_detector_macdEe edge_detector_muxhbi Filter2D102_k_bufeOg edge_detector_fadlbW edge_detector_fmumb6 edge_detector_uitncg edge_detector_fpeocq fifo_w12_d2_A fifo_w12_d2_A fifo_w8_d7_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w12_d2_A fifo_w12_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_threshopcA start_for_CvtColoqcK start_for_DuplicarcU start_for_Filter2sc4 start_for_Filter2tde start_for_AddWeigudo start_for_CvtColovdy start_for_Mat2AXIwdI edge_detector_AXILiteS_s_axi Block_proc232 AXIvideo2Mat CvtColor Duplicate Filter2D102 Filter2D AddWeighted thresholding CvtColor_1 Mat2AXIvideo edge_detector
INFO-FLOW: To file: write model edge_detector_mulbkb
INFO-FLOW: To file: write model edge_detector_maccud
INFO-FLOW: To file: write model edge_detector_macdEe
INFO-FLOW: To file: write model edge_detector_muxhbi
INFO-FLOW: To file: write model Filter2D102_k_bufeOg
INFO-FLOW: To file: write model edge_detector_fadlbW
INFO-FLOW: To file: write model edge_detector_fmumb6
INFO-FLOW: To file: write model edge_detector_uitncg
INFO-FLOW: To file: write model edge_detector_fpeocq
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d7_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_threshopcA
INFO-FLOW: To file: write model start_for_CvtColoqcK
INFO-FLOW: To file: write model start_for_DuplicarcU
INFO-FLOW: To file: write model start_for_Filter2sc4
INFO-FLOW: To file: write model start_for_Filter2tde
INFO-FLOW: To file: write model start_for_AddWeigudo
INFO-FLOW: To file: write model start_for_CvtColovdy
INFO-FLOW: To file: write model start_for_Mat2AXIwdI
INFO-FLOW: To file: write model edge_detector_AXILiteS_s_axi
INFO-FLOW: To file: write model Block_proc232
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model Duplicate
INFO-FLOW: To file: write model Filter2D102
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model AddWeighted
INFO-FLOW: To file: write model thresholding
INFO-FLOW: To file: write model CvtColor_1
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model edge_detector
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/vivado/hls_lab/edge_detector/solution1
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.131 sec.
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.135 sec.
Command       ap_source done; 0.135 sec.
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=6.666 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.compgen.tcl 
Command       ap_source done; 0.251 sec.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Filter2D102_k_bufeOg_ram (RAM)' using block RAMs.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Command       ap_source done; 0.406 sec.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'srcImg_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcImg_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcImg_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcImg_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcImg_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcImg_rows_V_c20_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcImg_cols_V_c21_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grayImg_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'split0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'split1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sobelImg_x_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sobelImg_y_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sobelImg_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'thresholdImg_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgbSobel_data_stream_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgbSobel_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgbSobel_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshopcA_U(start_for_threshopcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoqcK_U(start_for_CvtColoqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicarcU_U(start_for_DuplicarcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Filter2sc4_U(start_for_Filter2sc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Filter2tde_U(start_for_Filter2tde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AddWeigudo_U(start_for_AddWeigudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColovdy_U(start_for_CvtColovdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIwdI_U(start_for_Mat2AXIwdI)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 1.19 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/vivado/hls_lab/edge_detector/solution1
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.121 sec.
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.187 sec.
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.192 sec.
Command       ap_source done; 0.192 sec.
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=edge_detector xml_exists=0
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Command       ap_source done; 0.19 sec.
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.compgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.constraint.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=47 #gSsdmPorts=28
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.constraint.tcl 
Execute       sc_get_clocks edge_detector 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/impl/misc/edge_detector_ap_fadd_5_full_dsp_32_ip.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/impl/misc/edge_detector_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/impl/misc/edge_detector_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source E:/vivado/hls_lab/edge_detector/solution1/impl/misc/edge_detector_ap_uitofp_4_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 455.965 ; gain = 372.285
INFO: [SYSC 207-301] Generating SystemC RTL for edge_detector.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detector.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detector.
Command     autosyn done; 28.693 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 83.635 sec.
Command ap_source done; 84.906 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/vivado/hls_lab/edge_detector/solution1 opened at Fri Jul 12 17:43:16 +0800 2019
Execute     config_clock -quiet -name default -period 6.666 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.666ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.173 sec.
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.272 sec.
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.277 sec.
Command     ap_source done; 0.277 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z015clg485-2 
Execute       add_library xilinx/zynq/zynq:xc7z015:clg485:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z015 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 11700}  {LUT 46800}     {FF 93600}  {DSP48E 160}   {BRAM 200}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z015clg485-2'
Execute       get_default_platform 
Command     set_part done; 0.108 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 11700}  {LUT 46800}     {FF 93600}  {DSP48E 160}   {BRAM 200}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.5 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.127 sec.
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=6.666 (was NA)
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.17 sec.
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.253 sec.
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.258 sec.
Command     ap_source done; 0.259 sec.
Execute     source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=edge_detector xml_exists=1
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Command     ap_source done; 0.206 sec.
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Block_proc232.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D102.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/thresholding.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.compgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.constraint.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=edge_detector
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=edge_detector
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.rtl_wrap.cfg.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.constraint.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.constraint.tcl 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/edge_detector.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source E:/vivado/hls_lab/edge_detector/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.145 sec.
Execute         source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.151 sec.
Execute     source E:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec E:/vivado/hls_lab/edge_detector/solution1/impl/ip/pack.bat
Command   export_design done; 33.514 sec.
Command ap_source done; 34.024 sec.
Execute cleanup_all 
