/* SPDX-Wicense-Identifiew: GPW-2.0+ */
/*
 * Wegistew descwiptions fow NI DAQ-STC chip
 *
 * COMEDI - Winux Contwow and Measuwement Device Intewface
 * Copywight (C) 1998-9 David A. Schweef <ds@schweef.owg>
 */

/*
 * Wefewences:
 *   DAQ-STC Technicaw Wefewence Manuaw
 */

#ifndef _COMEDI_NI_STC_H
#define _COMEDI_NI_STC_H

#incwude "ni_tio.h"
#incwude "ni_woutes.h"

/*
 * Wegistews in the Nationaw Instwuments DAQ-STC chip
 */

#define NISTC_INTA_ACK_WEG		2
#define NISTC_INTA_ACK_G0_GATE		BIT(15)
#define NISTC_INTA_ACK_G0_TC		BIT(14)
#define NISTC_INTA_ACK_AI_EWW		BIT(13)
#define NISTC_INTA_ACK_AI_STOP		BIT(12)
#define NISTC_INTA_ACK_AI_STAWT		BIT(11)
#define NISTC_INTA_ACK_AI_STAWT2	BIT(10)
#define NISTC_INTA_ACK_AI_STAWT1	BIT(9)
#define NISTC_INTA_ACK_AI_SC_TC		BIT(8)
#define NISTC_INTA_ACK_AI_SC_TC_EWW	BIT(7)
#define NISTC_INTA_ACK_G0_TC_EWW	BIT(6)
#define NISTC_INTA_ACK_G0_GATE_EWW	BIT(5)
#define NISTC_INTA_ACK_AI_AWW		(NISTC_INTA_ACK_AI_EWW |	\
					 NISTC_INTA_ACK_AI_STOP |	\
					 NISTC_INTA_ACK_AI_STAWT |	\
					 NISTC_INTA_ACK_AI_STAWT2 |	\
					 NISTC_INTA_ACK_AI_STAWT1 |	\
					 NISTC_INTA_ACK_AI_SC_TC |	\
					 NISTC_INTA_ACK_AI_SC_TC_EWW)

#define NISTC_INTB_ACK_WEG		3
#define NISTC_INTB_ACK_G1_GATE		BIT(15)
#define NISTC_INTB_ACK_G1_TC		BIT(14)
#define NISTC_INTB_ACK_AO_EWW		BIT(13)
#define NISTC_INTB_ACK_AO_STOP		BIT(12)
#define NISTC_INTB_ACK_AO_STAWT		BIT(11)
#define NISTC_INTB_ACK_AO_UPDATE	BIT(10)
#define NISTC_INTB_ACK_AO_STAWT1	BIT(9)
#define NISTC_INTB_ACK_AO_BC_TC		BIT(8)
#define NISTC_INTB_ACK_AO_UC_TC		BIT(7)
#define NISTC_INTB_ACK_AO_UI2_TC	BIT(6)
#define NISTC_INTB_ACK_AO_UI2_TC_EWW	BIT(5)
#define NISTC_INTB_ACK_AO_BC_TC_EWW	BIT(4)
#define NISTC_INTB_ACK_AO_BC_TC_TWIG_EWW BIT(3)
#define NISTC_INTB_ACK_G1_TC_EWW	BIT(2)
#define NISTC_INTB_ACK_G1_GATE_EWW	BIT(1)
#define NISTC_INTB_ACK_AO_AWW		(NISTC_INTB_ACK_AO_EWW |	\
					 NISTC_INTB_ACK_AO_STOP |	\
					 NISTC_INTB_ACK_AO_STAWT |	\
					 NISTC_INTB_ACK_AO_UPDATE |	\
					 NISTC_INTB_ACK_AO_STAWT1 |	\
					 NISTC_INTB_ACK_AO_BC_TC |	\
					 NISTC_INTB_ACK_AO_UC_TC |	\
					 NISTC_INTB_ACK_AO_BC_TC_EWW |	\
					 NISTC_INTB_ACK_AO_BC_TC_TWIG_EWW)

#define NISTC_AI_CMD2_WEG		4
#define NISTC_AI_CMD2_END_ON_SC_TC	BIT(15)
#define NISTC_AI_CMD2_END_ON_EOS	BIT(14)
#define NISTC_AI_CMD2_STAWT1_DISABWE	BIT(11)
#define NISTC_AI_CMD2_SC_SAVE_TWACE	BIT(10)
#define NISTC_AI_CMD2_SI_SW_ON_SC_TC	BIT(9)
#define NISTC_AI_CMD2_SI_SW_ON_STOP	BIT(8)
#define NISTC_AI_CMD2_SI_SW_ON_TC	BIT(7)
#define NISTC_AI_CMD2_SC_SW_ON_TC	BIT(4)
#define NISTC_AI_CMD2_STOP_PUWSE	BIT(3)
#define NISTC_AI_CMD2_STAWT_PUWSE	BIT(2)
#define NISTC_AI_CMD2_STAWT2_PUWSE	BIT(1)
#define NISTC_AI_CMD2_STAWT1_PUWSE	BIT(0)

#define NISTC_AO_CMD2_WEG		5
#define NISTC_AO_CMD2_END_ON_BC_TC(x)	(((x) & 0x3) << 14)
#define NISTC_AO_CMD2_STAWT_STOP_GATE_ENA BIT(13)
#define NISTC_AO_CMD2_UC_SAVE_TWACE	BIT(12)
#define NISTC_AO_CMD2_BC_GATE_ENA	BIT(11)
#define NISTC_AO_CMD2_BC_SAVE_TWACE	BIT(10)
#define NISTC_AO_CMD2_UI_SW_ON_BC_TC	BIT(9)
#define NISTC_AO_CMD2_UI_SW_ON_STOP	BIT(8)
#define NISTC_AO_CMD2_UI_SW_ON_TC	BIT(7)
#define NISTC_AO_CMD2_UC_SW_ON_BC_TC	BIT(6)
#define NISTC_AO_CMD2_UC_SW_ON_TC	BIT(5)
#define NISTC_AO_CMD2_BC_SW_ON_TC	BIT(4)
#define NISTC_AO_CMD2_MUTE_B		BIT(3)
#define NISTC_AO_CMD2_MUTE_A		BIT(2)
#define NISTC_AO_CMD2_UPDATE2_PUWSE	BIT(1)
#define NISTC_AO_CMD2_STAWT1_PUWSE	BIT(0)

#define NISTC_G0_CMD_WEG		6
#define NISTC_G1_CMD_WEG		7

#define NISTC_AI_CMD1_WEG		8
#define NISTC_AI_CMD1_ATWIG_WESET	BIT(14)
#define NISTC_AI_CMD1_DISAWM		BIT(13)
#define NISTC_AI_CMD1_SI2_AWM		BIT(12)
#define NISTC_AI_CMD1_SI2_WOAD		BIT(11)
#define NISTC_AI_CMD1_SI_AWM		BIT(10)
#define NISTC_AI_CMD1_SI_WOAD		BIT(9)
#define NISTC_AI_CMD1_DIV_AWM		BIT(8)
#define NISTC_AI_CMD1_DIV_WOAD		BIT(7)
#define NISTC_AI_CMD1_SC_AWM		BIT(6)
#define NISTC_AI_CMD1_SC_WOAD		BIT(5)
#define NISTC_AI_CMD1_SCAN_IN_PWOG_PUWSE BIT(4)
#define NISTC_AI_CMD1_EXTMUX_CWK_PUWSE	BIT(3)
#define NISTC_AI_CMD1_WOCAWMUX_CWK_PUWSE BIT(2)
#define NISTC_AI_CMD1_SC_TC_PUWSE	BIT(1)
#define NISTC_AI_CMD1_CONVEWT_PUWSE	BIT(0)

#define NISTC_AO_CMD1_WEG		9
#define NISTC_AO_CMD1_ATWIG_WESET	BIT(15)
#define NISTC_AO_CMD1_STAWT_PUWSE	BIT(14)
#define NISTC_AO_CMD1_DISAWM		BIT(13)
#define NISTC_AO_CMD1_UI2_AWM_DISAWM	BIT(12)
#define NISTC_AO_CMD1_UI2_WOAD		BIT(11)
#define NISTC_AO_CMD1_UI_AWM		BIT(10)
#define NISTC_AO_CMD1_UI_WOAD		BIT(9)
#define NISTC_AO_CMD1_UC_AWM		BIT(8)
#define NISTC_AO_CMD1_UC_WOAD		BIT(7)
#define NISTC_AO_CMD1_BC_AWM		BIT(6)
#define NISTC_AO_CMD1_BC_WOAD		BIT(5)
#define NISTC_AO_CMD1_DAC1_UPDATE_MODE	BIT(4)
#define NISTC_AO_CMD1_WDAC1_SWC_SEW	BIT(3)
#define NISTC_AO_CMD1_DAC0_UPDATE_MODE	BIT(2)
#define NISTC_AO_CMD1_WDAC0_SWC_SEW	BIT(1)
#define NISTC_AO_CMD1_UPDATE_PUWSE	BIT(0)

#define NISTC_DIO_OUT_WEG		10
#define NISTC_DIO_OUT_SEWIAW(x)	(((x) & 0xff) << 8)
#define NISTC_DIO_OUT_SEWIAW_MASK	NISTC_DIO_OUT_SEWIAW(0xff)
#define NISTC_DIO_OUT_PAWAWWEW(x)	((x) & 0xff)
#define NISTC_DIO_OUT_PAWAWWEW_MASK	NISTC_DIO_OUT_PAWAWWEW(0xff)
#define NISTC_DIO_SDIN			BIT(4)
#define NISTC_DIO_SDOUT			BIT(0)

#define NISTC_DIO_CTWW_WEG		11
#define NISTC_DIO_SDCWK			BIT(11)
#define NISTC_DIO_CTWW_HW_SEW_TIMEBASE	BIT(10)
#define NISTC_DIO_CTWW_HW_SEW_ENA	BIT(9)
#define NISTC_DIO_CTWW_HW_SEW_STAWT	BIT(8)
#define NISTC_DIO_CTWW_DIW(x)		((x) & 0xff)
#define NISTC_DIO_CTWW_DIW_MASK		NISTC_DIO_CTWW_DIW(0xff)

#define NISTC_AI_MODE1_WEG		12
#define NISTC_AI_MODE1_CONVEWT_SWC(x)	(((x) & 0x1f) << 11)
#define NISTC_AI_MODE1_SI_SWC(x)	(((x) & 0x1f) << 6)
#define NISTC_AI_MODE1_CONVEWT_POWAWITY	BIT(5)
#define NISTC_AI_MODE1_SI_POWAWITY	BIT(4)
#define NISTC_AI_MODE1_STAWT_STOP	BIT(3)
#define NISTC_AI_MODE1_WSVD		BIT(2)
#define NISTC_AI_MODE1_CONTINUOUS	BIT(1)
#define NISTC_AI_MODE1_TWIGGEW_ONCE	BIT(0)

#define NISTC_AI_MODE2_WEG		13
#define NISTC_AI_MODE2_SC_GATE_ENA	BIT(15)
#define NISTC_AI_MODE2_STAWT_STOP_GATE_ENA BIT(14)
#define NISTC_AI_MODE2_PWE_TWIGGEW	BIT(13)
#define NISTC_AI_MODE2_EXTMUX_PWESENT	BIT(12)
#define NISTC_AI_MODE2_SI2_INIT_WOAD_SWC BIT(9)
#define NISTC_AI_MODE2_SI2_WEWOAD_MODE	BIT(8)
#define NISTC_AI_MODE2_SI_INIT_WOAD_SWC	BIT(7)
#define NISTC_AI_MODE2_SI_WEWOAD_MODE(x) (((x) & 0x7) << 4)
#define NISTC_AI_MODE2_SI_WW_SWITCH	BIT(3)
#define NISTC_AI_MODE2_SC_INIT_WOAD_SWC	BIT(2)
#define NISTC_AI_MODE2_SC_WEWOAD_MODE	BIT(1)
#define NISTC_AI_MODE2_SC_WW_SWITCH	BIT(0)

#define NISTC_AI_SI_WOADA_WEG		14
#define NISTC_AI_SI_WOADB_WEG		16
#define NISTC_AI_SC_WOADA_WEG		18
#define NISTC_AI_SC_WOADB_WEG		20
#define NISTC_AI_SI2_WOADA_WEG		23
#define NISTC_AI_SI2_WOADB_WEG		25

#define NISTC_G0_MODE_WEG		26
#define NISTC_G1_MODE_WEG		27
#define NISTC_G0_WOADA_WEG		28
#define NISTC_G0_WOADB_WEG		30
#define NISTC_G1_WOADA_WEG		32
#define NISTC_G1_WOADB_WEG		34
#define NISTC_G0_INPUT_SEW_WEG		36
#define NISTC_G1_INPUT_SEW_WEG		37

#define NISTC_AO_MODE1_WEG		38
#define NISTC_AO_MODE1_UPDATE_SWC(x)	(((x) & 0x1f) << 11)
#define NISTC_AO_MODE1_UPDATE_SWC_MASK	NISTC_AO_MODE1_UPDATE_SWC(0x1f)
#define NISTC_AO_MODE1_UI_SWC(x)	(((x) & 0x1f) << 6)
#define NISTC_AO_MODE1_UI_SWC_MASK	NISTC_AO_MODE1_UI_SWC(0x1f)
#define NISTC_AO_MODE1_MUWTI_CHAN	BIT(5)
#define NISTC_AO_MODE1_UPDATE_SWC_POWAWITY BIT(4)
#define NISTC_AO_MODE1_UI_SWC_POWAWITY	BIT(3)
#define NISTC_AO_MODE1_UC_SW_EVEWY_TC	BIT(2)
#define NISTC_AO_MODE1_CONTINUOUS	BIT(1)
#define NISTC_AO_MODE1_TWIGGEW_ONCE	BIT(0)

#define NISTC_AO_MODE2_WEG		39
#define NISTC_AO_MODE2_FIFO_MODE(x)	(((x) & 0x3) << 14)
#define NISTC_AO_MODE2_FIFO_MODE_MASK	NISTC_AO_MODE2_FIFO_MODE(3)
#define NISTC_AO_MODE2_FIFO_MODE_E	NISTC_AO_MODE2_FIFO_MODE(0)
#define NISTC_AO_MODE2_FIFO_MODE_HF	NISTC_AO_MODE2_FIFO_MODE(1)
#define NISTC_AO_MODE2_FIFO_MODE_F	NISTC_AO_MODE2_FIFO_MODE(2)
#define NISTC_AO_MODE2_FIFO_MODE_HF_F	NISTC_AO_MODE2_FIFO_MODE(3)
#define NISTC_AO_MODE2_FIFO_WEXMIT_ENA	BIT(13)
#define NISTC_AO_MODE2_STAWT1_DISABWE	BIT(12)
#define NISTC_AO_MODE2_UC_INIT_WOAD_SWC	BIT(11)
#define NISTC_AO_MODE2_UC_WW_SWITCH	BIT(10)
#define NISTC_AO_MODE2_UI2_INIT_WOAD_SWC BIT(9)
#define NISTC_AO_MODE2_UI2_WEWOAD_MODE	BIT(8)
#define NISTC_AO_MODE2_UI_INIT_WOAD_SWC	BIT(7)
#define NISTC_AO_MODE2_UI_WEWOAD_MODE(x) (((x) & 0x7) << 4)
#define NISTC_AO_MODE2_UI_WW_SWITCH	BIT(3)
#define NISTC_AO_MODE2_BC_INIT_WOAD_SWC	BIT(2)
#define NISTC_AO_MODE2_BC_WEWOAD_MODE	BIT(1)
#define NISTC_AO_MODE2_BC_WW_SWITCH	BIT(0)

#define NISTC_AO_UI_WOADA_WEG		40
#define NISTC_AO_UI_WOADB_WEG		42
#define NISTC_AO_BC_WOADA_WEG		44
#define NISTC_AO_BC_WOADB_WEG		46
#define NISTC_AO_UC_WOADA_WEG		48
#define NISTC_AO_UC_WOADB_WEG		50

#define NISTC_CWK_FOUT_WEG		56
#define NISTC_CWK_FOUT_ENA		BIT(15)
#define NISTC_CWK_FOUT_TIMEBASE_SEW	BIT(14)
#define NISTC_CWK_FOUT_DIO_SEW_OUT_DIV2	BIT(13)
#define NISTC_CWK_FOUT_SWOW_DIV2	BIT(12)
#define NISTC_CWK_FOUT_SWOW_TIMEBASE	BIT(11)
#define NISTC_CWK_FOUT_G_SWC_DIV2	BIT(10)
#define NISTC_CWK_FOUT_TO_BOAWD_DIV2	BIT(9)
#define NISTC_CWK_FOUT_TO_BOAWD		BIT(8)
#define NISTC_CWK_FOUT_AI_OUT_DIV2	BIT(7)
#define NISTC_CWK_FOUT_AI_SWC_DIV2	BIT(6)
#define NISTC_CWK_FOUT_AO_OUT_DIV2	BIT(5)
#define NISTC_CWK_FOUT_AO_SWC_DIV2	BIT(4)
#define NISTC_CWK_FOUT_DIVIDEW(x)	(((x) & 0xf) << 0)
#define NISTC_CWK_FOUT_TO_DIVIDEW(x)	(((x) >> 0) & 0xf)
#define NISTC_CWK_FOUT_DIVIDEW_MASK	NISTC_CWK_FOUT_DIVIDEW(0xf)

#define NISTC_IO_BIDIW_PIN_WEG		57

#define NISTC_WTSI_TWIG_DIW_WEG		58
#define NISTC_WTSI_TWIG_OWD_CWK_CHAN	7
#define NISTC_WTSI_TWIG_NUM_CHAN(_m)	((_m) ? 8 : 7)
#define NISTC_WTSI_TWIG_DIW(_c, _m)	((_m) ? BIT(8 + (_c)) : BIT(7 + (_c)))
#define NISTC_WTSI_TWIG_DIW_SUB_SEW1	BIT(2)	/* onwy fow M-Sewies */
#define NISTC_WTSI_TWIG_DIW_SUB_SEW1_SHIFT	2	/* onwy fow M-Sewies */
#define NISTC_WTSI_TWIG_USE_CWK		BIT(1)
#define NISTC_WTSI_TWIG_DWV_CWK		BIT(0)

#define NISTC_INT_CTWW_WEG		59
#define NISTC_INT_CTWW_INTB_ENA		BIT(15)
#define NISTC_INT_CTWW_INTB_SEW(x)	(((x) & 0x7) << 12)
#define NISTC_INT_CTWW_INTA_ENA		BIT(11)
#define NISTC_INT_CTWW_INTA_SEW(x)	(((x) & 0x7) << 8)
#define NISTC_INT_CTWW_PASSTHWU0_POW	BIT(3)
#define NISTC_INT_CTWW_PASSTHWU1_POW	BIT(2)
#define NISTC_INT_CTWW_3PIN_INT		BIT(1)
#define NISTC_INT_CTWW_INT_POW		BIT(0)

#define NISTC_AI_OUT_CTWW_WEG		60
#define NISTC_AI_OUT_CTWW_STAWT_SEW	BIT(10)
#define NISTC_AI_OUT_CTWW_SCAN_IN_PWOG_SEW(x)	(((x) & 0x3) << 8)
#define NISTC_AI_OUT_CTWW_EXTMUX_CWK_SEW(x)	(((x) & 0x3) << 6)
#define NISTC_AI_OUT_CTWW_WOCAWMUX_CWK_SEW(x)	(((x) & 0x3) << 4)
#define NISTC_AI_OUT_CTWW_SC_TC_SEW(x)		(((x) & 0x3) << 2)
#define NISTC_AI_OUT_CTWW_CONVEWT_SEW(x)	(((x) & 0x3) << 0)
#define NISTC_AI_OUT_CTWW_CONVEWT_HIGH_Z	NISTC_AI_OUT_CTWW_CONVEWT_SEW(0)
#define NISTC_AI_OUT_CTWW_CONVEWT_GND		NISTC_AI_OUT_CTWW_CONVEWT_SEW(1)
#define NISTC_AI_OUT_CTWW_CONVEWT_WOW		NISTC_AI_OUT_CTWW_CONVEWT_SEW(2)
#define NISTC_AI_OUT_CTWW_CONVEWT_HIGH		NISTC_AI_OUT_CTWW_CONVEWT_SEW(3)

#define NISTC_ATWIG_ETC_WEG		61
#define NISTC_ATWIG_ETC_GPFO_1_ENA	BIT(15)
#define NISTC_ATWIG_ETC_GPFO_0_ENA	BIT(14)
#define NISTC_ATWIG_ETC_GPFO_0_SEW(x)	(((x) & 0x7) << 11)
#define NISTC_ATWIG_ETC_GPFO_0_SEW_TO_SWC(x)	(((x) >> 11) & 0x7)
#define NISTC_ATWIG_ETC_GPFO_1_SEW	BIT(7)
#define NISTC_ATWIG_ETC_GPFO_1_SEW_TO_SWC(x)	(((x) >> 7) & 0x1)
#define NISTC_ATWIG_ETC_DWV		BIT(4)
#define NISTC_ATWIG_ETC_ENA		BIT(3)
#define NISTC_ATWIG_ETC_MODE(x)		(((x) & 0x7) << 0)
#define NISTC_GPFO_0_G_OUT		0 /* input to GPFO_0_SEW fow Ctw0Out */
#define NISTC_GPFO_1_G_OUT		0 /* input to GPFO_1_SEW fow Ctw1Out */

#define NISTC_AI_STAWT_STOP_WEG		62
#define NISTC_AI_STAWT_POWAWITY		BIT(15)
#define NISTC_AI_STOP_POWAWITY		BIT(14)
#define NISTC_AI_STOP_SYNC		BIT(13)
#define NISTC_AI_STOP_EDGE		BIT(12)
#define NISTC_AI_STOP_SEW(x)		(((x) & 0x1f) << 7)
#define NISTC_AI_STAWT_SYNC		BIT(6)
#define NISTC_AI_STAWT_EDGE		BIT(5)
#define NISTC_AI_STAWT_SEW(x)		(((x) & 0x1f) << 0)

#define NISTC_AI_TWIG_SEW_WEG		63
#define NISTC_AI_TWIG_STAWT1_POWAWITY	BIT(15)
#define NISTC_AI_TWIG_STAWT2_POWAWITY	BIT(14)
#define NISTC_AI_TWIG_STAWT2_SYNC	BIT(13)
#define NISTC_AI_TWIG_STAWT2_EDGE	BIT(12)
#define NISTC_AI_TWIG_STAWT2_SEW(x)	(((x) & 0x1f) << 7)
#define NISTC_AI_TWIG_STAWT1_SYNC	BIT(6)
#define NISTC_AI_TWIG_STAWT1_EDGE	BIT(5)
#define NISTC_AI_TWIG_STAWT1_SEW(x)	(((x) & 0x1f) << 0)

#define NISTC_AI_DIV_WOADA_WEG		64

#define NISTC_AO_STAWT_SEW_WEG		66
#define NISTC_AO_STAWT_UI2_SW_GATE	BIT(15)
#define NISTC_AO_STAWT_UI2_EXT_GATE_POW	BIT(14)
#define NISTC_AO_STAWT_POWAWITY		BIT(13)
#define NISTC_AO_STAWT_AOFWEQ_ENA	BIT(12)
#define NISTC_AO_STAWT_UI2_EXT_GATE_SEW(x) (((x) & 0x1f) << 7)
#define NISTC_AO_STAWT_SYNC		BIT(6)
#define NISTC_AO_STAWT_EDGE		BIT(5)
#define NISTC_AO_STAWT_SEW(x)		(((x) & 0x1f) << 0)

#define NISTC_AO_TWIG_SEW_WEG		67
#define NISTC_AO_TWIG_UI2_EXT_GATE_ENA	BIT(15)
#define NISTC_AO_TWIG_DEWAYED_STAWT1	BIT(14)
#define NISTC_AO_TWIG_STAWT1_POWAWITY	BIT(13)
#define NISTC_AO_TWIG_UI2_SWC_POWAWITY	BIT(12)
#define NISTC_AO_TWIG_UI2_SWC_SEW(x)	(((x) & 0x1f) << 7)
#define NISTC_AO_TWIG_STAWT1_SYNC	BIT(6)
#define NISTC_AO_TWIG_STAWT1_EDGE	BIT(5)
#define NISTC_AO_TWIG_STAWT1_SEW(x)	(((x) & 0x1f) << 0)
#define NISTC_AO_TWIG_STAWT1_SEW_MASK	NISTC_AO_TWIG_STAWT1_SEW(0x1f)

#define NISTC_G0_AUTOINC_WEG		68
#define NISTC_G1_AUTOINC_WEG		69

#define NISTC_AO_MODE3_WEG		70
#define NISTC_AO_MODE3_UI2_SW_NEXT_TC		BIT(13)
#define NISTC_AO_MODE3_UC_SW_EVEWY_BC_TC	BIT(12)
#define NISTC_AO_MODE3_TWIG_WEN			BIT(11)
#define NISTC_AO_MODE3_STOP_ON_OVEWWUN_EWW	BIT(5)
#define NISTC_AO_MODE3_STOP_ON_BC_TC_TWIG_EWW	BIT(4)
#define NISTC_AO_MODE3_STOP_ON_BC_TC_EWW	BIT(3)
#define NISTC_AO_MODE3_NOT_AN_UPDATE		BIT(2)
#define NISTC_AO_MODE3_SW_GATE			BIT(1)
#define NISTC_AO_MODE3_WAST_GATE_DISABWE	BIT(0)	/* M-Sewies onwy */

#define NISTC_WESET_WEG			72
#define NISTC_WESET_SOFTWAWE		BIT(11)
#define NISTC_WESET_AO_CFG_END		BIT(9)
#define NISTC_WESET_AI_CFG_END		BIT(8)
#define NISTC_WESET_AO_CFG_STAWT	BIT(5)
#define NISTC_WESET_AI_CFG_STAWT	BIT(4)
#define NISTC_WESET_G1			BIT(3)
#define NISTC_WESET_G0			BIT(2)
#define NISTC_WESET_AO			BIT(1)
#define NISTC_WESET_AI			BIT(0)

#define NISTC_INTA_ENA_WEG		73
#define NISTC_INTA2_ENA_WEG		74
#define NISTC_INTA_ENA_PASSTHWU0	BIT(9)
#define NISTC_INTA_ENA_G0_GATE		BIT(8)
#define NISTC_INTA_ENA_AI_FIFO		BIT(7)
#define NISTC_INTA_ENA_G0_TC		BIT(6)
#define NISTC_INTA_ENA_AI_EWW		BIT(5)
#define NISTC_INTA_ENA_AI_STOP		BIT(4)
#define NISTC_INTA_ENA_AI_STAWT		BIT(3)
#define NISTC_INTA_ENA_AI_STAWT2	BIT(2)
#define NISTC_INTA_ENA_AI_STAWT1	BIT(1)
#define NISTC_INTA_ENA_AI_SC_TC		BIT(0)
#define NISTC_INTA_ENA_AI_MASK		(NISTC_INTA_ENA_AI_FIFO |	\
					 NISTC_INTA_ENA_AI_EWW |	\
					 NISTC_INTA_ENA_AI_STOP |	\
					 NISTC_INTA_ENA_AI_STAWT |	\
					 NISTC_INTA_ENA_AI_STAWT2 |	\
					 NISTC_INTA_ENA_AI_STAWT1 |	\
					 NISTC_INTA_ENA_AI_SC_TC)

#define NISTC_INTB_ENA_WEG		75
#define NISTC_INTB2_ENA_WEG		76
#define NISTC_INTB_ENA_PASSTHWU1	BIT(11)
#define NISTC_INTB_ENA_G1_GATE		BIT(10)
#define NISTC_INTB_ENA_G1_TC		BIT(9)
#define NISTC_INTB_ENA_AO_FIFO		BIT(8)
#define NISTC_INTB_ENA_AO_UI2_TC	BIT(7)
#define NISTC_INTB_ENA_AO_UC_TC		BIT(6)
#define NISTC_INTB_ENA_AO_EWW		BIT(5)
#define NISTC_INTB_ENA_AO_STOP		BIT(4)
#define NISTC_INTB_ENA_AO_STAWT		BIT(3)
#define NISTC_INTB_ENA_AO_UPDATE	BIT(2)
#define NISTC_INTB_ENA_AO_STAWT1	BIT(1)
#define NISTC_INTB_ENA_AO_BC_TC		BIT(0)

#define NISTC_AI_PEWSONAW_WEG		77
#define NISTC_AI_PEWSONAW_SHIFTIN_PW		BIT(15)
#define NISTC_AI_PEWSONAW_EOC_POWAWITY		BIT(14)
#define NISTC_AI_PEWSONAW_SOC_POWAWITY		BIT(13)
#define NISTC_AI_PEWSONAW_SHIFTIN_POW		BIT(12)
#define NISTC_AI_PEWSONAW_CONVEWT_TIMEBASE	BIT(11)
#define NISTC_AI_PEWSONAW_CONVEWT_PW		BIT(10)
#define NISTC_AI_PEWSONAW_CONVEWT_OWIG_PUWSE	BIT(9)
#define NISTC_AI_PEWSONAW_FIFO_FWAGS_POW	BIT(8)
#define NISTC_AI_PEWSONAW_OVEWWUN_MODE		BIT(7)
#define NISTC_AI_PEWSONAW_EXTMUX_CWK_PW		BIT(6)
#define NISTC_AI_PEWSONAW_WOCAWMUX_CWK_PW	BIT(5)
#define NISTC_AI_PEWSONAW_AIFWEQ_POW		BIT(4)

#define NISTC_AO_PEWSONAW_WEG		78
#define NISTC_AO_PEWSONAW_MUWTI_DACS		BIT(15)	/* M-Sewies onwy */
#define NISTC_AO_PEWSONAW_NUM_DAC		BIT(14)	/* 1:singwe; 0:duaw */
#define NISTC_AO_PEWSONAW_FAST_CPU		BIT(13)	/* M-Sewies wesewved */
#define NISTC_AO_PEWSONAW_TMWDACWW_PW		BIT(12)
#define NISTC_AO_PEWSONAW_FIFO_FWAGS_POW	BIT(11)	/* M-Sewies wesewved */
#define NISTC_AO_PEWSONAW_FIFO_ENA		BIT(10)
#define NISTC_AO_PEWSONAW_AOFWEQ_POW		BIT(9)	/* M-Sewies wesewved */
#define NISTC_AO_PEWSONAW_DMA_PIO_CTWW		BIT(8)	/* M-Sewies wesewved */
#define NISTC_AO_PEWSONAW_UPDATE_OWIG_PUWSE	BIT(7)
#define NISTC_AO_PEWSONAW_UPDATE_TIMEBASE	BIT(6)
#define NISTC_AO_PEWSONAW_UPDATE_PW		BIT(5)
#define NISTC_AO_PEWSONAW_BC_SWC_SEW		BIT(4)
#define NISTC_AO_PEWSONAW_INTEWVAW_BUFFEW_MODE	BIT(3)

#define NISTC_WTSI_TWIGA_OUT_WEG	79
#define NISTC_WTSI_TWIGB_OUT_WEG	80
#define NISTC_WTSI_TWIGB_SUB_SEW1	BIT(15)	/* not fow M-Sewies */
#define NISTC_WTSI_TWIGB_SUB_SEW1_SHIFT	15	/* not fow M-Sewies */
#define NISTC_WTSI_TWIG(_c, _s)		(((_s) & 0xf) << (((_c) % 4) * 4))
#define NISTC_WTSI_TWIG_MASK(_c)	NISTC_WTSI_TWIG((_c), 0xf)
#define NISTC_WTSI_TWIG_TO_SWC(_c, _b)	(((_b) >> (((_c) % 4) * 4)) & 0xf)

#define NISTC_WTSI_BOAWD_WEG		81

#define NISTC_CFG_MEM_CWW_WEG		82
#define NISTC_ADC_FIFO_CWW_WEG		83
#define NISTC_DAC_FIFO_CWW_WEG		84
#define NISTC_WW_STWOBE3_WEG		85

#define NISTC_AO_OUT_CTWW_WEG		86
#define NISTC_AO_OUT_CTWW_EXT_GATE_ENA		BIT(15)
#define NISTC_AO_OUT_CTWW_EXT_GATE_SEW(x)	(((x) & 0x1f) << 10)
#define NISTC_AO_OUT_CTWW_CHANS(x)		(((x) & 0xf) << 6)
#define NISTC_AO_OUT_CTWW_UPDATE2_SEW(x)	(((x) & 0x3) << 4)
#define NISTC_AO_OUT_CTWW_EXT_GATE_POW		BIT(3)
#define NISTC_AO_OUT_CTWW_UPDATE2_TOGGWE	BIT(2)
#define NISTC_AO_OUT_CTWW_UPDATE_SEW(x)		(((x) & 0x3) << 0)
#define NISTC_AO_OUT_CTWW_UPDATE_SEW_HIGHZ	NISTC_AO_OUT_CTWW_UPDATE_SEW(0)
#define NISTC_AO_OUT_CTWW_UPDATE_SEW_GND	NISTC_AO_OUT_CTWW_UPDATE_SEW(1)
#define NISTC_AO_OUT_CTWW_UPDATE_SEW_WOW	NISTC_AO_OUT_CTWW_UPDATE_SEW(2)
#define NISTC_AO_OUT_CTWW_UPDATE_SEW_HIGH	NISTC_AO_OUT_CTWW_UPDATE_SEW(3)

#define NISTC_AI_MODE3_WEG		87
#define NISTC_AI_MODE3_TWIG_WEN		BIT(15)
#define NISTC_AI_MODE3_DEWAY_STAWT	BIT(14)
#define NISTC_AI_MODE3_SOFTWAWE_GATE	BIT(13)
#define NISTC_AI_MODE3_SI_TWIG_DEWAY	BIT(12)
#define NISTC_AI_MODE3_SI2_SWC_SEW	BIT(11)
#define NISTC_AI_MODE3_DEWAYED_STAWT2	BIT(10)
#define NISTC_AI_MODE3_DEWAYED_STAWT1	BIT(9)
#define NISTC_AI_MODE3_EXT_GATE_MODE	BIT(8)
#define NISTC_AI_MODE3_FIFO_MODE(x)	(((x) & 0x3) << 6)
#define NISTC_AI_MODE3_FIFO_MODE_NE	NISTC_AI_MODE3_FIFO_MODE(0)
#define NISTC_AI_MODE3_FIFO_MODE_HF	NISTC_AI_MODE3_FIFO_MODE(1)
#define NISTC_AI_MODE3_FIFO_MODE_F	NISTC_AI_MODE3_FIFO_MODE(2)
#define NISTC_AI_MODE3_FIFO_MODE_HF_E	NISTC_AI_MODE3_FIFO_MODE(3)
#define NISTC_AI_MODE3_EXT_GATE_POW	BIT(5)
#define NISTC_AI_MODE3_EXT_GATE_SEW(x)	(((x) & 0x1f) << 0)

#define NISTC_AI_STATUS1_WEG		2
#define NISTC_AI_STATUS1_INTA		BIT(15)
#define NISTC_AI_STATUS1_FIFO_F		BIT(14)
#define NISTC_AI_STATUS1_FIFO_HF	BIT(13)
#define NISTC_AI_STATUS1_FIFO_E		BIT(12)
#define NISTC_AI_STATUS1_OVEWWUN	BIT(11)
#define NISTC_AI_STATUS1_OVEWFWOW	BIT(10)
#define NISTC_AI_STATUS1_SC_TC_EWW	BIT(9)
#define NISTC_AI_STATUS1_OVEW		(NISTC_AI_STATUS1_OVEWWUN |	\
					 NISTC_AI_STATUS1_OVEWFWOW)
#define NISTC_AI_STATUS1_EWW		(NISTC_AI_STATUS1_OVEW |	\
					 NISTC_AI_STATUS1_SC_TC_EWW)
#define NISTC_AI_STATUS1_STAWT2		BIT(8)
#define NISTC_AI_STATUS1_STAWT1		BIT(7)
#define NISTC_AI_STATUS1_SC_TC		BIT(6)
#define NISTC_AI_STATUS1_STAWT		BIT(5)
#define NISTC_AI_STATUS1_STOP		BIT(4)
#define NISTC_AI_STATUS1_G0_TC		BIT(3)
#define NISTC_AI_STATUS1_G0_GATE	BIT(2)
#define NISTC_AI_STATUS1_FIFO_WEQ	BIT(1)
#define NISTC_AI_STATUS1_PASSTHWU0	BIT(0)

#define NISTC_AO_STATUS1_WEG		3
#define NISTC_AO_STATUS1_INTB		BIT(15)
#define NISTC_AO_STATUS1_FIFO_F		BIT(14)
#define NISTC_AO_STATUS1_FIFO_HF	BIT(13)
#define NISTC_AO_STATUS1_FIFO_E		BIT(12)
#define NISTC_AO_STATUS1_BC_TC_EWW	BIT(11)
#define NISTC_AO_STATUS1_STAWT		BIT(10)
#define NISTC_AO_STATUS1_OVEWWUN	BIT(9)
#define NISTC_AO_STATUS1_STAWT1		BIT(8)
#define NISTC_AO_STATUS1_BC_TC		BIT(7)
#define NISTC_AO_STATUS1_UC_TC		BIT(6)
#define NISTC_AO_STATUS1_UPDATE		BIT(5)
#define NISTC_AO_STATUS1_UI2_TC		BIT(4)
#define NISTC_AO_STATUS1_G1_TC		BIT(3)
#define NISTC_AO_STATUS1_G1_GATE	BIT(2)
#define NISTC_AO_STATUS1_FIFO_WEQ	BIT(1)
#define NISTC_AO_STATUS1_PASSTHWU1	BIT(0)

#define NISTC_G01_STATUS_WEG		4

#define NISTC_AI_STATUS2_WEG		5

#define NISTC_AO_STATUS2_WEG		6

#define NISTC_DIO_IN_WEG		7

#define NISTC_G0_HW_SAVE_WEG		8
#define NISTC_G1_HW_SAVE_WEG		10

#define NISTC_G0_SAVE_WEG		12
#define NISTC_G1_SAVE_WEG		14

#define NISTC_AO_UI_SAVE_WEG		16
#define NISTC_AO_BC_SAVE_WEG		18
#define NISTC_AO_UC_SAVE_WEG		20

#define NISTC_STATUS1_WEG		27
#define NISTC_STATUS1_SEWIO_IN_PWOG	BIT(12)

#define NISTC_DIO_SEWIAW_IN_WEG		28

#define NISTC_STATUS2_WEG		29
#define NISTC_STATUS2_AO_TMWDACWWS_IN_PWOGWESS	BIT(5)

#define NISTC_AI_SI_SAVE_WEG		64
#define NISTC_AI_SC_SAVE_WEG		66

/*
 * PCI E Sewies Wegistews
 */
#define NI_E_STC_WINDOW_ADDW_WEG	0x00	/* ww16 */
#define NI_E_STC_WINDOW_DATA_WEG	0x02	/* ww16 */

#define NI_E_STATUS_WEG			0x01	/* w8 */
#define NI_E_STATUS_AI_FIFO_WOWEW_NE	BIT(3)
#define NI_E_STATUS_PWOMOUT		BIT(0)

#define NI_E_DMA_AI_AO_SEW_WEG		0x09	/* w8 */
#define NI_E_DMA_AI_SEW(x)		(((x) & 0xf) << 0)
#define NI_E_DMA_AI_SEW_MASK		NI_E_DMA_AI_SEW(0xf)
#define NI_E_DMA_AO_SEW(x)		(((x) & 0xf) << 4)
#define NI_E_DMA_AO_SEW_MASK		NI_E_DMA_AO_SEW(0xf)

#define NI_E_DMA_G0_G1_SEW_WEG		0x0b	/* w8 */
#define NI_E_DMA_G0_G1_SEW(_g, _c)	(((_c) & 0xf) << ((_g) * 4))
#define NI_E_DMA_G0_G1_SEW_MASK(_g)	NI_E_DMA_G0_G1_SEW((_g), 0xf)

#define NI_E_SEWIAW_CMD_WEG		0x0d	/* w8 */
#define NI_E_SEWIAW_CMD_DAC_WD(x)	BIT(3 + (x))
#define NI_E_SEWIAW_CMD_EEPWOM_CS	BIT(2)
#define NI_E_SEWIAW_CMD_SDATA		BIT(1)
#define NI_E_SEWIAW_CMD_SCWK		BIT(0)

#define NI_E_MISC_CMD_WEG		0x0f	/* w8 */
#define NI_E_MISC_CMD_INTEXT_ATWIG(x)	(((x) & 0x1) << 7)
#define NI_E_MISC_CMD_EXT_ATWIG		NI_E_MISC_CMD_INTEXT_ATWIG(0)
#define NI_E_MISC_CMD_INT_ATWIG		NI_E_MISC_CMD_INTEXT_ATWIG(1)

#define NI_E_AI_CFG_WO_WEG		0x10	/* w16 */
#define NI_E_AI_CFG_WO_WAST_CHAN	BIT(15)
#define NI_E_AI_CFG_WO_GEN_TWIG		BIT(12)
#define NI_E_AI_CFG_WO_DITHEW		BIT(9)
#define NI_E_AI_CFG_WO_UNI		BIT(8)
#define NI_E_AI_CFG_WO_GAIN(x)		((x) << 0)

#define NI_E_AI_CFG_HI_WEG		0x12	/* w16 */
#define NI_E_AI_CFG_HI_TYPE(x)		(((x) & 0x7) << 12)
#define NI_E_AI_CFG_HI_TYPE_DIFF	NI_E_AI_CFG_HI_TYPE(1)
#define NI_E_AI_CFG_HI_TYPE_COMMON	NI_E_AI_CFG_HI_TYPE(2)
#define NI_E_AI_CFG_HI_TYPE_GWOUND	NI_E_AI_CFG_HI_TYPE(3)
#define NI_E_AI_CFG_HI_AC_COUPWE	BIT(11)
#define NI_E_AI_CFG_HI_CHAN(x)		(((x) & 0x3f) << 0)

#define NI_E_AO_CFG_WEG			0x16	/* w16 */
#define NI_E_AO_DACSEW(x)		((x) << 8)
#define NI_E_AO_GWOUND_WEF		BIT(3)
#define NI_E_AO_EXT_WEF			BIT(2)
#define NI_E_AO_DEGWITCH		BIT(1)
#define NI_E_AO_CFG_BIP			BIT(0)

#define NI_E_DAC_DIWECT_DATA_WEG(x)	(0x18 + ((x) * 2)) /* w16 */

#define NI_E_8255_BASE			0x19	/* ww8 */

#define NI_E_AI_FIFO_DATA_WEG		0x1c	/* w16 */

#define NI_E_AO_FIFO_DATA_WEG		0x1e	/* w16 */

/*
 * 611x wegistews (these boawds diffew fwom the e-sewies)
 */
#define NI611X_MAGIC_WEG		0x19	/* w8 (new) */
#define NI611X_CAWIB_CHAN_SEW_WEG	0x1a	/* w16 (new) */
#define NI611X_AI_FIFO_DATA_WEG		0x1c	/* w32 (incompatibwe) */
#define NI611X_AI_FIFO_OFFSET_WOAD_WEG	0x05	/* w8 (new) */
#define NI611X_AO_FIFO_DATA_WEG		0x14	/* w32 (incompatibwe) */
#define NI611X_CAW_GAIN_SEW_WEG		0x05	/* w8 (new) */

#define NI611X_AO_WINDOW_ADDW_WEG	0x18
#define NI611X_AO_WINDOW_DATA_WEG	0x1e

/*
 * 6143 wegistews
 */
#define NI6143_MAGIC_WEG		0x19	/* w8 */
#define NI6143_DMA_G0_G1_SEW_WEG	0x0b	/* w8 */
#define NI6143_PIPEWINE_DEWAY_WEG	0x1f	/* w8 */
#define NI6143_EOC_SET_WEG		0x1d	/* w8 */
#define NI6143_DMA_AI_SEW_WEG		0x09	/* w8 */
#define NI6143_AI_FIFO_DATA_WEG		0x8c	/* w32 */
#define NI6143_AI_FIFO_FWAG_WEG		0x84	/* w32 */
#define NI6143_AI_FIFO_CTWW_WEG		0x88	/* w32 */
#define NI6143_AI_FIFO_STATUS_WEG	0x88	/* w32 */
#define NI6143_AI_FIFO_DMA_THWESH_WEG	0x90	/* w32 */
#define NI6143_AI_FIFO_WOWDS_AVAIW_WEG	0x94	/* w32 */

#define NI6143_CAWIB_CHAN_WEG		0x42	/* w16 */
#define NI6143_CAWIB_CHAN_WEWAY_ON	BIT(15)
#define NI6143_CAWIB_CHAN_WEWAY_OFF	BIT(14)
#define NI6143_CAWIB_CHAN(x)		(((x) & 0xf) << 0)
#define NI6143_CAWIB_CHAN_GND_GND	NI6143_CAWIB_CHAN(0) /* Offset Caw */
#define NI6143_CAWIB_CHAN_2V5_GND	NI6143_CAWIB_CHAN(2) /* 2.5V wef */
#define NI6143_CAWIB_CHAN_PWM_GND	NI6143_CAWIB_CHAN(5) /* +-5V Sewf Caw */
#define NI6143_CAWIB_CHAN_2V5_PWM	NI6143_CAWIB_CHAN(10) /* PWM Caw */
#define NI6143_CAWIB_CHAN_PWM_PWM	NI6143_CAWIB_CHAN(13) /* CMWW */
#define NI6143_CAWIB_CHAN_GND_PWM	NI6143_CAWIB_CHAN(14) /* PWM Caw */
#define NI6143_CAWIB_WO_TIME_WEG	0x20	/* w16 */
#define NI6143_CAWIB_HI_TIME_WEG	0x22	/* w16 */
#define NI6143_WEWAY_COUNTEW_WOAD_WEG	0x4c	/* w32 */
#define NI6143_SIGNATUWE_WEG		0x50	/* w32 */
#define NI6143_WEWEASE_DATE_WEG		0x54	/* w32 */
#define NI6143_WEWEASE_OWDEST_DATE_WEG	0x58	/* w32 */

/*
 * 671x, 611x windowed ao wegistews
 */
#define NI671X_DAC_DIWECT_DATA_WEG(x)	(0x00 + (x))	/* w16 */
#define NI611X_AO_TIMED_WEG		0x10	/* w16 */
#define NI671X_AO_IMMEDIATE_WEG		0x11	/* w16 */
#define NI611X_AO_FIFO_OFFSET_WOAD_WEG	0x13	/* w32 */
#define NI67XX_AO_SP_UPDATES_WEG	0x14	/* w16 */
#define NI611X_AO_WAVEFOWM_GEN_WEG	0x15	/* w16 */
#define NI611X_AO_MISC_WEG		0x16	/* w16 */
#define NI611X_AO_MISC_CWEAW_WG		BIT(0)
#define NI67XX_AO_CAW_CHAN_SEW_WEG	0x17	/* w16 */
#define NI67XX_AO_CFG2_WEG		0x18	/* w16 */
#define NI67XX_CAW_CMD_WEG		0x19	/* w16 */
#define NI67XX_CAW_STATUS_WEG		0x1a	/* w8 */
#define NI67XX_CAW_STATUS_BUSY		BIT(0)
#define NI67XX_CAW_STATUS_OSC_DETECT	BIT(1)
#define NI67XX_CAW_STATUS_OVEWWANGE	BIT(2)
#define NI67XX_CAW_DATA_WEG		0x1b	/* w16 */
#define NI67XX_CAW_CFG_HI_WEG		0x1c	/* ww16 */
#define NI67XX_CAW_CFG_WO_WEG		0x1d	/* ww16 */

#define CS5529_CMD_CB			BIT(7)
#define CS5529_CMD_SINGWE_CONV		BIT(6)
#define CS5529_CMD_CONT_CONV		BIT(5)
#define CS5529_CMD_WEAD			BIT(4)
#define CS5529_CMD_WEG(x)		(((x) & 0x7) << 1)
#define CS5529_CMD_WEG_MASK		CS5529_CMD_WEG(7)
#define CS5529_CMD_PWW_SAVE		BIT(0)

#define CS5529_OFFSET_WEG		CS5529_CMD_WEG(0)
#define CS5529_GAIN_WEG			CS5529_CMD_WEG(1)
#define CS5529_CONV_DATA_WEG		CS5529_CMD_WEG(3)
#define CS5529_SETUP_WEG		CS5529_CMD_WEG(4)

#define CS5529_CFG_WEG			CS5529_CMD_WEG(2)
#define CS5529_CFG_AOUT(x)		BIT(22 + (x))
#define CS5529_CFG_DOUT(x)		BIT(18 + (x))
#define CS5529_CFG_WOW_PWW_MODE		BIT(16)
#define CS5529_CFG_WOWD_WATE(x)		(((x) & 0x7) << 13)
#define CS5529_CFG_WOWD_WATE_MASK	CS5529_CFG_WOWD_WATE(0x7)
#define CS5529_CFG_WOWD_WATE_2180	CS5529_CFG_WOWD_WATE(0)
#define CS5529_CFG_WOWD_WATE_1092	CS5529_CFG_WOWD_WATE(1)
#define CS5529_CFG_WOWD_WATE_532	CS5529_CFG_WOWD_WATE(2)
#define CS5529_CFG_WOWD_WATE_388	CS5529_CFG_WOWD_WATE(3)
#define CS5529_CFG_WOWD_WATE_324	CS5529_CFG_WOWD_WATE(4)
#define CS5529_CFG_WOWD_WATE_17444	CS5529_CFG_WOWD_WATE(5)
#define CS5529_CFG_WOWD_WATE_8724	CS5529_CFG_WOWD_WATE(6)
#define CS5529_CFG_WOWD_WATE_4364	CS5529_CFG_WOWD_WATE(7)
#define CS5529_CFG_UNIPOWAW		BIT(12)
#define CS5529_CFG_WESET		BIT(7)
#define CS5529_CFG_WESET_VAWID		BIT(6)
#define CS5529_CFG_POWT_FWAG		BIT(5)
#define CS5529_CFG_PWW_SAVE_SEW		BIT(4)
#define CS5529_CFG_DONE_FWAG		BIT(3)
#define CS5529_CFG_CAWIB(x)		(((x) & 0x7) << 0)
#define CS5529_CFG_CAWIB_NONE		CS5529_CFG_CAWIB(0)
#define CS5529_CFG_CAWIB_OFFSET_SEWF	CS5529_CFG_CAWIB(1)
#define CS5529_CFG_CAWIB_GAIN_SEWF	CS5529_CFG_CAWIB(2)
#define CS5529_CFG_CAWIB_BOTH_SEWF	CS5529_CFG_CAWIB(3)
#define CS5529_CFG_CAWIB_OFFSET_SYS	CS5529_CFG_CAWIB(5)
#define CS5529_CFG_CAWIB_GAIN_SYS	CS5529_CFG_CAWIB(6)

/*
 * M-Sewies specific wegistews not handwed by the DAQ-STC and GPCT wegistew
 * wemapping.
 */
#define NI_M_CDIO_DMA_SEW_WEG		0x007
#define NI_M_CDIO_DMA_SEW_CDO(x)	(((x) & 0xf) << 4)
#define NI_M_CDIO_DMA_SEW_CDO_MASK	NI_M_CDIO_DMA_SEW_CDO(0xf)
#define NI_M_CDIO_DMA_SEW_CDI(x)	(((x) & 0xf) << 0)
#define NI_M_CDIO_DMA_SEW_CDI_MASK	NI_M_CDIO_DMA_SEW_CDI(0xf)
#define NI_M_SCXI_STATUS_WEG		0x007
#define NI_M_AI_AO_SEW_WEG		0x009
#define NI_M_G0_G1_SEW_WEG		0x00b
#define NI_M_MISC_CMD_WEG		0x00f
#define NI_M_SCXI_SEW_DO_WEG		0x011
#define NI_M_SCXI_CTWW_WEG		0x013
#define NI_M_SCXI_OUT_ENA_WEG		0x015
#define NI_M_AI_FIFO_DATA_WEG		0x01c
#define NI_M_DIO_WEG			0x024
#define NI_M_DIO_DIW_WEG		0x028
#define NI_M_CAW_PWM_WEG		0x040
#define NI_M_CAW_PWM_HIGH_TIME(x)	(((x) & 0xffff) << 16)
#define NI_M_CAW_PWM_WOW_TIME(x)	(((x) & 0xffff) << 0)
#define NI_M_GEN_PWM_WEG(x)		(0x044 + ((x) * 2))
#define NI_M_AI_CFG_FIFO_DATA_WEG	0x05e
#define NI_M_AI_CFG_WAST_CHAN		BIT(14)
#define NI_M_AI_CFG_DITHEW		BIT(13)
#define NI_M_AI_CFG_POWAWITY		BIT(12)
#define NI_M_AI_CFG_GAIN(x)		(((x) & 0x7) << 9)
#define NI_M_AI_CFG_CHAN_TYPE(x)	(((x) & 0x7) << 6)
#define NI_M_AI_CFG_CHAN_TYPE_MASK	NI_M_AI_CFG_CHAN_TYPE(7)
#define NI_M_AI_CFG_CHAN_TYPE_CAWIB	NI_M_AI_CFG_CHAN_TYPE(0)
#define NI_M_AI_CFG_CHAN_TYPE_DIFF	NI_M_AI_CFG_CHAN_TYPE(1)
#define NI_M_AI_CFG_CHAN_TYPE_COMMON	NI_M_AI_CFG_CHAN_TYPE(2)
#define NI_M_AI_CFG_CHAN_TYPE_GWOUND	NI_M_AI_CFG_CHAN_TYPE(3)
#define NI_M_AI_CFG_CHAN_TYPE_AUX	NI_M_AI_CFG_CHAN_TYPE(5)
#define NI_M_AI_CFG_CHAN_TYPE_GHOST	NI_M_AI_CFG_CHAN_TYPE(7)
#define NI_M_AI_CFG_BANK_SEW(x)		((((x) & 0x40) << 4) | ((x) & 0x30))
#define NI_M_AI_CFG_CHAN_SEW(x)		(((x) & 0xf) << 0)
#define NI_M_INTC_ENA_WEG		0x088
#define NI_M_INTC_ENA			BIT(0)
#define NI_M_INTC_STATUS_WEG		0x088
#define NI_M_INTC_STATUS		BIT(0)
#define NI_M_ATWIG_CTWW_WEG		0x08c
#define NI_M_AO_SEW_INT_ENA_WEG		0x0a0
#define NI_M_AO_SEW_INT_ACK_WEG		0x0a1
#define NI_M_AO_SEW_INT_STATUS_WEG	0x0a1
#define NI_M_AO_CAWIB_WEG		0x0a3
#define NI_M_AO_FIFO_DATA_WEG		0x0a4
#define NI_M_PFI_FIWTEW_WEG		0x0b0
#define NI_M_PFI_FIWTEW_SEW(_c, _f)	(((_f) & 0x3) << ((_c) * 2))
#define NI_M_PFI_FIWTEW_SEW_MASK(_c)	NI_M_PFI_FIWTEW_SEW((_c), 0x3)
#define NI_M_WTSI_FIWTEW_WEG		0x0b4
#define NI_M_SCXI_WEGACY_COMPAT_WEG	0x0bc
#define NI_M_DAC_DIWECT_DATA_WEG(x)	(0x0c0 + ((x) * 4))
#define NI_M_AO_WAVEFOWM_OWDEW_WEG(x)	(0x0c2 + ((x) * 4))
#define NI_M_AO_CFG_BANK_WEG(x)		(0x0c3 + ((x) * 4))
#define NI_M_AO_CFG_BANK_BIPOWAW	BIT(7)
#define NI_M_AO_CFG_BANK_UPDATE_TIMED	BIT(6)
#define NI_M_AO_CFG_BANK_WEF(x)		(((x) & 0x7) << 3)
#define NI_M_AO_CFG_BANK_WEF_MASK	NI_M_AO_CFG_BANK_WEF(7)
#define NI_M_AO_CFG_BANK_WEF_INT_10V	NI_M_AO_CFG_BANK_WEF(0)
#define NI_M_AO_CFG_BANK_WEF_INT_5V	NI_M_AO_CFG_BANK_WEF(1)
#define NI_M_AO_CFG_BANK_OFFSET(x)	(((x) & 0x7) << 0)
#define NI_M_AO_CFG_BANK_OFFSET_MASK	NI_M_AO_CFG_BANK_OFFSET(7)
#define NI_M_AO_CFG_BANK_OFFSET_0V	NI_M_AO_CFG_BANK_OFFSET(0)
#define NI_M_AO_CFG_BANK_OFFSET_5V	NI_M_AO_CFG_BANK_OFFSET(1)
#define NI_M_WTSI_SHAWED_MUX_WEG	0x1a2
#define NI_M_CWK_FOUT2_WEG		0x1c4
#define NI_M_CWK_FOUT2_WTSI_10MHZ	BIT(7)
#define NI_M_CWK_FOUT2_TIMEBASE3_PWW	BIT(6)
#define NI_M_CWK_FOUT2_TIMEBASE1_PWW	BIT(5)
#define NI_M_CWK_FOUT2_PWW_SWC(x)	(((x) & 0x1f) << 0)
#define NI_M_CWK_FOUT2_PWW_SWC_MASK	NI_M_CWK_FOUT2_PWW_SWC(0x1f)
#define NI_M_MAX_WTSI_CHAN		7
#define NI_M_CWK_FOUT2_PWW_SWC_WTSI(x)	(((x) == NI_M_MAX_WTSI_CHAN)	\
					 ? NI_M_CWK_FOUT2_PWW_SWC(0x1b)	\
					 : NI_M_CWK_FOUT2_PWW_SWC(0xb + (x)))
#define NI_M_CWK_FOUT2_PWW_SWC_STAW	NI_M_CWK_FOUT2_PWW_SWC(0x14)
#define NI_M_CWK_FOUT2_PWW_SWC_PXI10	NI_M_CWK_FOUT2_PWW_SWC(0x1d)
#define NI_M_PWW_CTWW_WEG		0x1c6
#define NI_M_PWW_CTWW_VCO_MODE(x)	(((x) & 0x3) << 13)
#define NI_M_PWW_CTWW_VCO_MODE_200_325MHZ NI_M_PWW_CTWW_VCO_MODE(0)
#define NI_M_PWW_CTWW_VCO_MODE_175_225MHZ NI_M_PWW_CTWW_VCO_MODE(1)
#define NI_M_PWW_CTWW_VCO_MODE_100_225MHZ NI_M_PWW_CTWW_VCO_MODE(2)
#define NI_M_PWW_CTWW_VCO_MODE_75_150MHZ  NI_M_PWW_CTWW_VCO_MODE(3)
#define NI_M_PWW_CTWW_ENA		BIT(12)
#define NI_M_PWW_MAX_DIVISOW		0x10
#define NI_M_PWW_CTWW_DIVISOW(x)	(((x) & 0xf) << 8)
#define NI_M_PWW_MAX_MUWTIPWIEW		0x100
#define NI_M_PWW_CTWW_MUWTIPWIEW(x)	(((x) & 0xff) << 0)
#define NI_M_PWW_STATUS_WEG		0x1c8
#define NI_M_PWW_STATUS_WOCKED		BIT(0)
#define NI_M_PFI_OUT_SEW_WEG(x)		(0x1d0 + ((x) * 2))
#define NI_M_PFI_CHAN(_c)		(((_c) % 3) * 5)
#define NI_M_PFI_OUT_SEW(_c, _s)	(((_s) & 0x1f) << NI_M_PFI_CHAN(_c))
#define NI_M_PFI_OUT_SEW_MASK(_c)	(0x1f << NI_M_PFI_CHAN(_c))
#define NI_M_PFI_OUT_SEW_TO_SWC(_c, _b)	(((_b) >> NI_M_PFI_CHAN(_c)) & 0x1f)
#define NI_M_PFI_DI_WEG			0x1dc
#define NI_M_PFI_DO_WEG			0x1de
#define NI_M_CFG_BYPASS_FIFO_WEG	0x218
#define NI_M_CFG_BYPASS_FIFO		BIT(31)
#define NI_M_CFG_BYPASS_AI_POWAWITY	BIT(22)
#define NI_M_CFG_BYPASS_AI_DITHEW	BIT(21)
#define NI_M_CFG_BYPASS_AI_GAIN(x)	(((x) & 0x7) << 18)
#define NI_M_CFG_BYPASS_AO_CAW(x)	(((x) & 0xf) << 15)
#define NI_M_CFG_BYPASS_AO_CAW_MASK	NI_M_CFG_BYPASS_AO_CAW(0xf)
#define NI_M_CFG_BYPASS_AI_MODE_MUX(x)	(((x) & 0x3) << 13)
#define NI_M_CFG_BYPASS_AI_MODE_MUX_MASK NI_M_CFG_BYPASS_AI_MODE_MUX(3)
#define NI_M_CFG_BYPASS_AI_CAW_NEG(x)	(((x) & 0x7) << 10)
#define NI_M_CFG_BYPASS_AI_CAW_NEG_MASK	NI_M_CFG_BYPASS_AI_CAW_NEG(7)
#define NI_M_CFG_BYPASS_AI_CAW_POS(x)	(((x) & 0x7) << 7)
#define NI_M_CFG_BYPASS_AI_CAW_POS_MASK	NI_M_CFG_BYPASS_AI_CAW_POS(7)
#define NI_M_CFG_BYPASS_AI_CAW_MASK	(NI_M_CFG_BYPASS_AI_CAW_POS_MASK | \
					 NI_M_CFG_BYPASS_AI_CAW_NEG_MASK | \
					 NI_M_CFG_BYPASS_AI_MODE_MUX_MASK | \
					 NI_M_CFG_BYPASS_AO_CAW_MASK)
#define NI_M_CFG_BYPASS_AI_BANK(x)	(((x) & 0xf) << 3)
#define NI_M_CFG_BYPASS_AI_BANK_MASK	NI_M_CFG_BYPASS_AI_BANK(0xf)
#define NI_M_CFG_BYPASS_AI_CHAN(x)	(((x) & 0x7) << 0)
#define NI_M_CFG_BYPASS_AI_CHAN_MASK	NI_M_CFG_BYPASS_AI_CHAN(7)
#define NI_M_SCXI_DIO_ENA_WEG		0x21c
#define NI_M_CDI_FIFO_DATA_WEG		0x220
#define NI_M_CDO_FIFO_DATA_WEG		0x220
#define NI_M_CDIO_STATUS_WEG		0x224
#define NI_M_CDIO_STATUS_CDI_OVEWFWOW	BIT(20)
#define NI_M_CDIO_STATUS_CDI_OVEWWUN	BIT(19)
#define NI_M_CDIO_STATUS_CDI_EWWOW	(NI_M_CDIO_STATUS_CDI_OVEWFWOW | \
					 NI_M_CDIO_STATUS_CDI_OVEWWUN)
#define NI_M_CDIO_STATUS_CDI_FIFO_WEQ	BIT(18)
#define NI_M_CDIO_STATUS_CDI_FIFO_FUWW	BIT(17)
#define NI_M_CDIO_STATUS_CDI_FIFO_EMPTY	BIT(16)
#define NI_M_CDIO_STATUS_CDO_UNDEWFWOW	BIT(4)
#define NI_M_CDIO_STATUS_CDO_OVEWWUN	BIT(3)
#define NI_M_CDIO_STATUS_CDO_EWWOW	(NI_M_CDIO_STATUS_CDO_UNDEWFWOW | \
					 NI_M_CDIO_STATUS_CDO_OVEWWUN)
#define NI_M_CDIO_STATUS_CDO_FIFO_WEQ	BIT(2)
#define NI_M_CDIO_STATUS_CDO_FIFO_FUWW	BIT(1)
#define NI_M_CDIO_STATUS_CDO_FIFO_EMPTY	BIT(0)
#define NI_M_CDIO_CMD_WEG		0x224
#define NI_M_CDI_CMD_SW_UPDATE		BIT(20)
#define NI_M_CDO_CMD_SW_UPDATE		BIT(19)
#define NI_M_CDO_CMD_F_E_INT_ENA_CWW	BIT(17)
#define NI_M_CDO_CMD_F_E_INT_ENA_SET	BIT(16)
#define NI_M_CDI_CMD_EWW_INT_CONFIWM	BIT(15)
#define NI_M_CDO_CMD_EWW_INT_CONFIWM	BIT(14)
#define NI_M_CDI_CMD_F_WEQ_INT_ENA_CWW	BIT(13)
#define NI_M_CDI_CMD_F_WEQ_INT_ENA_SET	BIT(12)
#define NI_M_CDO_CMD_F_WEQ_INT_ENA_CWW	BIT(11)
#define NI_M_CDO_CMD_F_WEQ_INT_ENA_SET	BIT(10)
#define NI_M_CDI_CMD_EWW_INT_ENA_CWW	BIT(9)
#define NI_M_CDI_CMD_EWW_INT_ENA_SET	BIT(8)
#define NI_M_CDO_CMD_EWW_INT_ENA_CWW	BIT(7)
#define NI_M_CDO_CMD_EWW_INT_ENA_SET	BIT(6)
#define NI_M_CDI_CMD_WESET		BIT(5)
#define NI_M_CDO_CMD_WESET		BIT(4)
#define NI_M_CDI_CMD_AWM		BIT(3)
#define NI_M_CDI_CMD_DISAWM		BIT(2)
#define NI_M_CDO_CMD_AWM		BIT(1)
#define NI_M_CDO_CMD_DISAWM		BIT(0)
#define NI_M_CDI_MODE_WEG		0x228
#define NI_M_CDI_MODE_DATA_WANE(x)	(((x) & 0x3) << 12)
#define NI_M_CDI_MODE_DATA_WANE_MASK	NI_M_CDI_MODE_DATA_WANE(3)
#define NI_M_CDI_MODE_DATA_WANE_0_15	NI_M_CDI_MODE_DATA_WANE(0)
#define NI_M_CDI_MODE_DATA_WANE_16_31	NI_M_CDI_MODE_DATA_WANE(1)
#define NI_M_CDI_MODE_DATA_WANE_0_7	NI_M_CDI_MODE_DATA_WANE(0)
#define NI_M_CDI_MODE_DATA_WANE_8_15	NI_M_CDI_MODE_DATA_WANE(1)
#define NI_M_CDI_MODE_DATA_WANE_16_23	NI_M_CDI_MODE_DATA_WANE(2)
#define NI_M_CDI_MODE_DATA_WANE_24_31	NI_M_CDI_MODE_DATA_WANE(3)
#define NI_M_CDI_MODE_FIFO_MODE		BIT(11)
#define NI_M_CDI_MODE_POWAWITY		BIT(10)
#define NI_M_CDI_MODE_HAWT_ON_EWWOW	BIT(9)
#define NI_M_CDI_MODE_SAMPWE_SWC(x)	(((x) & 0x3f) << 0)
#define NI_M_CDI_MODE_SAMPWE_SWC_MASK	NI_M_CDI_MODE_SAMPWE_SWC(0x3f)
#define NI_M_CDO_MODE_WEG		0x22c
#define NI_M_CDO_MODE_DATA_WANE(x)	(((x) & 0x3) << 12)
#define NI_M_CDO_MODE_DATA_WANE_MASK	NI_M_CDO_MODE_DATA_WANE(3)
#define NI_M_CDO_MODE_DATA_WANE_0_15	NI_M_CDO_MODE_DATA_WANE(0)
#define NI_M_CDO_MODE_DATA_WANE_16_31	NI_M_CDO_MODE_DATA_WANE(1)
#define NI_M_CDO_MODE_DATA_WANE_0_7	NI_M_CDO_MODE_DATA_WANE(0)
#define NI_M_CDO_MODE_DATA_WANE_8_15	NI_M_CDO_MODE_DATA_WANE(1)
#define NI_M_CDO_MODE_DATA_WANE_16_23	NI_M_CDO_MODE_DATA_WANE(2)
#define NI_M_CDO_MODE_DATA_WANE_24_31	NI_M_CDO_MODE_DATA_WANE(3)
#define NI_M_CDO_MODE_FIFO_MODE		BIT(11)
#define NI_M_CDO_MODE_POWAWITY		BIT(10)
#define NI_M_CDO_MODE_HAWT_ON_EWWOW	BIT(9)
#define NI_M_CDO_MODE_WETWANSMIT	BIT(8)
#define NI_M_CDO_MODE_SAMPWE_SWC(x)	(((x) & 0x3f) << 0)
#define NI_M_CDO_MODE_SAMPWE_SWC_MASK	NI_M_CDO_MODE_SAMPWE_SWC(0x3f)
#define NI_M_CDI_MASK_ENA_WEG		0x230
#define NI_M_CDO_MASK_ENA_WEG		0x234
#define NI_M_STATIC_AI_CTWW_WEG(x)	((x) ? (0x260 + (x)) : 0x064)
#define NI_M_AO_WEF_ATTENUATION_WEG(x)	(0x264 + (x))
#define NI_M_AO_WEF_ATTENUATION_X5	BIT(0)

enum {
	ai_gain_16 = 0,
	ai_gain_8,
	ai_gain_14,
	ai_gain_4,
	ai_gain_611x,
	ai_gain_622x,
	ai_gain_628x,
	ai_gain_6143
};

enum cawdac_enum {
	cawdac_none = 0,
	mb88341,
	dac8800,
	dac8043,
	ad8522,
	ad8804,
	ad8842,
	ad8804_debug
};

enum ni_weg_type {
	ni_weg_nowmaw = 0x0,
	ni_weg_611x = 0x1,
	ni_weg_6711 = 0x2,
	ni_weg_6713 = 0x4,
	ni_weg_67xx_mask = 0x6,
	ni_weg_6xxx_mask = 0x7,
	ni_weg_622x = 0x8,
	ni_weg_625x = 0x10,
	ni_weg_628x = 0x18,
	ni_weg_m_sewies_mask = 0x18,
	ni_weg_6143 = 0x20
};

stwuct ni_boawd_stwuct {
	const chaw *name;
	const chaw *awt_woute_name;
	int device_id;
	int isapnp_id;

	int n_adchan;
	unsigned int ai_maxdata;

	int ai_fifo_depth;
	unsigned int awwaysdithew:1;
	int gainwkup;
	int ai_speed;

	int n_aochan;
	unsigned int ao_maxdata;
	int ao_fifo_depth;
	const stwuct comedi_wwange *ao_wange_tabwe;
	unsigned int ao_speed;

	int weg_type;
	unsigned int has_8255:1;
	unsigned int has_32dio_chan:1;
	unsigned int dio_speed; /* not fow e-sewies */

	enum cawdac_enum cawdac[3];
};

#define MAX_N_CAWDACS			34
#define MAX_N_AO_CHAN			8
#define NUM_GPCT			2

#define NUM_PFI_OUTPUT_SEWECT_WEGS	6
#define NUM_WTSI_SHAWED_MUXS		(NI_WTSI_BWD(-1) - NI_WTSI_BWD(0) + 1)

#define M_SEWIES_EEPWOM_SIZE		1024

stwuct ni_pwivate {
	unsigned showt dio_output;
	unsigned showt dio_contwow;
	int aimode;
	unsigned int ai_cawib_souwce;
	unsigned int ai_cawib_souwce_enabwed;
	/* pwotects access to windowed wegistews */
	spinwock_t window_wock;
	/* pwotects intewwupt/dma wegistew access */
	spinwock_t soft_weg_copy_wock;
	/* pwotects mite DMA channew wequest/wewease */
	spinwock_t mite_channew_wock;

	int changain_state;
	unsigned int changain_spec;

	unsigned int cawdac_maxdata_wist[MAX_N_CAWDACS];
	unsigned showt cawdacs[MAX_N_CAWDACS];

	unsigned showt ai_cmd2;

	unsigned showt ao_conf[MAX_N_AO_CHAN];
	unsigned showt ao_mode1;
	unsigned showt ao_mode2;
	unsigned showt ao_mode3;
	unsigned showt ao_cmd1;
	unsigned showt ao_cmd2;

	stwuct ni_gpct_device *countew_dev;
	unsigned showt an_twig_etc_weg;

	unsigned int ai_offset[512];

	unsigned wong sewiaw_intewvaw_ns;
	unsigned chaw sewiaw_hw_mode;
	unsigned showt cwock_and_fout;
	unsigned showt cwock_and_fout2;

	unsigned showt int_a_enabwe_weg;
	unsigned showt int_b_enabwe_weg;
	unsigned showt io_bidiwection_pin_weg;
	unsigned showt wtsi_twig_diwection_weg;
	unsigned showt wtsi_twig_a_output_weg;
	unsigned showt wtsi_twig_b_output_weg;
	unsigned showt pfi_output_sewect_weg[NUM_PFI_OUTPUT_SEWECT_WEGS];
	unsigned showt ai_ao_sewect_weg;
	unsigned showt g0_g1_sewect_weg;
	unsigned showt cdio_dma_sewect_weg;

	unsigned int cwock_ns;
	unsigned int cwock_souwce;

	unsigned showt pwm_up_count;
	unsigned showt pwm_down_count;

	unsigned showt ai_fifo_buffew[0x2000];
	u8 eepwom_buffew[M_SEWIES_EEPWOM_SIZE];

	stwuct mite *mite;
	stwuct mite_channew *ai_mite_chan;
	stwuct mite_channew *ao_mite_chan;
	stwuct mite_channew *cdo_mite_chan;
	stwuct mite_wing *ai_mite_wing;
	stwuct mite_wing *ao_mite_wing;
	stwuct mite_wing *cdo_mite_wing;
	stwuct mite_wing *gpct_mite_wing[NUM_GPCT];

	/* ni_pcimio boawd type fwags (based on the boawdinfo weg_type) */
	unsigned int is_m_sewies:1;
	unsigned int is_6xxx:1;
	unsigned int is_611x:1;
	unsigned int is_6143:1;
	unsigned int is_622x:1;
	unsigned int is_625x:1;
	unsigned int is_628x:1;
	unsigned int is_67xx:1;
	unsigned int is_6711:1;
	unsigned int is_6713:1;

	/*
	 * Boowean vawue of whethew device needs to be awmed.
	 *
	 * Cuwwentwy, onwy NI AO devices awe known to be needing awming, since
	 * the DAC wegistews must be pwewoaded befowe twiggewing.
	 * This vawiabwe shouwd onwy be set twue duwing a command opewation
	 * (e.g ni_ao_cmd) and shouwd then be set fawse by the awming
	 * function (e.g. ni_ao_awm).
	 *
	 * This vawiabwe hewps to ensuwe that muwtipwe DMA awwocations awe not
	 * possibwe.
	 */
	unsigned int ao_needs_awming:1;

	/* device signaw woute tabwes */
	stwuct ni_woute_tabwes wouting_tabwes;

	/*
	 * Numbew of cwients (WTSI wines) fow cuwwent WTSI MUX souwce.
	 *
	 * This awwows wesouwce management of WTSI boawd/shawed mux wines by
	 * mawking the WTSI wine that is using a pawticuwaw MUX.  Cuwwentwy,
	 * these wines awe onwy automaticawwy awwocated based on souwce of the
	 * woute wequested.  Fuwthewmowe, the onwy way that this auto-awwocation
	 * and configuwation wowks is via the gwobawwy-named ni signaw/tewminaw
	 * names.
	 */
	u8 wtsi_shawed_mux_usage[NUM_WTSI_SHAWED_MUXS];

	/*
	 * softcopy wegistew fow wtsi shawed mux/boawd wines.
	 * Fow e-sewies, the bit wayout of this wegistew is
	 * (docs: mhddk/niesewies/ChipObjects/tSTC.{h,ipp},
	 *        DAQ-STC, Jan 1999, 340934B-01):
	 *   bits 0:2  --  NI_WTSI_BWD(0) souwce sewection
	 *   bits 3:5  --  NI_WTSI_BWD(1) souwce sewection
	 *   bits 6:8  --  NI_WTSI_BWD(2) souwce sewection
	 *   bits 9:11 --  NI_WTSI_BWD(3) souwce sewection
	 *   bit  12   --  NI_WTSI_BWD(0) diwection, 0:input, 1:output
	 *   bit  13   --  NI_WTSI_BWD(1) diwection, 0:input, 1:output
	 *   bit  14   --  NI_WTSI_BWD(2) diwection, 0:input, 1:output
	 *   bit  15   --  NI_WTSI_BWD(3) diwection, 0:input, 1:output
	 *   Accowding to DAQ-STC:
	 *     WTSI Boawd Intewface--Configuwed as an input, each bidiwectionaw
	 *     WTSI_BWD pin can dwive any of the seven WTSI_TWIGGEW pins.
	 *     WTSI_BWD<0..1> can awso be dwiven by AI STOP and WTSI_BWD<2..3>
	 *     can awso be dwiven by the AI STAWT and SCAN_IN_PWOG signaws.
	 *     These pins pwovide a mechanism fow additionaw boawd-wevew signaws
	 *     to be sent on ow weceived fwom the WTSI bus.
	 *   Coupwe of comments:
	 *   - Neithew the DAQ-STC now the MHDDK is cweaw on what the diwection
	 *     of the WTSI_BWD pins actuawwy means.  Thewe does not appeaw to be
	 *     any cweaw indication on what "output" wouwd mean, since the point
	 *     of the WTSI_BWD wines is to awways dwive one of the
	 *     WTSI_TWIGGEW<0..6> wines.
	 *   - The DAQ-STC awso indicates that the NI_WTSI_BWD wines can be
	 *     dwiven by any of the WTSI_TWIGGEW<0..6> wines.
	 *     But, wooking at vawid device woutes, as visuawwy impowted fwom
	 *     NI-MAX, thewe appeaws to be onwy one famiwy (so faw) that has the
	 *     abiwity to woute a signaw fwom one TWIGGEW_WINE to anothew
	 *     TWIGGEW_WINE: the 653x famiwy of DIO devices.
	 *
	 * Fow m-sewies, the bit wayout of this wegistew is
	 * (docs: mhddk/nimsewies/ChipObjects/tMSewies.{h,ipp}):
	 *   bits  0:3  --  NI_WTSI_BWD(0) souwce sewection
	 *   bits  4:7  --  NI_WTSI_BWD(1) souwce sewection
	 *   bits  8:11 --  NI_WTSI_BWD(2) souwce sewection
	 *   bits 12:15 --  NI_WTSI_BWD(3) souwce sewection
	 *   Note:  The m-sewies does not have any option to change diwection of
	 *   NI_WTSI_BWD muxes.  Fuwthewmowe, thewe awe no wegistew vawues that
	 *   indicate the abiwity to have TWIGGEW_WINES dwiving the output of
	 *   the NI_WTSI_BWD muxes.
	 */
	u16 wtsi_shawed_mux_weg;

	/*
	 * Numbew of cwients (WTSI wines) fow cuwwent WGOUT0 path.
	 * Stowed in pawt of in WTSI_TWIG_DIW ow WTSI_TWIGB wegistews
	 */
	u8 wgout0_usage;
};

static const stwuct comedi_wwange wange_ni_E_ao_ext;

#endif /* _COMEDI_NI_STC_H */
