# <center>IAC_RISC-V</center>
---
## <center> **RISC-V Design - 2nd year EIE IAC coursework** </center>
---
### <ins> **Team members:** </ins>
* Luigi Rinaldi: 
  * Task: The Control Unit, the Sign-extension Unit and the instruction memory. 
* Diego Van Overberghe
  * Task: The Register File, ALU and the related MUX.
* Corey O'Malley: 
  * Task: The testbench and verification of the design working via gtkWave and Vbuddy (where appropriate).
* Ezra Reich: 
  * Task: Program Counter and related adders.

---

### <ins> **Lab Specifications:** </ins>

* <ins>Lab 4 - A Reduced RISC-V CPU</ins>
  *  Design a **SINGLE CYCLE CPU** that executes two (or three) RISC-V instructions. 
  *  Same function as the **8-bit binary counter** designed in Lab 1



