// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition"

// DATE "05/31/2019 01:01:43"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module audio (
	CLOCK_50,
	CLOCK2_50,
	KEY,
	SW,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	AUD_XCK,
	AUD_DACLRCK,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_ADCDAT,
	AUD_DACDAT);
input 	logic CLOCK_50 ;
input 	logic CLOCK2_50 ;
input 	logic [3:0] KEY ;
input 	logic [9:0] SW ;
output 	logic FPGA_I2C_SCLK ;
inout 	reg FPGA_I2C_SDAT ;
output 	logic AUD_XCK ;
input 	logic AUD_DACLRCK ;
input 	logic AUD_ADCLRCK ;
input 	logic AUD_BCLK ;
input 	logic AUD_ADCDAT ;
output 	logic AUD_DACDAT ;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[0]~input_o ;
wire \cfg|Auto_Initialize|rom_address_counter~2_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~5_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~2_q ;
wire \cfg|Auto_Initialize|transfer_data~0_combout ;
wire \cfg|Auto_Initialize|transfer_data~q ;
wire \cfg|Clock_Generator_400KHz|Add0~37_sumout ;
wire \cfg|num_bits_to_transfer~0_combout ;
wire \cfg|I2C_Controller|always5~0_combout ;
wire \cfg|I2C_Controller|current_bit~3_combout ;
wire \cfg|I2C_Controller|current_bit[0]~1_combout ;
wire \cfg|I2C_Controller|current_bit~2_combout ;
wire \cfg|I2C_Controller|current_bit~0_combout ;
wire \cfg|I2C_Controller|Selector3~0_combout ;
wire \cfg|Auto_Initialize|send_stop_bit~0_combout ;
wire \cfg|Auto_Initialize|send_stop_bit~q ;
wire \cfg|Clock_Generator_400KHz|Add0~34 ;
wire \cfg|Clock_Generator_400KHz|Add0~25_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~26 ;
wire \cfg|Clock_Generator_400KHz|Add0~29_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~30 ;
wire \cfg|Clock_Generator_400KHz|Add0~21_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~22 ;
wire \cfg|Clock_Generator_400KHz|Add0~17_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~18 ;
wire \cfg|Clock_Generator_400KHz|Add0~13_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~14 ;
wire \cfg|Clock_Generator_400KHz|Add0~9_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~10 ;
wire \cfg|Clock_Generator_400KHz|Add0~5_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~6 ;
wire \cfg|Clock_Generator_400KHz|Add0~1_sumout ;
wire \cfg|Clock_Generator_400KHz|new_clk~q ;
wire \cfg|I2C_Controller|s_i2c_transceiver~7_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~q ;
wire \cfg|I2C_Controller|s_i2c_transceiver~6_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~8_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~2_q ;
wire \cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ;
wire \cfg|Clock_Generator_400KHz|Add0~38 ;
wire \cfg|Clock_Generator_400KHz|Add0~33_sumout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_low_level~q ;
wire \cfg|I2C_Controller|Selector3~1_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~9_combout ;
wire \cfg|I2C_Controller|Selector2~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~10_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~3_q ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ;
wire \cfg|Auto_Initialize|Add0~1_combout ;
wire \cfg|Auto_Initialize|Add0~2_combout ;
wire \cfg|Auto_Initialize|Add0~3_combout ;
wire \cfg|Auto_Initialize|Add0~0_combout ;
wire \cfg|Auto_Initialize|Equal0~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~8_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~4_q ;
wire \cfg|Auto_Initialize|rom_address_counter[5]~0_combout ;
wire \cfg|Auto_Initialize|rom_address_counter~1_combout ;
wire \cfg|Auto_Initialize|Ram0~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~6_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~7_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~3_q ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ;
wire \cfg|Auto_Initialize|send_start_bit~0_combout ;
wire \cfg|Auto_Initialize|send_start_bit~q ;
wire \cfg|I2C_Controller|always1~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~5_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~11_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver~4_q ;
wire \cfg|Auto_Initialize|Ram0~14_combout ;
wire \cfg|Auto_Initialize|Ram0~13_combout ;
wire \cfg|Auto_Initialize|Ram0~12_combout ;
wire \cfg|Auto_Initialize|Ram0~15_combout ;
wire \cfg|Auto_Initialize|Ram0~16_combout ;
wire \cfg|Auto_Initialize|data_out~9_combout ;
wire \cfg|Auto_Initialize|data_out[3]~3_combout ;
wire \cfg|data_to_transfer[7]~0_combout ;
wire \cfg|I2C_Controller|current_byte[4]~0_combout ;
wire \cfg|Auto_Initialize|Ram0~8_combout ;
wire \cfg|Auto_Initialize|Ram0~9_combout ;
wire \cfg|Auto_Initialize|Ram0~10_combout ;
wire \cfg|Auto_Initialize|Ram0~7_combout ;
wire \cfg|Auto_Initialize|Ram0~11_combout ;
wire \cfg|Auto_Initialize|data_out~8_combout ;
wire \cfg|data_to_transfer[1]~feeder_combout ;
wire \cfg|Auto_Initialize|Ram0~23_combout ;
wire \cfg|Auto_Initialize|data_out[2]~0_combout ;
wire \cfg|Auto_Initialize|data_out[2]~1_combout ;
wire \cfg|Auto_Initialize|Ram0~3_combout ;
wire \cfg|Auto_Initialize|Ram0~22_combout ;
wire \cfg|Auto_Initialize|data_out~11_combout ;
wire \cfg|data_to_transfer[2]~feeder_combout ;
wire \cfg|Auto_Initialize|Ram0~20_combout ;
wire \cfg|Auto_Initialize|Ram0~17_combout ;
wire \cfg|Auto_Initialize|Ram0~19_combout ;
wire \cfg|Auto_Initialize|Ram0~18_combout ;
wire \cfg|Auto_Initialize|Ram0~21_combout ;
wire \cfg|Auto_Initialize|data_out~10_combout ;
wire \cfg|data_to_transfer[0]~feeder_combout ;
wire \cfg|I2C_Controller|Mux0~5_combout ;
wire \cfg|Auto_Initialize|Ram0~24_combout ;
wire \cfg|Auto_Initialize|Ram0~25_combout ;
wire \cfg|Auto_Initialize|Ram0~26_combout ;
wire \cfg|Auto_Initialize|data_out~4_combout ;
wire \cfg|data_to_transfer[7]~feeder_combout ;
wire \cfg|Auto_Initialize|data_out~6_combout ;
wire \cfg|Auto_Initialize|data_out~12_combout ;
wire \cfg|Auto_Initialize|Ram0~6_combout ;
wire \cfg|Auto_Initialize|data_out~7_combout ;
wire \cfg|data_to_transfer[6]~feeder_combout ;
wire \cfg|Auto_Initialize|Ram0~2_combout ;
wire \cfg|Auto_Initialize|Ram0~1_combout ;
wire \cfg|Auto_Initialize|data_out~2_combout ;
wire \cfg|Auto_Initialize|Ram0~5_combout ;
wire \cfg|Auto_Initialize|Ram0~4_combout ;
wire \cfg|Auto_Initialize|data_out~5_combout ;
wire \cfg|I2C_Controller|current_byte[4]~feeder_combout ;
wire \cfg|I2C_Controller|Mux0~0_combout ;
wire \cfg|I2C_Controller|Mux0~4_combout ;
wire \cfg|I2C_Controller|i2c_sdata~1_combout ;
wire \CLOCK2_50~input_o ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ;
wire \AUD_DACLRCK~input_o ;
wire \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout ;
wire \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \codec|done_dac_channel_sync~0_combout ;
wire \codec|done_dac_channel_sync~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Add0~10 ;
wire \codec|Audio_Out_Serializer|Add0~13_sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Add0~14 ;
wire \codec|Audio_Out_Serializer|Add0~6 ;
wire \codec|Audio_Out_Serializer|Add0~21_sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \codec|Audio_Out_Serializer|Add0~22 ;
wire \codec|Audio_Out_Serializer|Add0~26 ;
wire \codec|Audio_Out_Serializer|Add0~30 ;
wire \codec|Audio_Out_Serializer|Add0~2 ;
wire \codec|Audio_Out_Serializer|Add0~17_sumout ;
wire \codec|Audio_Out_Serializer|Add0~5_sumout ;
wire \codec|Audio_Out_Serializer|Add0~9_sumout ;
wire \codec|Audio_Out_Serializer|Add0~1_sumout ;
wire \codec|Equal2~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Add1~2 ;
wire \codec|Audio_Out_Serializer|Add1~6 ;
wire \codec|Audio_Out_Serializer|Add1~10 ;
wire \codec|Audio_Out_Serializer|Add1~14 ;
wire \codec|Audio_Out_Serializer|Add1~26 ;
wire \codec|Audio_Out_Serializer|Add1~30 ;
wire \codec|Audio_Out_Serializer|Add1~17_sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \codec|Audio_Out_Serializer|Add1~18 ;
wire \codec|Audio_Out_Serializer|Add1~21_sumout ;
wire \codec|Audio_Out_Serializer|Add1~5_sumout ;
wire \codec|Audio_Out_Serializer|Add1~1_sumout ;
wire \codec|Audio_Out_Serializer|Add1~9_sumout ;
wire \codec|Audio_Out_Serializer|Add1~13_sumout ;
wire \codec|Equal3~0_combout ;
wire \codec|Audio_Out_Serializer|Add1~29_sumout ;
wire \codec|Audio_Out_Serializer|Add1~25_sumout ;
wire \codec|Equal3~1_combout ;
wire \codec|Audio_Out_Serializer|comb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Add0~29_sumout ;
wire \codec|Audio_Out_Serializer|Add0~25_sumout ;
wire \codec|Equal2~1_combout ;
wire \codec|Audio_Out_Serializer|comb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \codec|Audio_Out_Serializer|read_left_channel~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \codec|Audio_Out_Serializer|left_channel_was_read~0_combout ;
wire \codec|Audio_Out_Serializer|left_channel_was_read~q ;
wire \codec|Audio_Out_Serializer|read_right_channel~0_combout ;
wire \~GND~combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ;
wire \codec|Audio_Out_Serializer|read_left_channel~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \Add2~9_sumout ;
wire \Equal1~0_combout ;
wire \Equal1~2_combout ;
wire \Equal1~1_combout ;
wire \Equal1~3_combout ;
wire \KEY[0]~input_o ;
wire \trig~1_combout ;
wire \done~1_combout ;
wire \cd|divided_clocks[0]~0_combout ;
wire \cd|Add0~33_sumout ;
wire \cd|Add0~34 ;
wire \cd|Add0~29_sumout ;
wire \cd|Add0~30 ;
wire \cd|Add0~25_sumout ;
wire \cd|Add0~26 ;
wire \cd|Add0~21_sumout ;
wire \cd|Add0~22 ;
wire \cd|Add0~17_sumout ;
wire \cd|Add0~18 ;
wire \cd|Add0~13_sumout ;
wire \cd|Add0~14 ;
wire \cd|Add0~9_sumout ;
wire \cd|Add0~10 ;
wire \cd|Add0~5_sumout ;
wire \cd|Add0~6 ;
wire \cd|Add0~1_sumout ;
wire \cd|divided_clocks[9]~DUPLICATE_q ;
wire \cycled~1_combout ;
wire \play_counters[1][2]~2_combout ;
wire \play_counters[1][2]~3_combout ;
wire \play_counters[1][0]~q ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \play_counters[1][1]~q ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \play_counters[1][2]~q ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \play_counters[1][3]~q ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \play_counters[1][4]~q ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \play_counters[1][5]~q ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \play_counters[1][6]~q ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \play_counters[1][7]~q ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \play_counters[1][8]~q ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \play_counters[1][9]~q ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \play_counters[1][10]~q ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \play_counters[1][11]~q ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \play_counters[1][12]~q ;
wire \Add2~58 ;
wire \Add2~1_sumout ;
wire \play_counters[1][13]~q ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \play_counters[1][14]~q ;
wire \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ;
wire \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \Add1~9_sumout ;
wire \KEY[3]~input_o ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \done~0_combout ;
wire \trig~0_combout ;
wire \cycled~0_combout ;
wire \play_counters[0][13]~0_combout ;
wire \play_counters[0][13]~1_combout ;
wire \play_counters[0][0]~q ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \play_counters[0][1]~q ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \play_counters[0][2]~q ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \play_counters[0][3]~q ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \play_counters[0][4]~q ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \play_counters[0][5]~q ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \play_counters[0][6]~q ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \play_counters[0][7]~q ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \play_counters[0][8]~q ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \play_counters[0][9]~q ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \play_counters[0][10]~q ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \play_counters[0][11]~q ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \play_counters[0][12]~q ;
wire \Add1~58 ;
wire \Add1~1_sumout ;
wire \play_counters[0][13]~q ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \play_counters[0][14]~q ;
wire \Equal0~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \Add0~77_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \Add0~74 ;
wire \Add0~69_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \Add0~58 ;
wire \Add0~53_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ;
wire \Add0~34 ;
wire \Add0~29_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ;
wire \Add0~10 ;
wire \Add0~5_sumout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \AUD_BCLK~input_o ;
wire \codec|Bit_Clock_Edges|cur_test_clk~q ;
wire \codec|Bit_Clock_Edges|last_test_clk~q ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ;
wire \codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout ;
wire \codec|Audio_Out_Serializer|serial_audio_out_data~q ;
wire [5:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [10:1] \cfg|Clock_Generator_400KHz|clk_counter ;
wire [7:0] \cfg|I2C_Controller|current_byte ;
wire [5:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [1:0] done;
wire [24:1] \codec|Audio_Out_Serializer|data_out_shift_reg ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [1:0] \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \cfg|I2C_Controller|current_bit ;
wire [7:0] \codec|Audio_Out_Serializer|left_channel_fifo_write_space ;
wire [1:0] trig;
wire [7:0] \codec|Audio_Out_Serializer|right_channel_fifo_write_space ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [2:0] \cfg|num_bits_to_transfer ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [1:0] \p2_bomb|altsyncram_component|auto_generated|address_reg_a ;
wire [7:0] \cfg|data_to_transfer ;
wire [5:0] \cfg|Auto_Initialize|rom_address_counter ;
wire [23:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [23:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [2:0] \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [1:0] \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \p1_bomb|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w ;
wire [7:0] \cfg|Auto_Initialize|data_out ;
wire [5:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk ;
wire [1:0] cycled;
wire [31:0] \cd|divided_clocks ;

wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \p1_bomb|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \p2_bomb|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [39:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \p1_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \p1_bomb|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \p2_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \p2_bomb|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];

assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [2];

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(\codec|Audio_Out_Serializer|serial_audio_out_data~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(\cfg|I2C_Controller|Mux0~4_combout ),
	.oe(\cfg|I2C_Controller|i2c_sdata~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "false";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N51
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter~2 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter~2_combout  = (!\SW[0]~input_o  & !\cfg|Auto_Initialize|rom_address_counter [0])

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter~2 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \cfg|Auto_Initialize|rom_address_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~5 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~5_combout  = ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & (((!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & \cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) ) ) # ( !\cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout )))) # (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (((\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~5 .lut_mask = 64'hE0EFE0EFE2CDE2CD;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y49_N14
dffeas \cfg|Auto_Initialize|s_i2c_auto_init~2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~2 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N9
cyclonev_lcell_comb \cfg|Auto_Initialize|transfer_data~0 (
// Equation(s):
// \cfg|Auto_Initialize|transfer_data~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & \cfg|Auto_Initialize|transfer_data~q ) ) ) # ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & (((\cfg|Auto_Initialize|transfer_data~q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q )) # (\cfg|Auto_Initialize|s_i2c_auto_init~3_q 
// ))) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datad(!\cfg|Auto_Initialize|transfer_data~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|transfer_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|transfer_data~0 .lut_mask = 64'h70F070F000F000F0;
defparam \cfg|Auto_Initialize|transfer_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y49_N11
dffeas \cfg|Auto_Initialize|transfer_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|transfer_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|transfer_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|transfer_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N30
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~37 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~37_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [1] ) + ( VCC ) + ( !VCC ))
// \cfg|Clock_Generator_400KHz|Add0~38  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~37_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~37 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N30
cyclonev_lcell_comb \cfg|num_bits_to_transfer~0 (
// Equation(s):
// \cfg|num_bits_to_transfer~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # ((!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ) # (\cfg|num_bits_to_transfer [0])) ) ) # ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(!\cfg|num_bits_to_transfer [0]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|num_bits_to_transfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|num_bits_to_transfer~0 .extended_lut = "off";
defparam \cfg|num_bits_to_transfer~0 .lut_mask = 64'hFFFFFFFFFCFFFCFF;
defparam \cfg|num_bits_to_transfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y49_N32
dffeas \cfg|num_bits_to_transfer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|num_bits_to_transfer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|num_bits_to_transfer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|num_bits_to_transfer[0] .is_wysiwyg = "true";
defparam \cfg|num_bits_to_transfer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N15
cyclonev_lcell_comb \cfg|I2C_Controller|always5~0 (
// Equation(s):
// \cfg|I2C_Controller|always5~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & \cfg|Clock_Generator_400KHz|middle_of_low_level~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datad(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|always5~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|always5~0 .lut_mask = 64'h00000000000F000F;
defparam \cfg|I2C_Controller|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N24
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~3 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~3_combout  = ( !\cfg|I2C_Controller|current_bit [0] & ( \cfg|I2C_Controller|always5~0_combout  ) ) # ( \cfg|I2C_Controller|current_bit [0] & ( !\cfg|I2C_Controller|always5~0_combout  & ( \cfg|num_bits_to_transfer [0] ) ) ) 
// # ( !\cfg|I2C_Controller|current_bit [0] & ( !\cfg|I2C_Controller|always5~0_combout  & ( \cfg|num_bits_to_transfer [0] ) ) )

	.dataa(gnd),
	.datab(!\cfg|num_bits_to_transfer [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cfg|I2C_Controller|current_bit [0]),
	.dataf(!\cfg|I2C_Controller|always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~3 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~3 .lut_mask = 64'h33333333FFFF0000;
defparam \cfg|I2C_Controller|current_bit~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N48
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit[0]~1 (
// Equation(s):
// \cfg|I2C_Controller|current_bit[0]~1_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # ((\cfg|Clock_Generator_400KHz|middle_of_low_level~q ) # (\SW[0]~input_o )) ) ) # ( 
// !\cfg|I2C_Controller|s_i2c_transceiver~2_q  )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[0]~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit[0]~1 .lut_mask = 64'hFFFFFFFFCFFFCFFF;
defparam \cfg|I2C_Controller|current_bit[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y50_N26
dffeas \cfg|I2C_Controller|current_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[0] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N51
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~2 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~2_combout  = ( \cfg|I2C_Controller|always5~0_combout  & ( !\cfg|I2C_Controller|current_bit [0] $ (\cfg|I2C_Controller|current_bit [1]) ) ) # ( !\cfg|I2C_Controller|always5~0_combout  & ( \cfg|num_bits_to_transfer [0] ) )

	.dataa(!\cfg|I2C_Controller|current_bit [0]),
	.datab(gnd),
	.datac(!\cfg|num_bits_to_transfer [0]),
	.datad(!\cfg|I2C_Controller|current_bit [1]),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~2 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~2 .lut_mask = 64'h0F0F0F0FAA55AA55;
defparam \cfg|I2C_Controller|current_bit~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y50_N53
dffeas \cfg|I2C_Controller|current_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[1] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N12
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~0 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~0_combout  = ( \cfg|I2C_Controller|always5~0_combout  & ( !\cfg|I2C_Controller|current_bit [2] $ (((\cfg|I2C_Controller|current_bit [1]) # (\cfg|I2C_Controller|current_bit [0]))) ) ) # ( 
// !\cfg|I2C_Controller|always5~0_combout  & ( \cfg|num_bits_to_transfer [0] ) )

	.dataa(!\cfg|I2C_Controller|current_bit [0]),
	.datab(!\cfg|num_bits_to_transfer [0]),
	.datac(!\cfg|I2C_Controller|current_bit [1]),
	.datad(!\cfg|I2C_Controller|current_bit [2]),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~0 .lut_mask = 64'h33333333A05FA05F;
defparam \cfg|I2C_Controller|current_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y50_N14
dffeas \cfg|I2C_Controller|current_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[2] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N6
cyclonev_lcell_comb \cfg|I2C_Controller|Selector3~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( \cfg|I2C_Controller|current_bit [0] & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  ) ) ) # ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( 
// !\cfg|I2C_Controller|current_bit [0] & ( (\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ((!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ) # ((\cfg|I2C_Controller|current_bit [1]) # (\cfg|I2C_Controller|current_bit [2])))) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datab(!\cfg|I2C_Controller|current_bit [2]),
	.datac(!\cfg|I2C_Controller|current_bit [1]),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.dataf(!\cfg|I2C_Controller|current_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector3~0 .lut_mask = 64'h000000BF000000FF;
defparam \cfg|I2C_Controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|send_stop_bit~0 (
// Equation(s):
// \cfg|Auto_Initialize|send_stop_bit~0_combout  = ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & ( ((!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & 
// \cfg|Auto_Initialize|s_i2c_auto_init~4_q ))) # (\cfg|Auto_Initialize|send_stop_bit~q ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datad(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|send_stop_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_stop_bit~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|send_stop_bit~0 .lut_mask = 64'h02FF02FF00000000;
defparam \cfg|Auto_Initialize|send_stop_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y49_N2
dffeas \cfg|Auto_Initialize|send_stop_bit (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|send_stop_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_stop_bit .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N33
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~33 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~33_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [2] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~38  ))
// \cfg|Clock_Generator_400KHz|Add0~34  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [2] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~33_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~33 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N36
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~25 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~25_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [3] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~34  ))
// \cfg|Clock_Generator_400KHz|Add0~26  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [3] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~25_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~25 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N38
dffeas \cfg|Clock_Generator_400KHz|clk_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[3] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N39
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~29 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~29_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [4] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~26  ))
// \cfg|Clock_Generator_400KHz|Add0~30  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [4] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~29_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~29 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N41
dffeas \cfg|Clock_Generator_400KHz|clk_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[4] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N42
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~21 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~21_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [5] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~30  ))
// \cfg|Clock_Generator_400KHz|Add0~22  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [5] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~21_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~21 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N44
dffeas \cfg|Clock_Generator_400KHz|clk_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[5] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N45
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~17 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~17_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [6] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~22  ))
// \cfg|Clock_Generator_400KHz|Add0~18  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [6] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~17_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~17 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N47
dffeas \cfg|Clock_Generator_400KHz|clk_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[6] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N48
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~13 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~13_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [7] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~18  ))
// \cfg|Clock_Generator_400KHz|Add0~14  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [7] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~13_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~13 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N50
dffeas \cfg|Clock_Generator_400KHz|clk_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[7] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N51
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~9 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~9_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [8] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~14  ))
// \cfg|Clock_Generator_400KHz|Add0~10  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [8] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~9_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~9 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N53
dffeas \cfg|Clock_Generator_400KHz|clk_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[8] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N54
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~5 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~5_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [9] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~10  ))
// \cfg|Clock_Generator_400KHz|Add0~6  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [9] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~5_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~5 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N56
dffeas \cfg|Clock_Generator_400KHz|clk_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[9] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N57
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~1 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~1_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [10] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~1 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N59
dffeas \cfg|Clock_Generator_400KHz|clk_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[10] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y50_N2
dffeas \cfg|Clock_Generator_400KHz|new_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|new_clk .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|new_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N3
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~7 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~7_combout  = ( !\cfg|Clock_Generator_400KHz|new_clk~q  & ( \cfg|Auto_Initialize|send_start_bit~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & 
// !\cfg|I2C_Controller|s_i2c_transceiver~4_q )) ) ) ) # ( \cfg|Clock_Generator_400KHz|new_clk~q  & ( !\cfg|Auto_Initialize|send_start_bit~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (\cfg|Auto_Initialize|send_stop_bit~q  & 
// (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & !\cfg|I2C_Controller|s_i2c_transceiver~4_q ))) ) ) ) # ( !\cfg|Clock_Generator_400KHz|new_clk~q  & ( !\cfg|Auto_Initialize|send_start_bit~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & 
// (\cfg|Auto_Initialize|send_stop_bit~q  & (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & !\cfg|I2C_Controller|s_i2c_transceiver~4_q ))) ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datab(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datae(!\cfg|Clock_Generator_400KHz|new_clk~q ),
	.dataf(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~7 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~7 .lut_mask = 64'h20002000A0000000;
defparam \cfg|I2C_Controller|s_i2c_transceiver~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N12
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~1 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout  = ( \cfg|Clock_Generator_400KHz|clk_counter [6] & ( \cfg|Clock_Generator_400KHz|clk_counter [8] & ( (\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  & 
// (\cfg|Clock_Generator_400KHz|clk_counter [5] & (\cfg|Clock_Generator_400KHz|clk_counter [3] & \cfg|Clock_Generator_400KHz|clk_counter [10]))) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datac(!\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.datae(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.dataf(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .lut_mask = 64'h0000000000000001;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N14
dffeas \cfg|Clock_Generator_400KHz|middle_of_high_level (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N18
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~6 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~6_combout  = (\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (!\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\cfg|I2C_Controller|s_i2c_transceiver~4_q ))))

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datad(!\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~6 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~6 .lut_mask = 64'h3100310031003100;
defparam \cfg|I2C_Controller|s_i2c_transceiver~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N39
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~8 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~8_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~6_combout  ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~6_combout  & ( (((\cfg|Auto_Initialize|transfer_data~q  & \cfg|I2C_Controller|Selector3~1_combout )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~7_combout )) # (\cfg|I2C_Controller|Selector3~0_combout ) ) )

	.dataa(!\cfg|Auto_Initialize|transfer_data~q ),
	.datab(!\cfg|I2C_Controller|Selector3~1_combout ),
	.datac(!\cfg|I2C_Controller|Selector3~0_combout ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~7_combout ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~8 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~8 .lut_mask = 64'h1FFF1FFFFFFFFFFF;
defparam \cfg|I2C_Controller|s_i2c_transceiver~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y50_N41
dffeas \cfg|I2C_Controller|s_i2c_transceiver~2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|s_i2c_transceiver~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~2 .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N18
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[4]~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( ((!\cfg|I2C_Controller|s_i2c_transceiver~4_q ) # (!\cfg|I2C_Controller|s_i2c_transceiver~3_q )) # (\SW[0]~input_o ) ) ) # ( 
// !\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  $ (!\cfg|I2C_Controller|s_i2c_transceiver~3_q )) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[4]~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|clk_counter[4]~0 .lut_mask = 64'h3FF33FF3FFF3FFF3;
defparam \cfg|Clock_Generator_400KHz|clk_counter[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N31
dffeas \cfg|Clock_Generator_400KHz|clk_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[1] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y50_N35
dffeas \cfg|Clock_Generator_400KHz|clk_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[2] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N24
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  = ( !\cfg|Clock_Generator_400KHz|clk_counter [9] & ( \cfg|Clock_Generator_400KHz|clk_counter [1] & ( (\cfg|Clock_Generator_400KHz|clk_counter [2] & (\cfg|Clock_Generator_400KHz|clk_counter [4] & 
// \cfg|Clock_Generator_400KHz|clk_counter [7])) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datac(!\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datad(gnd),
	.datae(!\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.dataf(!\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .lut_mask = 64'h0000000001010000;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N6
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_low_level~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout  = ( \cfg|Clock_Generator_400KHz|clk_counter [6] & ( \cfg|Clock_Generator_400KHz|clk_counter [8] & ( (\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  & 
// (!\cfg|Clock_Generator_400KHz|clk_counter [10] & (\cfg|Clock_Generator_400KHz|clk_counter [3] & \cfg|Clock_Generator_400KHz|clk_counter [5]))) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.datac(!\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datae(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.dataf(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .lut_mask = 64'h0000000000000004;
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y50_N8
dffeas \cfg|Clock_Generator_400KHz|middle_of_low_level (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N42
cyclonev_lcell_comb \cfg|I2C_Controller|Selector3~1 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~1_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( \cfg|Auto_Initialize|send_start_bit~q  & ( (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & 
// !\cfg|I2C_Controller|s_i2c_transceiver~2_q )) ) ) ) # ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( !\cfg|Auto_Initialize|send_start_bit~q  & ( (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & 
// !\cfg|I2C_Controller|s_i2c_transceiver~2_q )) ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( !\cfg|Auto_Initialize|send_start_bit~q  & ( (!\cfg|Auto_Initialize|send_stop_bit~q  & (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & 
// !\cfg|I2C_Controller|s_i2c_transceiver~2_q )) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datab(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.dataf(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector3~1 .lut_mask = 64'hC000500000005000;
defparam \cfg|I2C_Controller|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N54
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~9 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~9_combout  = ( \cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (\cfg|I2C_Controller|s_i2c_transceiver~4_q )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~2_q  & ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ((\cfg|Clock_Generator_400KHz|middle_of_high_level~q ))) # (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (\cfg|I2C_Controller|s_i2c_transceiver~4_q )))) ) ) ) # 
// ( !\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (((\cfg|I2C_Controller|s_i2c_transceiver~3_q )))) # (\cfg|I2C_Controller|s_i2c_transceiver~2_q  & 
// ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ((\cfg|Clock_Generator_400KHz|middle_of_high_level~q ))) # (\cfg|I2C_Controller|s_i2c_transceiver~3_q  & (\cfg|I2C_Controller|s_i2c_transceiver~4_q )))) ) ) ) # ( 
// \cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( !\cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  $ (((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ))))) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\cfg|I2C_Controller|s_i2c_transceiver~4_q )))) ) ) ) # ( 
// !\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( !\cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ((\cfg|I2C_Controller|s_i2c_transceiver~3_q )))) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ) # (\cfg|I2C_Controller|s_i2c_transceiver~4_q )))) ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datae(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~9 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~9 .lut_mask = 64'h0389478903DD4755;
defparam \cfg|I2C_Controller|s_i2c_transceiver~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N21
cyclonev_lcell_comb \cfg|I2C_Controller|Selector2~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector2~0_combout  = ( \cfg|Auto_Initialize|send_start_bit~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (!\cfg|I2C_Controller|s_i2c_transceiver~3_q  & 
// \cfg|Clock_Generator_400KHz|new_clk~q ))) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datad(!\cfg|Clock_Generator_400KHz|new_clk~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector2~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector2~0 .lut_mask = 64'h0000000000800080;
defparam \cfg|I2C_Controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N36
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~10 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~10_combout  = ( \cfg|I2C_Controller|Selector3~0_combout  ) # ( !\cfg|I2C_Controller|Selector3~0_combout  & ( (((\cfg|Auto_Initialize|transfer_data~q  & \cfg|I2C_Controller|Selector3~1_combout )) # 
// (\cfg|I2C_Controller|Selector2~0_combout )) # (\cfg|I2C_Controller|s_i2c_transceiver~9_combout ) ) )

	.dataa(!\cfg|Auto_Initialize|transfer_data~q ),
	.datab(!\cfg|I2C_Controller|Selector3~1_combout ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~9_combout ),
	.datad(!\cfg|I2C_Controller|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~10 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~10 .lut_mask = 64'h1FFF1FFFFFFFFFFF;
defparam \cfg|I2C_Controller|s_i2c_transceiver~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y50_N38
dffeas \cfg|I2C_Controller|s_i2c_transceiver~3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|s_i2c_transceiver~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~3 .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N15
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~1_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [0] ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( 
// \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [0] ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|rom_address_counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(gnd),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~1 .lut_mask = 64'h0000FFFF0F0FF0F0;
defparam \cfg|Auto_Initialize|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y49_N8
dffeas \cfg|Auto_Initialize|rom_address_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[2] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N45
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~2 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~2_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [3] $ (((!\cfg|Auto_Initialize|rom_address_counter [1]) # (!\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [3] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~2 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \cfg|Auto_Initialize|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y49_N47
dffeas \cfg|Auto_Initialize|rom_address_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[3] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~3 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~3_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|rom_address_counter [4] $ (((!\cfg|Auto_Initialize|rom_address_counter [1]) # ((!\cfg|Auto_Initialize|rom_address_counter [2]) # 
// (!\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|rom_address_counter [4] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~3 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \cfg|Auto_Initialize|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y49_N44
dffeas \cfg|Auto_Initialize|rom_address_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[4] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~0_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [1]) # ((!\cfg|Auto_Initialize|rom_address_counter [3]) # 
// ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [4] & ( (\cfg|Auto_Initialize|rom_address_counter [1] 
// & (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [4] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \cfg|Auto_Initialize|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y49_N32
dffeas \cfg|Auto_Initialize|rom_address_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[5] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Equal0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Equal0~0_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [4] & ( (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] & \cfg|Auto_Initialize|rom_address_counter [5]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Equal0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Equal0~0 .lut_mask = 64'h0000000000400000;
defparam \cfg|Auto_Initialize|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~8 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~8_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) ) ) ) # ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (((\cfg|Auto_Initialize|Equal0~0_combout  & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  & ((\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( 
// !\cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( !\cfg|Auto_Initialize|transfer_data~q  & ( 
// (\cfg|Auto_Initialize|Equal0~0_combout  & (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q )) ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datab(!\cfg|Auto_Initialize|Equal0~0_combout ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~8 .lut_mask = 64'h3000F0FF3005F0FF;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y49_N26
dffeas \cfg|Auto_Initialize|s_i2c_auto_init~4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~4 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N57
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter[5]~0 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter[5]~0_combout  = ( \SW[0]~input_o  ) # ( !\SW[0]~input_o  & ( (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & (\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q )) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[5]~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter[5]~0 .lut_mask = 64'h10101010FFFFFFFF;
defparam \cfg|Auto_Initialize|rom_address_counter[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y49_N53
dffeas \cfg|Auto_Initialize|rom_address_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[0] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter~1 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter~1_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\SW[0]~input_o  & !\cfg|Auto_Initialize|rom_address_counter [1]) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\SW[0]~input_o  & 
// \cfg|Auto_Initialize|rom_address_counter [1]) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter~1 .lut_mask = 64'h00CC00CCCC00CC00;
defparam \cfg|Auto_Initialize|rom_address_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y49_N50
dffeas \cfg|Auto_Initialize|rom_address_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|rom_address_counter[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[1] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~0_combout  = ( \cfg|Auto_Initialize|rom_address_counter [4] & ( ((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [3])) # (\cfg|Auto_Initialize|rom_address_counter [1]) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \cfg|Auto_Initialize|Ram0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~6 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~6_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  $ 
// (((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (!\cfg|Auto_Initialize|transfer_data~q ))))) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & (\cfg|Auto_Initialize|s_i2c_auto_init~2_q )) ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( 
// \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) ) ) ) # ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( 
// !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( 
// !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datad(!\cfg|Auto_Initialize|transfer_data~q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~6 .lut_mask = 64'h0B0B0B0B0B0B1B39;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  = ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~7 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~7_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|s_i2c_auto_init~6_combout  ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( 
// \cfg|Auto_Initialize|rom_address_counter [5] & ( ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ((\cfg|Auto_Initialize|Equal0~0_combout ) # (\cfg|Auto_Initialize|Ram0~0_combout )))) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init~6_combout ) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init~3_q  & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|s_i2c_auto_init~6_combout  ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~3_q 
//  & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( ((\cfg|Auto_Initialize|Equal0~0_combout  & \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )) # (\cfg|Auto_Initialize|s_i2c_auto_init~6_combout ) ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~0_combout ),
	.datab(!\cfg|Auto_Initialize|Equal0~0_combout ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~6_combout ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~7 .lut_mask = 64'h0F3F0F0F0F7F0F0F;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y49_N20
dffeas \cfg|Auto_Initialize|s_i2c_auto_init~3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~3 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N3
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  = ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q  & \cfg|Auto_Initialize|s_i2c_auto_init~2_q ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y50_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|send_start_bit~0 (
// Equation(s):
// \cfg|Auto_Initialize|send_start_bit~0_combout  = ( \cfg|Auto_Initialize|send_start_bit~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout  ) ) # ( !\cfg|Auto_Initialize|send_start_bit~q  & ( 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~0_combout ),
	.datad(gnd),
	.datae(!\cfg|Auto_Initialize|send_start_bit~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|send_start_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_start_bit~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|send_start_bit~0 .lut_mask = 64'h3030F0F03030F0F0;
defparam \cfg|Auto_Initialize|send_start_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y50_N32
dffeas \cfg|Auto_Initialize|send_start_bit (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|send_start_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|send_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_start_bit .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|send_start_bit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N33
cyclonev_lcell_comb \cfg|I2C_Controller|always1~0 (
// Equation(s):
// \cfg|I2C_Controller|always1~0_combout  = ( !\cfg|I2C_Controller|current_bit [2] & ( (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (!\cfg|I2C_Controller|current_bit [0] & !\cfg|I2C_Controller|current_bit [1])) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|current_bit [0]),
	.datad(!\cfg|I2C_Controller|current_bit [1]),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|current_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|always1~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|always1~0 .lut_mask = 64'h5000500000000000;
defparam \cfg|I2C_Controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N30
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~5 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~5_combout  = ( \cfg|Auto_Initialize|transfer_data~q  & ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  ) ) # ( !\cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & 
// ((!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver~3_q )) # (\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ((!\cfg|I2C_Controller|s_i2c_transceiver~3_q ))))) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~2_q  & (((\cfg|I2C_Controller|s_i2c_transceiver~4_q )))) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~5 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~5 .lut_mask = 64'h0F430F430F0F0F0F;
defparam \cfg|I2C_Controller|s_i2c_transceiver~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y50_N0
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~11 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~11_combout  = ( !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( ((!\cfg|Auto_Initialize|send_start_bit~q  & (\cfg|Auto_Initialize|send_stop_bit~q  & (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  & 
// !\cfg|I2C_Controller|s_i2c_transceiver~2_q )))) # (\cfg|I2C_Controller|s_i2c_transceiver~5_combout ) ) ) # ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( ((((\cfg|I2C_Controller|always1~0_combout  & \cfg|I2C_Controller|s_i2c_transceiver~2_q )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver~5_combout ))) ) )

	.dataa(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datab(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datac(!\cfg|I2C_Controller|always1~0_combout ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~5_combout ),
	.datag(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~11 .extended_lut = "on";
defparam \cfg|I2C_Controller|s_i2c_transceiver~11 .lut_mask = 64'h2000000FFFFFFFFF;
defparam \cfg|I2C_Controller|s_i2c_transceiver~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y50_N2
dffeas \cfg|I2C_Controller|s_i2c_transceiver~4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|s_i2c_transceiver~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~4 .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~14 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~14_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [2])) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ))) # (\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [2])) # 
// (\cfg|Auto_Initialize|rom_address_counter [0] & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ))))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~14 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~14 .lut_mask = 64'h000000002CBF2CBF;
defparam \cfg|Auto_Initialize|Ram0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N45
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~13 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~13_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )) # (\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ) # (\cfg|Auto_Initialize|rom_address_counter 
// [0]))))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # 
// (\cfg|Auto_Initialize|rom_address_counter [0])))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (!\cfg|Auto_Initialize|rom_address_counter [0] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [2])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~13 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~13 .lut_mask = 64'h5916591671007100;
defparam \cfg|Auto_Initialize|Ram0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~12 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~12_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// \cfg|Auto_Initialize|rom_address_counter [1])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( !\cfg|Auto_Initialize|rom_address_counter [3] ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [2] & 
// ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # ((\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [1])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & \cfg|Auto_Initialize|s_i2c_auto_init~2_q ) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~12 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~12 .lut_mask = 64'h00AAEA02AAAA0202;
defparam \cfg|Auto_Initialize|Ram0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~15 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~15_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~15 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~15 .lut_mask = 64'h2000000000000000;
defparam \cfg|Auto_Initialize|Ram0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~16 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~16_combout  = ( \cfg|Auto_Initialize|rom_address_counter [4] & ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|Ram0~15_combout  ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( 
// \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|Ram0~14_combout  ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [4] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|Ram0~13_combout  ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [4] & ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|Ram0~12_combout  ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~14_combout ),
	.datab(!\cfg|Auto_Initialize|Ram0~13_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~12_combout ),
	.datad(!\cfg|Auto_Initialize|Ram0~15_combout ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~16 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~16 .lut_mask = 64'h0F0F3333555500FF;
defparam \cfg|Auto_Initialize|Ram0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y50_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~9 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~9_combout  = (!\SW[0]~input_o  & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & \cfg|Auto_Initialize|Ram0~16_combout ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datad(!\cfg|Auto_Initialize|Ram0~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~9 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~9 .lut_mask = 64'h00C000C000C000C0;
defparam \cfg|Auto_Initialize|data_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y50_N15
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[3]~3 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[3]~3_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( \SW[0]~input_o  ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( \SW[0]~input_o  ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( !\SW[0]~input_o  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[3]~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[3]~3 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \cfg|Auto_Initialize|data_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y50_N56
dffeas \cfg|Auto_Initialize|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[3] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y50_N21
cyclonev_lcell_comb \cfg|data_to_transfer[7]~0 (
// Equation(s):
// \cfg|data_to_transfer[7]~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ) # ((!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) # (\SW[0]~input_o )) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init~2_q  )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[7]~0 .extended_lut = "off";
defparam \cfg|data_to_transfer[7]~0 .lut_mask = 64'hFFFFFFFFFFBBFFBB;
defparam \cfg|data_to_transfer[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y50_N49
dffeas \cfg|data_to_transfer[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[3] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y50_N57
cyclonev_lcell_comb \cfg|I2C_Controller|current_byte[4]~0 (
// Equation(s):
// \cfg|I2C_Controller|current_byte[4]~0_combout  = ((!\cfg|I2C_Controller|s_i2c_transceiver~2_q  & !\cfg|I2C_Controller|s_i2c_transceiver~4_q )) # (\SW[0]~input_o )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_byte[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[4]~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_byte[4]~0 .lut_mask = 64'hBB33BB33BB33BB33;
defparam \cfg|I2C_Controller|current_byte[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y50_N7
dffeas \cfg|I2C_Controller|current_byte[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[3] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~8 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~8_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [3] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [1]) # 
// (\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [3] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [2] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [0] & ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) # 
// (\cfg|Auto_Initialize|rom_address_counter [3] & (((\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|s_i2c_auto_init~2_q )) # (\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~8 .lut_mask = 64'h9915956015156060;
defparam \cfg|Auto_Initialize|Ram0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~9 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~9_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [2]))) # 
// (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  $ (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [1]))))) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ 
// (\cfg|Auto_Initialize|rom_address_counter [2])))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [0])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~9 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~9 .lut_mask = 64'h2160216006350635;
defparam \cfg|Auto_Initialize|Ram0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~10 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~10_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [0] & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [2]))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~10 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~10 .lut_mask = 64'h8000800020002000;
defparam \cfg|Auto_Initialize|Ram0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N33
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~7 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~7_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [1]) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )))) # (\cfg|Auto_Initialize|rom_address_counter [0] & (((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & !\cfg|Auto_Initialize|rom_address_counter 
// [2])))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # ((!\cfg|Auto_Initialize|rom_address_counter [1] & 
// \cfg|Auto_Initialize|rom_address_counter [0])))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (((\cfg|Auto_Initialize|rom_address_counter [0])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~7 .lut_mask = 64'hF323F323038C038C;
defparam \cfg|Auto_Initialize|Ram0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~11 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~11_combout  = ( \cfg|Auto_Initialize|rom_address_counter [4] & ( \cfg|Auto_Initialize|Ram0~7_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~8_combout )) # 
// (\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~10_combout ))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( \cfg|Auto_Initialize|Ram0~7_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5]) # 
// (\cfg|Auto_Initialize|Ram0~9_combout ) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [4] & ( !\cfg|Auto_Initialize|Ram0~7_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~8_combout )) # 
// (\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~10_combout ))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( !\cfg|Auto_Initialize|Ram0~7_combout  & ( (\cfg|Auto_Initialize|Ram0~9_combout  & 
// \cfg|Auto_Initialize|rom_address_counter [5]) ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~8_combout ),
	.datab(!\cfg|Auto_Initialize|Ram0~9_combout ),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|Ram0~10_combout ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.dataf(!\cfg|Auto_Initialize|Ram0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~11 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~11 .lut_mask = 64'h0303505FF3F3505F;
defparam \cfg|Auto_Initialize|Ram0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y50_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~8 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~8_combout  = ( \cfg|Auto_Initialize|Ram0~11_combout  & ( !\SW[0]~input_o  & ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cfg|Auto_Initialize|Ram0~11_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~8 .lut_mask = 64'h0000CCCC00000000;
defparam \cfg|Auto_Initialize|data_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y50_N49
dffeas \cfg|Auto_Initialize|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[1] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y50_N33
cyclonev_lcell_comb \cfg|data_to_transfer[1]~feeder (
// Equation(s):
// \cfg|data_to_transfer[1]~feeder_combout  = ( \cfg|Auto_Initialize|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[1]~feeder .extended_lut = "off";
defparam \cfg|data_to_transfer[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cfg|data_to_transfer[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y50_N35
dffeas \cfg|data_to_transfer[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|data_to_transfer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|data_to_transfer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[1] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y50_N11
dffeas \cfg|I2C_Controller|current_byte[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[1] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~23 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~23_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|rom_address_counter [3]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [5] & 
// !\cfg|Auto_Initialize|rom_address_counter [3])) # (\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [3]))))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (((!\cfg|Auto_Initialize|rom_address_counter [5] & 
// \cfg|Auto_Initialize|rom_address_counter [3])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [5]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [5] & !\cfg|Auto_Initialize|rom_address_counter [3]))) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [5]))) # 
// (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~23 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~23 .lut_mask = 64'h3022242008724042;
defparam \cfg|Auto_Initialize|Ram0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N39
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[2]~0 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[2]~0_combout  = ( !\SW[0]~input_o  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ))) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~3_q ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[2]~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[2]~0 .lut_mask = 64'hCCC0CCC000000000;
defparam \cfg|Auto_Initialize|data_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N33
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[2]~1 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[2]~1_combout  = ( !\SW[0]~input_o  & ( (\cfg|Auto_Initialize|s_i2c_auto_init~2_q ) # (\cfg|Auto_Initialize|s_i2c_auto_init~4_q ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[2]~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[2]~1 .lut_mask = 64'h7777777700000000;
defparam \cfg|Auto_Initialize|data_out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N27
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~3 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~3_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & !\cfg|Auto_Initialize|rom_address_counter [3]) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [3]))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~3 .lut_mask = 64'hAAA0AAA0AA00AA00;
defparam \cfg|Auto_Initialize|Ram0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~22 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~22_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (((!\cfg|Auto_Initialize|rom_address_counter [5])) # 
// (\cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|rom_address_counter [3]))) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4])) # 
// (\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [5]))))) # (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [3]))) # 
// (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|rom_address_counter [3])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ (!\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [5] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [3]))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|rom_address_counter [3])))) ) ) ) 
// # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ 
// (\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) 
// )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~22 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~22 .lut_mask = 64'h58421C42B8C2A2B2;
defparam \cfg|Auto_Initialize|Ram0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~11 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~11_combout  = ( \cfg|Auto_Initialize|Ram0~3_combout  & ( \cfg|Auto_Initialize|Ram0~22_combout  & ( (!\cfg|Auto_Initialize|data_out[2]~0_combout  & (\cfg|Auto_Initialize|Ram0~23_combout  & 
// ((\cfg|Auto_Initialize|data_out[2]~1_combout )))) # (\cfg|Auto_Initialize|data_out[2]~0_combout  & (((!\cfg|Auto_Initialize|rom_address_counter [5]) # (!\cfg|Auto_Initialize|data_out[2]~1_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~3_combout  & ( 
// \cfg|Auto_Initialize|Ram0~22_combout  & ( (!\cfg|Auto_Initialize|data_out[2]~0_combout  & (\cfg|Auto_Initialize|Ram0~23_combout  & \cfg|Auto_Initialize|data_out[2]~1_combout )) # (\cfg|Auto_Initialize|data_out[2]~0_combout  & 
// ((!\cfg|Auto_Initialize|data_out[2]~1_combout ))) ) ) ) # ( \cfg|Auto_Initialize|Ram0~3_combout  & ( !\cfg|Auto_Initialize|Ram0~22_combout  & ( (\cfg|Auto_Initialize|data_out[2]~1_combout  & ((!\cfg|Auto_Initialize|data_out[2]~0_combout  & 
// (\cfg|Auto_Initialize|Ram0~23_combout )) # (\cfg|Auto_Initialize|data_out[2]~0_combout  & ((!\cfg|Auto_Initialize|rom_address_counter [5]))))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~3_combout  & ( !\cfg|Auto_Initialize|Ram0~22_combout  & ( 
// (\cfg|Auto_Initialize|Ram0~23_combout  & (!\cfg|Auto_Initialize|data_out[2]~0_combout  & \cfg|Auto_Initialize|data_out[2]~1_combout )) ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~23_combout ),
	.datab(!\cfg|Auto_Initialize|data_out[2]~0_combout ),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|data_out[2]~1_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~11 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~11 .lut_mask = 64'h0044007433443374;
defparam \cfg|Auto_Initialize|data_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y49_N13
dffeas \cfg|Auto_Initialize|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[2] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y50_N15
cyclonev_lcell_comb \cfg|data_to_transfer[2]~feeder (
// Equation(s):
// \cfg|data_to_transfer[2]~feeder_combout  = ( \cfg|Auto_Initialize|data_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[2]~feeder .extended_lut = "off";
defparam \cfg|data_to_transfer[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cfg|data_to_transfer[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y50_N17
dffeas \cfg|data_to_transfer[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|data_to_transfer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|data_to_transfer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[2] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y50_N19
dffeas \cfg|I2C_Controller|current_byte[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[2] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~20 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~20_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// \cfg|Auto_Initialize|rom_address_counter [0])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~20 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~20 .lut_mask = 64'h0008000008080000;
defparam \cfg|Auto_Initialize|Ram0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~17 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~17_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [0]))) # 
// (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|rom_address_counter [0])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] $ (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & (\cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ((\cfg|Auto_Initialize|rom_address_counter [0]))))) # 
// (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( 
// (\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~17 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~17 .lut_mask = 64'h0065541C65651C1C;
defparam \cfg|Auto_Initialize|Ram0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~19 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~19_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init~2_q  & ((!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|s_i2c_auto_init~4_q  & 
// ( (!\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [0] & ((!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ))) # (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// \cfg|Auto_Initialize|s_i2c_auto_init~2_q )))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init~2_q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~19 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~19 .lut_mask = 64'hE048470048480000;
defparam \cfg|Auto_Initialize|Ram0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N3
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~18 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~18_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & 
// ((!\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [2])))) # (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ 
// (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  $ (\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & 
// (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout )))) # (\cfg|Auto_Initialize|rom_address_counter [0] & 
// (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (!\cfg|Auto_Initialize|rom_address_counter [2])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~18 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~18 .lut_mask = 64'h10AC10AC1A2D1A2D;
defparam \cfg|Auto_Initialize|Ram0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~21 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~21_combout  = ( \cfg|Auto_Initialize|Ram0~19_combout  & ( \cfg|Auto_Initialize|Ram0~18_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (((\cfg|Auto_Initialize|rom_address_counter [5]) # 
// (\cfg|Auto_Initialize|Ram0~17_combout )))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (((!\cfg|Auto_Initialize|rom_address_counter [5])) # (\cfg|Auto_Initialize|Ram0~20_combout ))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~19_combout  & ( 
// \cfg|Auto_Initialize|Ram0~18_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (((\cfg|Auto_Initialize|Ram0~17_combout  & !\cfg|Auto_Initialize|rom_address_counter [5])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (((!\cfg|Auto_Initialize|rom_address_counter [5])) # (\cfg|Auto_Initialize|Ram0~20_combout ))) ) ) ) # ( \cfg|Auto_Initialize|Ram0~19_combout  & ( !\cfg|Auto_Initialize|Ram0~18_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (((\cfg|Auto_Initialize|rom_address_counter [5]) # (\cfg|Auto_Initialize|Ram0~17_combout )))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~20_combout  & ((\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) ) # ( 
// !\cfg|Auto_Initialize|Ram0~19_combout  & ( !\cfg|Auto_Initialize|Ram0~18_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (((\cfg|Auto_Initialize|Ram0~17_combout  & !\cfg|Auto_Initialize|rom_address_counter [5])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~20_combout  & ((\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|Ram0~20_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~17_combout ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(!\cfg|Auto_Initialize|Ram0~19_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~21 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~21 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \cfg|Auto_Initialize|Ram0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y50_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~10 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~10_combout  = ( \cfg|Auto_Initialize|Ram0~21_combout  & ( !\SW[0]~input_o  & ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cfg|Auto_Initialize|Ram0~21_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~10 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~10 .lut_mask = 64'h0000CCCC00000000;
defparam \cfg|Auto_Initialize|data_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y50_N25
dffeas \cfg|Auto_Initialize|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[0] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y50_N51
cyclonev_lcell_comb \cfg|data_to_transfer[0]~feeder (
// Equation(s):
// \cfg|data_to_transfer[0]~feeder_combout  = ( \cfg|Auto_Initialize|data_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[0]~feeder .extended_lut = "off";
defparam \cfg|data_to_transfer[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cfg|data_to_transfer[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y50_N53
dffeas \cfg|data_to_transfer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|data_to_transfer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|data_to_transfer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[0] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y50_N38
dffeas \cfg|I2C_Controller|current_byte[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[0] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y50_N18
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~5 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~5_combout  = ( !\cfg|I2C_Controller|current_bit [1] & ( ((!\cfg|I2C_Controller|current_bit [2] & ((!\cfg|I2C_Controller|current_bit [0] & ((\cfg|I2C_Controller|current_byte [0]))) # (\cfg|I2C_Controller|current_bit [0] & 
// (\cfg|I2C_Controller|current_byte [1])))) # (\cfg|I2C_Controller|current_bit [2] & (((\cfg|I2C_Controller|current_bit [0]))))) ) ) # ( \cfg|I2C_Controller|current_bit [1] & ( ((!\cfg|I2C_Controller|current_bit [2] & ((!\cfg|I2C_Controller|current_bit [0] 
// & ((\cfg|I2C_Controller|current_byte [2]))) # (\cfg|I2C_Controller|current_bit [0] & (\cfg|I2C_Controller|current_byte [3])))) # (\cfg|I2C_Controller|current_bit [2] & (((\cfg|I2C_Controller|current_bit [0]))))) ) )

	.dataa(!\cfg|I2C_Controller|current_byte [3]),
	.datab(!\cfg|I2C_Controller|current_byte [1]),
	.datac(!\cfg|I2C_Controller|current_byte [2]),
	.datad(!\cfg|I2C_Controller|current_bit [2]),
	.datae(!\cfg|I2C_Controller|current_bit [1]),
	.dataf(!\cfg|I2C_Controller|current_bit [0]),
	.datag(!\cfg|I2C_Controller|current_byte [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~5 .extended_lut = "on";
defparam \cfg|I2C_Controller|Mux0~5 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cfg|I2C_Controller|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~24 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~24_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [4]))) # (\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [2] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [4])))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [4]))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [2] & 
// ((\cfg|Auto_Initialize|rom_address_counter [4]) # (\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [4])) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & ((!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [4]))) # (\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~24 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~24 .lut_mask = 64'h08DB005001250552;
defparam \cfg|Auto_Initialize|Ram0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y49_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~25 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~25_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [4]))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( 
// \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ (((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [3]))))) ) ) ) 
// # ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// !\cfg|Auto_Initialize|rom_address_counter [4])) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (((\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [4])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~25 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~25 .lut_mask = 64'h8580A00087008000;
defparam \cfg|Auto_Initialize|Ram0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y49_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~26 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~26_combout  = ( \cfg|Auto_Initialize|Ram0~25_combout  & ( (\cfg|Auto_Initialize|Ram0~24_combout ) # (\cfg|Auto_Initialize|rom_address_counter [5]) ) ) # ( !\cfg|Auto_Initialize|Ram0~25_combout  & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|Ram0~24_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Ram0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~26 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~26 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cfg|Auto_Initialize|Ram0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y50_N39
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~4 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~4_combout  = ( !\SW[0]~input_o  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & \cfg|Auto_Initialize|Ram0~26_combout ) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~4 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~4 .lut_mask = 64'h0C0C0C0C00000000;
defparam \cfg|Auto_Initialize|data_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y50_N40
dffeas \cfg|Auto_Initialize|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[7] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y50_N24
cyclonev_lcell_comb \cfg|data_to_transfer[7]~feeder (
// Equation(s):
// \cfg|data_to_transfer[7]~feeder_combout  = ( \cfg|Auto_Initialize|data_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[7]~feeder .extended_lut = "off";
defparam \cfg|data_to_transfer[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cfg|data_to_transfer[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y50_N26
dffeas \cfg|data_to_transfer[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|data_to_transfer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|data_to_transfer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[7] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y50_N44
dffeas \cfg|I2C_Controller|current_byte[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[7] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~6 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~6_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] & !\cfg|Auto_Initialize|rom_address_counter [3])) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [5])) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|rom_address_counter [3]) # 
// (\cfg|Auto_Initialize|rom_address_counter [2])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~6 .lut_mask = 64'hA185A185A505A505;
defparam \cfg|Auto_Initialize|data_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~12 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~12_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & !\cfg|Auto_Initialize|rom_address_counter [2]) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0])) # 
// (\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|rom_address_counter [2] & 
// ((\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [1])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( (\cfg|Auto_Initialize|rom_address_counter [5] 
// & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # ((!\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~12 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~12 .lut_mask = 64'h3320004C4CCCCC00;
defparam \cfg|Auto_Initialize|data_out~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y49_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~6 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~6_combout  = ( \cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [5] & 
// (\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( \cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [5] $ (!\cfg|Auto_Initialize|rom_address_counter [2])))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [5] & 
// (\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|rom_address_counter [1] & 
// (\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ (((\cfg|Auto_Initialize|rom_address_counter [0]) # 
// (\cfg|Auto_Initialize|rom_address_counter [1]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [1] 
// & (!\cfg|Auto_Initialize|rom_address_counter [5]))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (!\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~6 .lut_mask = 64'h4406241324840800;
defparam \cfg|Auto_Initialize|Ram0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~7 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~7_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & ( \cfg|Auto_Initialize|Ram0~6_combout  & ( (!\SW[0]~input_o  & 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (!\cfg|Auto_Initialize|data_out~6_combout )) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ((\cfg|Auto_Initialize|data_out~12_combout ))))) ) ) 
// ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & ( \cfg|Auto_Initialize|Ram0~6_combout  & ( (!\SW[0]~input_o  & ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ) # 
// (\cfg|Auto_Initialize|data_out~12_combout ))) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & ( !\cfg|Auto_Initialize|Ram0~6_combout  & ( (!\SW[0]~input_o  & 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (!\cfg|Auto_Initialize|data_out~6_combout )) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & ((\cfg|Auto_Initialize|data_out~12_combout ))))) ) ) 
// ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout  & ( !\cfg|Auto_Initialize|Ram0~6_combout  & ( (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  & (\cfg|Auto_Initialize|data_out~12_combout  & 
// !\SW[0]~input_o )) ) ) )

	.dataa(!\cfg|Auto_Initialize|data_out~6_combout ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.datac(!\cfg|Auto_Initialize|data_out~12_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~0_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~7 .lut_mask = 64'h03008B00CF008B00;
defparam \cfg|Auto_Initialize|data_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y49_N37
dffeas \cfg|Auto_Initialize|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[6] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y50_N12
cyclonev_lcell_comb \cfg|data_to_transfer[6]~feeder (
// Equation(s):
// \cfg|data_to_transfer[6]~feeder_combout  = ( \cfg|Auto_Initialize|data_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[6]~feeder .extended_lut = "off";
defparam \cfg|data_to_transfer[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cfg|data_to_transfer[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y50_N14
dffeas \cfg|data_to_transfer[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|data_to_transfer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|data_to_transfer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[6] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y50_N2
dffeas \cfg|I2C_Controller|current_byte[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[6] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~2 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~2_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (((!\cfg|Auto_Initialize|rom_address_counter [5] & 
// !\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ (!\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) ) # 
// ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ 
// (\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|rom_address_counter [3]))) ) ) ) # ( 
// \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [5])) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [5])) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ (!\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~2 .lut_mask = 64'h004842428042C012;
defparam \cfg|Auto_Initialize|Ram0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~1_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [5] & 
// (!\cfg|Auto_Initialize|rom_address_counter [2] $ (\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|rom_address_counter [3]) # 
// (\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [5] & 
// (!\cfg|Auto_Initialize|rom_address_counter [2] $ (\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) ) # 
// ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (((\cfg|Auto_Initialize|rom_address_counter [5] & !\cfg|Auto_Initialize|rom_address_counter [3])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [3]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~1 .lut_mask = 64'h1C3218121852005A;
defparam \cfg|Auto_Initialize|Ram0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~2 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~2_combout  = ( \cfg|Auto_Initialize|Ram0~2_combout  & ( \cfg|Auto_Initialize|Ram0~1_combout  & ( (!\cfg|Auto_Initialize|data_out[2]~0_combout  & (((\cfg|Auto_Initialize|data_out[2]~1_combout )))) # 
// (\cfg|Auto_Initialize|data_out[2]~0_combout  & ((!\cfg|Auto_Initialize|data_out[2]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~2_combout  & ( 
// \cfg|Auto_Initialize|Ram0~1_combout  & ( (\cfg|Auto_Initialize|data_out[2]~0_combout  & ((!\cfg|Auto_Initialize|data_out[2]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( 
// \cfg|Auto_Initialize|Ram0~2_combout  & ( !\cfg|Auto_Initialize|Ram0~1_combout  & ( (\cfg|Auto_Initialize|data_out[2]~1_combout  & ((!\cfg|Auto_Initialize|data_out[2]~0_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & 
// \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~2_combout  & ( !\cfg|Auto_Initialize|Ram0~1_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|data_out[2]~0_combout  & 
// (\cfg|Auto_Initialize|Ram0~3_combout  & \cfg|Auto_Initialize|data_out[2]~1_combout ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(!\cfg|Auto_Initialize|data_out[2]~0_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datad(!\cfg|Auto_Initialize|data_out[2]~1_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~2_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~2 .lut_mask = 64'h000200CE330233CE;
defparam \cfg|Auto_Initialize|data_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y49_N1
dffeas \cfg|Auto_Initialize|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[5] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y50_N28
dffeas \cfg|data_to_transfer[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[5] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y50_N41
dffeas \cfg|I2C_Controller|current_byte[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[5] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~5 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~5_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [5] & !\cfg|Auto_Initialize|rom_address_counter [3])) # (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|rom_address_counter [3])))) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ 
// (\cfg|Auto_Initialize|rom_address_counter [5])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & 
// ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] $ (((\cfg|Auto_Initialize|rom_address_counter [3]) # (\cfg|Auto_Initialize|rom_address_counter [2]))))) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [5] & !\cfg|Auto_Initialize|rom_address_counter [3]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ (\cfg|Auto_Initialize|rom_address_counter [5])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # (\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~5 .lut_mask = 64'hA430920AC2408002;
defparam \cfg|Auto_Initialize|Ram0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~4 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~4_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [5] $ (!\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [3]) # 
// (\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [4] 
// $ (((!\cfg|Auto_Initialize|rom_address_counter [3]) # (\cfg|Auto_Initialize|rom_address_counter [2]))))) # (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|rom_address_counter 
// [3]) # (\cfg|Auto_Initialize|rom_address_counter [4]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & 
// (((\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [3]))) # (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [4] $ (!\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~4 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~4 .lut_mask = 64'h16F050F052985890;
defparam \cfg|Auto_Initialize|Ram0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y49_N3
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~5 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~5_combout  = ( \cfg|Auto_Initialize|Ram0~5_combout  & ( \cfg|Auto_Initialize|Ram0~4_combout  & ( (!\cfg|Auto_Initialize|data_out[2]~0_combout  & (((\cfg|Auto_Initialize|data_out[2]~1_combout )))) # 
// (\cfg|Auto_Initialize|data_out[2]~0_combout  & ((!\cfg|Auto_Initialize|data_out[2]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~5_combout  & ( 
// \cfg|Auto_Initialize|Ram0~4_combout  & ( (\cfg|Auto_Initialize|data_out[2]~0_combout  & ((!\cfg|Auto_Initialize|data_out[2]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( 
// \cfg|Auto_Initialize|Ram0~5_combout  & ( !\cfg|Auto_Initialize|Ram0~4_combout  & ( (\cfg|Auto_Initialize|data_out[2]~1_combout  & ((!\cfg|Auto_Initialize|data_out[2]~0_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & 
// \cfg|Auto_Initialize|Ram0~3_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~5_combout  & ( !\cfg|Auto_Initialize|Ram0~4_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|data_out[2]~0_combout  & 
// (\cfg|Auto_Initialize|data_out[2]~1_combout  & \cfg|Auto_Initialize|Ram0~3_combout ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(!\cfg|Auto_Initialize|data_out[2]~0_combout ),
	.datac(!\cfg|Auto_Initialize|data_out[2]~1_combout ),
	.datad(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~5_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~5 .lut_mask = 64'h00020C0E30323C3E;
defparam \cfg|Auto_Initialize|data_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y49_N5
dffeas \cfg|Auto_Initialize|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[4] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y50_N32
dffeas \cfg|data_to_transfer[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[4] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y50_N45
cyclonev_lcell_comb \cfg|I2C_Controller|current_byte[4]~feeder (
// Equation(s):
// \cfg|I2C_Controller|current_byte[4]~feeder_combout  = \cfg|data_to_transfer [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|data_to_transfer [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_byte[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[4]~feeder .extended_lut = "off";
defparam \cfg|I2C_Controller|current_byte[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cfg|I2C_Controller|current_byte[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y50_N47
dffeas \cfg|I2C_Controller|current_byte[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_byte[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_byte[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[4] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y50_N0
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~0 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~0_combout  = ( !\cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|Mux0~5_combout  & (((\cfg|I2C_Controller|current_byte [4] & ((\cfg|I2C_Controller|current_bit [2])))))) # (\cfg|I2C_Controller|Mux0~5_combout  & 
// ((((!\cfg|I2C_Controller|current_bit [2]) # (\cfg|I2C_Controller|current_byte [5]))))) ) ) # ( \cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|Mux0~5_combout  & (((\cfg|I2C_Controller|current_byte [6] & ((\cfg|I2C_Controller|current_bit 
// [2])))))) # (\cfg|I2C_Controller|Mux0~5_combout  & ((((!\cfg|I2C_Controller|current_bit [2]))) # (\cfg|I2C_Controller|current_byte [7]))) ) )

	.dataa(!\cfg|I2C_Controller|Mux0~5_combout ),
	.datab(!\cfg|I2C_Controller|current_byte [7]),
	.datac(!\cfg|I2C_Controller|current_byte [6]),
	.datad(!\cfg|I2C_Controller|current_byte [5]),
	.datae(!\cfg|I2C_Controller|current_bit [1]),
	.dataf(!\cfg|I2C_Controller|current_bit [2]),
	.datag(!\cfg|I2C_Controller|current_byte [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~0 .extended_lut = "on";
defparam \cfg|I2C_Controller|Mux0~0 .lut_mask = 64'h555555550A5F1B1B;
defparam \cfg|I2C_Controller|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N33
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~4 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~4_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (\cfg|I2C_Controller|Mux0~0_combout  & (!\cfg|I2C_Controller|s_i2c_transceiver~4_q  $ (!\cfg|I2C_Controller|s_i2c_transceiver~2_q ))) ) ) # ( 
// !\cfg|I2C_Controller|s_i2c_transceiver~3_q  & ( (\cfg|I2C_Controller|Mux0~0_combout  & ((!\cfg|I2C_Controller|s_i2c_transceiver~4_q ) # (!\cfg|I2C_Controller|s_i2c_transceiver~2_q ))) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(!\cfg|I2C_Controller|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~4 .extended_lut = "off";
defparam \cfg|I2C_Controller|Mux0~4 .lut_mask = 64'h0E0E0E0E06060606;
defparam \cfg|I2C_Controller|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N36
cyclonev_lcell_comb \cfg|I2C_Controller|i2c_sdata~1 (
// Equation(s):
// \cfg|I2C_Controller|i2c_sdata~1_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~2_q  ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver~4_q  & ( \cfg|I2C_Controller|s_i2c_transceiver~3_q  ) )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver~2_q ),
	.datac(gnd),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver~3_q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|i2c_sdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|i2c_sdata~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|i2c_sdata~1 .lut_mask = 64'h00FF00FF33333333;
defparam \cfg|I2C_Controller|i2c_sdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X89_Y7_N0
cyclonev_pll_refclk_select \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK2_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X89_Y1_N0
cyclonev_fractional_pll \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ),
	.ecnc1test(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\SW[0]~input_o ),
	.pfden(gnd),
	.refclkin(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "378.000546 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 14;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 14;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "27.000039 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X89_Y5_N0
cyclonev_pll_reconfig \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X89_Y2_N1
cyclonev_pll_output_counter \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2 ),
	.tclk0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 16;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 15;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "12.193566 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 2;
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 (
	.inclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N48
cyclonev_lcell_comb \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder (
// Equation(s):
// \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout  = ( \AUD_DACLRCK~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AUD_DACLRCK~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder .extended_lut = "off";
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N50
dffeas \codec|DAC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N10
dffeas \codec|DAC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N0
cyclonev_lcell_comb \codec|done_dac_channel_sync~0 (
// Equation(s):
// \codec|done_dac_channel_sync~0_combout  = ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # (\codec|done_dac_channel_sync~q ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \codec|done_dac_channel_sync~q  ) )

	.dataa(gnd),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(gnd),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|done_dac_channel_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|done_dac_channel_sync~0 .extended_lut = "off";
defparam \codec|done_dac_channel_sync~0 .lut_mask = 64'h00FF00FFCCFFCCFF;
defparam \codec|done_dac_channel_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N2
dffeas \codec|done_dac_channel_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|done_dac_channel_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|done_dac_channel_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|done_dac_channel_sync .is_wysiwyg = "true";
defparam \codec|done_dac_channel_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \codec|Audio_Out_Serializer|comb~0_combout  & ( \codec|Audio_Out_Serializer|read_left_channel~combout  ) ) # ( 
// !\codec|Audio_Out_Serializer|comb~0_combout  & ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( \SW[0]~input_o  ) ) ) # ( \codec|Audio_Out_Serializer|comb~0_combout  & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( 
// \SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|comb~0_combout  & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'hFFFF0F0F0F0FFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~9_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Add0~10  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~9_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~9 .lut_mask = 64'h000000000000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~13_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~10  ))
// \codec|Audio_Out_Serializer|Add0~14  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~13_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N5
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N8
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~5_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~14  ))
// \codec|Audio_Out_Serializer|Add0~6  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~5_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~21_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~6  ))
// \codec|Audio_Out_Serializer|Add0~22  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~21_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N11
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N14
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [6] ) + ( \codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N20
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000050005;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000030003;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|comb~0_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ))) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h00AA00AAA0AAA0AA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N29
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~25_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~22  ))
// \codec|Audio_Out_Serializer|Add0~26  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~25_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~29 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~29_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~26  ))
// \codec|Audio_Out_Serializer|Add0~30  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~29_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~29 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~1_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~30  ))
// \codec|Audio_Out_Serializer|Add0~2  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~1_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~17_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \codec|Audio_Out_Serializer|Add0~2  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~17 .lut_mask = 64'h000000000000AAAA;
defparam \codec|Audio_Out_Serializer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N23
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N8
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N2
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N20
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N36
cyclonev_lcell_comb \codec|Equal2~0 (
// Equation(s):
// \codec|Equal2~0_combout  = ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0] & ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6] & ( (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1] & 
// (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3] & (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7] & !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2]))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1]),
	.datab(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3]),
	.datac(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.datad(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2]),
	.datae(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0]),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal2~0 .extended_lut = "off";
defparam \codec|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \codec|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \codec|Audio_Out_Serializer|comb~1_combout  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((\codec|done_dac_channel_sync~q 
//  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|Audio_Out_Serializer|left_channel_was_read~q ))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// (!\codec|done_dac_channel_sync~q ) # (((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) # (\SW[0]~input_o )) ) ) ) # ( \codec|Audio_Out_Serializer|comb~1_combout  & ( 
// !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datae(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'hFFFF3333FFBF3373;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N8
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N14
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000AAAA000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( \codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000F0F0000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N20
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~1_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Add1~2  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~1_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~1 .lut_mask = 64'h000000000000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~5_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~2  ))
// \codec|Audio_Out_Serializer|Add1~6  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~2  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~5_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~9_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~6  ))
// \codec|Audio_Out_Serializer|Add1~10  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~9_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~13_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~10  ))
// \codec|Audio_Out_Serializer|Add1~14  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~10  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~13_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~25_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~14  ))
// \codec|Audio_Out_Serializer|Add1~26  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~14  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~25_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \codec|Audio_Out_Serializer|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~29 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~29_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~26  ))
// \codec|Audio_Out_Serializer|Add1~30  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~26  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~29_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~29 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~17_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~30  ))
// \codec|Audio_Out_Serializer|Add1~18  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~30  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~17_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \codec|Audio_Out_Serializer|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N50
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000030003;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000050005;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( \codec|Audio_Out_Serializer|comb~1_combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) ) # ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ))) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h50F050F000F000F0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~21_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \codec|Audio_Out_Serializer|Add1~18  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~21 .lut_mask = 64'h000000000000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N52
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N35
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N32
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N38
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N41
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N6
cyclonev_lcell_comb \codec|Equal3~0 (
// Equation(s):
// \codec|Equal3~0_combout  = ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2] & ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3] & ( (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6] & 
// (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7] & (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1] & !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0]))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.datab(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.datac(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1]),
	.datad(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0]),
	.datae(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2]),
	.dataf(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal3~0 .extended_lut = "off";
defparam \codec|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \codec|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N47
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N43
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N0
cyclonev_lcell_comb \codec|Equal3~1 (
// Equation(s):
// \codec|Equal3~1_combout  = ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4] & ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5] ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal3~1 .extended_lut = "off";
defparam \codec|Equal3~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \codec|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|comb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|comb~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  
// & ( (!\codec|Equal2~1_combout  & (((\codec|Equal3~0_combout  & \codec|Equal3~1_combout )))) # (\codec|Equal2~1_combout  & (((\codec|Equal3~0_combout  & \codec|Equal3~1_combout )) # (\codec|Equal2~0_combout ))) ) )

	.dataa(!\codec|Equal2~1_combout ),
	.datab(!\codec|Equal2~0_combout ),
	.datac(!\codec|Equal3~0_combout ),
	.datad(!\codec|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|comb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|comb~0 .lut_mask = 64'h111F111FFFFFFFFF;
defparam \codec|Audio_Out_Serializer|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N17
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N14
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N24
cyclonev_lcell_comb \codec|Equal2~1 (
// Equation(s):
// \codec|Equal2~1_combout  = ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4] & ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5] ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal2~1 .extended_lut = "off";
defparam \codec|Equal2~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \codec|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|comb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|comb~1_combout  = ( \codec|Equal3~0_combout  & ( (((\codec|Equal2~1_combout  & \codec|Equal2~0_combout )) # (\codec|Equal3~1_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) ) # ( !\codec|Equal3~0_combout  & ( ((\codec|Equal2~1_combout  & \codec|Equal2~0_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\codec|Equal2~1_combout ),
	.datab(!\codec|Equal2~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(!\codec|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\codec|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|comb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|comb~1 .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \codec|Audio_Out_Serializer|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'hC000C00000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 64'h00000000000A000A;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\codec|Audio_Out_Serializer|comb~1_combout ) # ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout )) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\codec|Audio_Out_Serializer|comb~1_combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\codec|Audio_Out_Serializer|comb~1_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & \codec|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\codec|Audio_Out_Serializer|comb~1_combout  & ((\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|comb~1_combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\codec|Audio_Out_Serializer|comb~1_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & \codec|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datad(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h000333CFCC03FFCF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N32
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \codec|Audio_Out_Serializer|comb~1_combout  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \codec|Audio_Out_Serializer|comb~1_combout  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & (!\SW[0]~input_o  & \codec|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( (!\SW[0]~input_o  & 
// ((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\SW[0]~input_o  & !\codec|Audio_Out_Serializer|read_right_channel~0_combout )) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hA000A0F00030F030;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N50
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((!\codec|Audio_Out_Serializer|comb~1_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) # 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (!\codec|Audio_Out_Serializer|comb~1_combout  & \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  $ (\codec|Audio_Out_Serializer|comb~1_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h82AA82AA80A880A8;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N23
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & 
// (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & (((\codec|Audio_Out_Serializer|read_right_channel~0_combout  & \codec|Audio_Out_Serializer|comb~1_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0A2A0A2A08080808;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N20
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_left_channel (
// Equation(s):
// \codec|Audio_Out_Serializer|read_left_channel~combout  = ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & \codec|done_dac_channel_sync~q ))) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_left_channel .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_left_channel .lut_mask = 64'h0001000100000000;
defparam \codec|Audio_Out_Serializer|read_left_channel .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'hA000A00000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 64'h0000000003000300;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|comb~0_combout ) # ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|comb~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # 
// (\codec|Audio_Out_Serializer|comb~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout )))) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (\codec|Audio_Out_Serializer|comb~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|comb~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (\codec|Audio_Out_Serializer|comb~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout )))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h0167016789EF89EF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// ((\codec|Audio_Out_Serializer|comb~0_combout ) # (\codec|Audio_Out_Serializer|read_left_channel~combout )))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & !\codec|Audio_Out_Serializer|comb~0_combout )) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((\codec|Audio_Out_Serializer|comb~0_combout ))))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\codec|Audio_Out_Serializer|comb~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|comb~0_combout ))))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\SW[0]~input_o  & 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & !\codec|Audio_Out_Serializer|comb~0_combout ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h80008CC0800C8CCC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N44
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & 
// ((!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|comb~0_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|comb~0_combout  & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~combout  $ (\codec|Audio_Out_Serializer|comb~0_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h90F090F080E080E0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N35
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( !\SW[0]~input_o  & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ((\codec|Audio_Out_Serializer|comb~0_combout ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h3722372200000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|left_channel_was_read~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|left_channel_was_read~0_combout  = ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (!\codec|done_dac_channel_sync~q ) # 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .lut_mask = 64'h0001FFFF0000AAFF;
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N8
dffeas \codec|Audio_Out_Serializer|left_channel_was_read (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_was_read .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_was_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_right_channel~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|read_right_channel~0_combout  = ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// \codec|done_dac_channel_sync~q ) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .lut_mask = 64'h00000000000000AA;
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( 
// \SW[0]~input_o  ) ) ) # ( !\codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \SW[0]~input_o  ) ) ) # ( \codec|Equal3~1_combout  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( ((!\codec|Equal3~0_combout  & ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout )))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|Equal3~1_combout  & 
// ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Equal2~0_combout ),
	.datac(!\codec|Equal3~0_combout ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFFDDF5D555555555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N35
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N37
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N40
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N43
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N49
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\SW[0]~input_o  & ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFF00FF0000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  ) ) ) # ( \codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'h0F0F0F1F0F0F0F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N29
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N12
cyclonev_lcell_comb \codec|DAC_Left_Right_Clock_Edges|found_edge~0 (
// Equation(s):
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  = ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .extended_lut = "off";
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_left_channel~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|read_left_channel~0_combout  = (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .lut_mask = 64'h0003000300030003;
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// \codec|done_dac_channel_sync~q  & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( \codec|done_dac_channel_sync~q  & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (!\SW[0]~input_o  & \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( !\codec|done_dac_channel_sync~q  & ( !\SW[0]~input_o  ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\codec|done_dac_channel_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h0000F0F00020F0E0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N7
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// \codec|Audio_Out_Serializer|read_left_channel~0_combout  & ( (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\codec|done_dac_channel_sync~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( \codec|Audio_Out_Serializer|read_left_channel~0_combout  & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & (\codec|done_dac_channel_sync~q  & \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( !\codec|Audio_Out_Serializer|read_left_channel~0_combout  ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h0000FFFF0202FEFE;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( ((\codec|done_dac_channel_sync~q  & 
// (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (\SW[0]~input_o ) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( 
// \SW[0]~input_o  ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\SW[0]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'h0F0F0F0F1F0F1F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N32
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (\codec|done_dac_channel_sync~q  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\codec|done_dac_channel_sync~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \codec|done_dac_channel_sync~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( ((\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|Audio_Out_Serializer|read_left_channel~0_combout )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]) ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) ) # ( 
// \codec|done_dac_channel_sync~q  & ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\codec|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( 
// !\codec|done_dac_channel_sync~q  & ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(gnd),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h5555545455555757;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N35
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|done_dac_channel_sync~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\codec|done_dac_channel_sync~q )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N38
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (\codec|done_dac_channel_sync~q  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\codec|done_dac_channel_sync~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N19
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N41
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|done_dac_channel_sync~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\codec|done_dac_channel_sync~q )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N23
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N44
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (\codec|done_dac_channel_sync~q  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\codec|done_dac_channel_sync~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N50
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// (!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// (\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00010001FFEFFFEF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( !\SW[0]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (!\SW[0]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|done_dac_channel_sync~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (!\SW[0]~input_o  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\codec|done_dac_channel_sync~q )))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0000AAA80002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N53
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N0
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \play_counters[1][0]~q  ) + ( VCC ) + ( !VCC ))
// \Add2~10  = CARRY(( \play_counters[1][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N51
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \play_counters[1][13]~q  & ( \play_counters[1][14]~q  ) )

	.dataa(gnd),
	.datab(!\play_counters[1][14]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\play_counters[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000033333333;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N6
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( \play_counters[1][10]~q  & ( (\play_counters[1][8]~q  & (\play_counters[1][9]~q  & \play_counters[1][11]~q )) ) )

	.dataa(!\play_counters[1][8]~q ),
	.datab(!\play_counters[1][9]~q ),
	.datac(!\play_counters[1][11]~q ),
	.datad(gnd),
	.datae(!\play_counters[1][10]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000010100000101;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N3
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \play_counters[1][6]~q  & ( (\play_counters[1][5]~q  & (\play_counters[1][2]~q  & (\play_counters[1][3]~q  & \play_counters[1][4]~q ))) ) )

	.dataa(!\play_counters[1][5]~q ),
	.datab(!\play_counters[1][2]~q ),
	.datac(!\play_counters[1][3]~q ),
	.datad(!\play_counters[1][4]~q ),
	.datae(gnd),
	.dataf(!\play_counters[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0000000000010001;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N12
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \play_counters[1][0]~q  & ( (\play_counters[1][12]~q  & (\Equal1~2_combout  & (\Equal1~1_combout  & \play_counters[1][7]~q ))) ) )

	.dataa(!\play_counters[1][12]~q ),
	.datab(!\Equal1~2_combout ),
	.datac(!\Equal1~1_combout ),
	.datad(!\play_counters[1][7]~q ),
	.datae(!\play_counters[1][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h0000000100000001;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N33
cyclonev_lcell_comb \trig~1 (
// Equation(s):
// \trig~1_combout  = ( trig[1] & ( done[1] & ( !\KEY[0]~input_o  ) ) ) # ( !trig[1] & ( done[1] & ( !\KEY[0]~input_o  ) ) ) # ( trig[1] & ( !done[1] ) ) # ( !trig[1] & ( !done[1] & ( !\KEY[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!trig[1]),
	.dataf(!done[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trig~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trig~1 .extended_lut = "off";
defparam \trig~1 .lut_mask = 64'hF0F0FFFFF0F0F0F0;
defparam \trig~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N35
dffeas \trig[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\trig~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trig[1]),
	.prn(vcc));
// synopsys translate_off
defparam \trig[1] .is_wysiwyg = "true";
defparam \trig[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N42
cyclonev_lcell_comb \done~1 (
// Equation(s):
// \done~1_combout  = ( done[1] & ( trig[1] ) ) # ( !done[1] & ( trig[1] & ( (\Equal1~0_combout  & (\Equal1~3_combout  & \play_counters[1][1]~q )) ) ) ) # ( done[1] & ( !trig[1] & ( (\Equal1~0_combout  & (\Equal1~3_combout  & \play_counters[1][1]~q )) ) ) ) 
// # ( !done[1] & ( !trig[1] & ( (\Equal1~0_combout  & (\Equal1~3_combout  & \play_counters[1][1]~q )) ) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\Equal1~3_combout ),
	.datac(!\play_counters[1][1]~q ),
	.datad(gnd),
	.datae(!done[1]),
	.dataf(!trig[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \done~1 .extended_lut = "off";
defparam \done~1 .lut_mask = 64'h010101010101FFFF;
defparam \done~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N44
dffeas \done[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\done~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(done[1]),
	.prn(vcc));
// synopsys translate_off
defparam \done[1] .is_wysiwyg = "true";
defparam \done[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N56
dffeas \cd|divided_clocks[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[9] .is_wysiwyg = "true";
defparam \cd|divided_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N24
cyclonev_lcell_comb \cd|divided_clocks[0]~0 (
// Equation(s):
// \cd|divided_clocks[0]~0_combout  = !\cd|divided_clocks [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cd|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cd|divided_clocks[0]~0 .extended_lut = "off";
defparam \cd|divided_clocks[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \cd|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N26
dffeas \cd|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|divided_clocks[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[0] .is_wysiwyg = "true";
defparam \cd|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N30
cyclonev_lcell_comb \cd|Add0~33 (
// Equation(s):
// \cd|Add0~33_sumout  = SUM(( \cd|divided_clocks [1] ) + ( \cd|divided_clocks [0] ) + ( !VCC ))
// \cd|Add0~34  = CARRY(( \cd|divided_clocks [1] ) + ( \cd|divided_clocks [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cd|divided_clocks [0]),
	.datad(!\cd|divided_clocks [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~33_sumout ),
	.cout(\cd|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~33 .extended_lut = "off";
defparam \cd|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \cd|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N32
dffeas \cd|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[1] .is_wysiwyg = "true";
defparam \cd|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N33
cyclonev_lcell_comb \cd|Add0~29 (
// Equation(s):
// \cd|Add0~29_sumout  = SUM(( \cd|divided_clocks [2] ) + ( GND ) + ( \cd|Add0~34  ))
// \cd|Add0~30  = CARRY(( \cd|divided_clocks [2] ) + ( GND ) + ( \cd|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~29_sumout ),
	.cout(\cd|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~29 .extended_lut = "off";
defparam \cd|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N35
dffeas \cd|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[2] .is_wysiwyg = "true";
defparam \cd|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N36
cyclonev_lcell_comb \cd|Add0~25 (
// Equation(s):
// \cd|Add0~25_sumout  = SUM(( \cd|divided_clocks [3] ) + ( GND ) + ( \cd|Add0~30  ))
// \cd|Add0~26  = CARRY(( \cd|divided_clocks [3] ) + ( GND ) + ( \cd|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~25_sumout ),
	.cout(\cd|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~25 .extended_lut = "off";
defparam \cd|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N38
dffeas \cd|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[3] .is_wysiwyg = "true";
defparam \cd|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N39
cyclonev_lcell_comb \cd|Add0~21 (
// Equation(s):
// \cd|Add0~21_sumout  = SUM(( \cd|divided_clocks [4] ) + ( GND ) + ( \cd|Add0~26  ))
// \cd|Add0~22  = CARRY(( \cd|divided_clocks [4] ) + ( GND ) + ( \cd|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~21_sumout ),
	.cout(\cd|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~21 .extended_lut = "off";
defparam \cd|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N41
dffeas \cd|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[4] .is_wysiwyg = "true";
defparam \cd|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N42
cyclonev_lcell_comb \cd|Add0~17 (
// Equation(s):
// \cd|Add0~17_sumout  = SUM(( \cd|divided_clocks [5] ) + ( GND ) + ( \cd|Add0~22  ))
// \cd|Add0~18  = CARRY(( \cd|divided_clocks [5] ) + ( GND ) + ( \cd|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~17_sumout ),
	.cout(\cd|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~17 .extended_lut = "off";
defparam \cd|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N44
dffeas \cd|divided_clocks[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[5] .is_wysiwyg = "true";
defparam \cd|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N45
cyclonev_lcell_comb \cd|Add0~13 (
// Equation(s):
// \cd|Add0~13_sumout  = SUM(( \cd|divided_clocks [6] ) + ( GND ) + ( \cd|Add0~18  ))
// \cd|Add0~14  = CARRY(( \cd|divided_clocks [6] ) + ( GND ) + ( \cd|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~13_sumout ),
	.cout(\cd|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~13 .extended_lut = "off";
defparam \cd|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N47
dffeas \cd|divided_clocks[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[6] .is_wysiwyg = "true";
defparam \cd|divided_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N48
cyclonev_lcell_comb \cd|Add0~9 (
// Equation(s):
// \cd|Add0~9_sumout  = SUM(( \cd|divided_clocks [7] ) + ( GND ) + ( \cd|Add0~14  ))
// \cd|Add0~10  = CARRY(( \cd|divided_clocks [7] ) + ( GND ) + ( \cd|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~9_sumout ),
	.cout(\cd|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~9 .extended_lut = "off";
defparam \cd|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N50
dffeas \cd|divided_clocks[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[7] .is_wysiwyg = "true";
defparam \cd|divided_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N51
cyclonev_lcell_comb \cd|Add0~5 (
// Equation(s):
// \cd|Add0~5_sumout  = SUM(( \cd|divided_clocks [8] ) + ( GND ) + ( \cd|Add0~10  ))
// \cd|Add0~6  = CARRY(( \cd|divided_clocks [8] ) + ( GND ) + ( \cd|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~5_sumout ),
	.cout(\cd|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~5 .extended_lut = "off";
defparam \cd|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N53
dffeas \cd|divided_clocks[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[8] .is_wysiwyg = "true";
defparam \cd|divided_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N54
cyclonev_lcell_comb \cd|Add0~1 (
// Equation(s):
// \cd|Add0~1_sumout  = SUM(( \cd|divided_clocks [9] ) + ( GND ) + ( \cd|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cd|divided_clocks [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cd|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cd|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cd|Add0~1 .extended_lut = "off";
defparam \cd|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cd|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N55
dffeas \cd|divided_clocks[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cd|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cd|divided_clocks[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cd|divided_clocks[9]~DUPLICATE .is_wysiwyg = "true";
defparam \cd|divided_clocks[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N39
cyclonev_lcell_comb \cycled~1 (
// Equation(s):
// \cycled~1_combout  = ( cycled[1] & ( done[1] & ( \cd|divided_clocks[9]~DUPLICATE_q  ) ) ) # ( cycled[1] & ( !done[1] & ( \cd|divided_clocks[9]~DUPLICATE_q  ) ) ) # ( !cycled[1] & ( !done[1] & ( (\cd|divided_clocks[9]~DUPLICATE_q  & trig[1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cd|divided_clocks[9]~DUPLICATE_q ),
	.datad(!trig[1]),
	.datae(!cycled[1]),
	.dataf(!done[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycled~1 .extended_lut = "off";
defparam \cycled~1 .lut_mask = 64'h000F0F0F00000F0F;
defparam \cycled~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N41
dffeas \cycled[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycled~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycled[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cycled[1] .is_wysiwyg = "true";
defparam \cycled[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N18
cyclonev_lcell_comb \play_counters[1][2]~2 (
// Equation(s):
// \play_counters[1][2]~2_combout  = ( cycled[1] ) # ( !cycled[1] & ( (((!trig[1]) # (!\cd|divided_clocks[9]~DUPLICATE_q )) # (\SW[0]~input_o )) # (done[1]) ) )

	.dataa(!done[1]),
	.datab(!\SW[0]~input_o ),
	.datac(!trig[1]),
	.datad(!\cd|divided_clocks[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!cycled[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[1][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[1][2]~2 .extended_lut = "off";
defparam \play_counters[1][2]~2 .lut_mask = 64'hFFF7FFF7FFFFFFFF;
defparam \play_counters[1][2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N27
cyclonev_lcell_comb \play_counters[1][2]~3 (
// Equation(s):
// \play_counters[1][2]~3_combout  = ( cycled[1] & ( (!trig[1]) # (\SW[0]~input_o ) ) ) # ( !cycled[1] & ( (!trig[1]) # (((\cd|divided_clocks[9]~DUPLICATE_q  & !done[1])) # (\SW[0]~input_o )) ) )

	.dataa(!trig[1]),
	.datab(!\cd|divided_clocks[9]~DUPLICATE_q ),
	.datac(!\SW[0]~input_o ),
	.datad(!done[1]),
	.datae(gnd),
	.dataf(!cycled[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[1][2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[1][2]~3 .extended_lut = "off";
defparam \play_counters[1][2]~3 .lut_mask = 64'hBFAFBFAFAFAFAFAF;
defparam \play_counters[1][2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N2
dffeas \play_counters[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][0] .is_wysiwyg = "true";
defparam \play_counters[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N3
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \play_counters[1][1]~q  ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( \play_counters[1][1]~q  ) + ( GND ) + ( \Add2~10  ))

	.dataa(!\play_counters[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N5
dffeas \play_counters[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][1] .is_wysiwyg = "true";
defparam \play_counters[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N6
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \play_counters[1][2]~q  ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( \play_counters[1][2]~q  ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!\play_counters[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N8
dffeas \play_counters[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][2] .is_wysiwyg = "true";
defparam \play_counters[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N9
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \play_counters[1][3]~q  ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \play_counters[1][3]~q  ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N11
dffeas \play_counters[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][3] .is_wysiwyg = "true";
defparam \play_counters[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N12
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \play_counters[1][4]~q  ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \play_counters[1][4]~q  ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(!\play_counters[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N14
dffeas \play_counters[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][4] .is_wysiwyg = "true";
defparam \play_counters[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N15
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \play_counters[1][5]~q  ) + ( GND ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( \play_counters[1][5]~q  ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N17
dffeas \play_counters[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][5] .is_wysiwyg = "true";
defparam \play_counters[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N18
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \play_counters[1][6]~q  ) + ( GND ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( \play_counters[1][6]~q  ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N20
dffeas \play_counters[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][6] .is_wysiwyg = "true";
defparam \play_counters[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N21
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \play_counters[1][7]~q  ) + ( GND ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( \play_counters[1][7]~q  ) + ( GND ) + ( \Add2~34  ))

	.dataa(!\play_counters[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N23
dffeas \play_counters[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][7] .is_wysiwyg = "true";
defparam \play_counters[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N24
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \play_counters[1][8]~q  ) + ( GND ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( \play_counters[1][8]~q  ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N26
dffeas \play_counters[1][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][8] .is_wysiwyg = "true";
defparam \play_counters[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N27
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( \play_counters[1][9]~q  ) + ( GND ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( \play_counters[1][9]~q  ) + ( GND ) + ( \Add2~42  ))

	.dataa(!\play_counters[1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N29
dffeas \play_counters[1][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][9] .is_wysiwyg = "true";
defparam \play_counters[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N30
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \play_counters[1][10]~q  ) + ( GND ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( \play_counters[1][10]~q  ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(!\play_counters[1][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N32
dffeas \play_counters[1][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][10] .is_wysiwyg = "true";
defparam \play_counters[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N33
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( \play_counters[1][11]~q  ) + ( GND ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( \play_counters[1][11]~q  ) + ( GND ) + ( \Add2~50  ))

	.dataa(!\play_counters[1][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N35
dffeas \play_counters[1][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][11] .is_wysiwyg = "true";
defparam \play_counters[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N36
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( \play_counters[1][12]~q  ) + ( GND ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( \play_counters[1][12]~q  ) + ( GND ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N38
dffeas \play_counters[1][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][12] .is_wysiwyg = "true";
defparam \play_counters[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N39
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \play_counters[1][13]~q  ) + ( GND ) + ( \Add2~58  ))
// \Add2~2  = CARRY(( \play_counters[1][13]~q  ) + ( GND ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[1][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N41
dffeas \play_counters[1][13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][13] .is_wysiwyg = "true";
defparam \play_counters[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N42
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \play_counters[1][14]~q  ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(!\play_counters[1][14]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y20_N44
dffeas \play_counters[1][14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[1][2]~2_combout ),
	.sload(gnd),
	.ena(\play_counters[1][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[1][14] .is_wysiwyg = "true";
defparam \play_counters[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N57
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout  = ( \play_counters[1][13]~q  & ( !\play_counters[1][14]~q  ) )

	.dataa(gnd),
	.datab(!\play_counters[1][14]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\play_counters[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "D38F3D1AA88240CC73EAFC419E39E6F213F692780502EA03728A300045E8B2A3B45791A07F98617CE869DFF77B6CF9F8A1E633C4AA15D166AE6D7A4E0827C92E6DEE39810037CA5CA941DBB1A33828F7FE7A70C936BD8B0EB616A927CAB2854B7B6796B195662685ABC10AE253F918D2179C43FDF73BD6A6FCCEE63B426871832D859431813F4620A794E550144524E4BFBE174557D2E8B1875A1AC7A2DBBD8D7DDAE94EE586A616326B7C87372A4F773524EFBB9844F7B37ABDC693A67F95C06F4C4AA4EC6CC31DB229AE28BEDE732EC9DA30EFC91AD062D0F341AE44FA6DFE22116A0C4B567247E73ACD38D3E9FC7346B290954763087E6E54AD1D8235F79C";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "A31951682EACDD3B3F8D5A62ABEE0B87ED7424AC570ABA2F1AFED83C371A73BB176089A1397220C8BDE594F34281E6FBAD4BA115C99C16BB246A08D8493B185479AA9EEF438D5BA157FE7F52819A971FA331F8F37DDCCAE63BBA894BB90095016B0100957892470A5C161197783345C9BAFF7A8A4C932A336E58F866CB4EBA87187EC4A1BEFAF54FCB73227AEFD6CF9DC73D35508322E9CE624C636AF83EC0FBF180799790A2E99DB2C39136400CE62EBA6B5826A5B8ABCDF7FCCBA5C07FE51EF424CBAB9B686DF98EDD476F9F94DC3B1D78320DF2A7C3072DC6B42C0769D6D2C10B11108E3DC18CDE5C7371D443AFF42C3593621E7F788029EFE9563DC6F99D";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "C20DEC44722C404B7BFE3AAB336B6E7FCAD25AF4E32CAFB7F561ED3E7BD5A30F92A6559741D9979E2B39BFFD0BFFA5F21627D7BF62D4112DE0E16DE57F2D4F08BD7AF0BA0693EC05E88056E5CC1815E70C25F18A24E3CA215C54F46CBF740E49BB881C18BED6935AF1861855FB50264772BCA09F38A8D2E14D19CDB4398B73038628B05994D8D42A9873B593F3D70041952828CB3BF51A5CC4A4DEC339FD88CA6912F60670E1380B8F60A8F0CD930E81B6CD28C93A28E9D47E7073BF390FC6F5EA6C66982F87C4B44DD07BB703FBDF2336327D7D89CFF6FABFE957B1B87D54768C37537C67C50F074FF759808792229E883F88E48A02AC759257B64AB0B9B1C4";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "57DC42DC60844038739549C220DE91E90CDE24C01D37973AA4D9BBF6A9C868A2E79FD86BA47B091929AF4D49B3AC73CF9F9C8D04C134960F77ADF8BF30B37ECF3408CD5263A1D202C87AF4197CA21C5D1F76D47970913B9FF5084DE4A1736BBB06D8B7895F78F0F986D391EA584C123393C772DB3FB447B51B444983A415D8C989C7B3DFD0A43D763ABF6EEA6ACFBD8A187781430D5FCB069ACC0E45EA38DE3FA64B40758EBABBE24CE4B97D40AB7C2E56C6B541C58A6707D6B008B1C4233DD305497880B2AACD1FE65FF6DF8A6487D9FA94D43B5CA90ABB6F573F677CA1C880A96B4515463AE22ABB1827946367A1E3737B473CDFA37233548A07C659CA9EFD";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N39
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = ( \play_counters[1][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\play_counters[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \p2_bomb|altsyncram_component|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y24_N41
dffeas \p2_bomb|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\p2_bomb|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p2_bomb|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \p2_bomb|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N36
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \p2_bomb|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y24_N37
dffeas \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N54
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout  = ( !\play_counters[1][13]~q  & ( \play_counters[1][14]~q  ) )

	.dataa(gnd),
	.datab(!\play_counters[1][14]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\play_counters[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1 .lut_mask = 64'h3333333300000000;
defparam \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "61587D027D93D6AC3BD1FFED45CA10FD2120197198DC7FC749E65D26BCCF18ED1D9D923D0534B60F81FD8BA9908C950FCCED4132EB824AC8B0F32E8A8FF0D55286C55182AF590742D714D79565350490D869BDA22592DA934298C335096C8793BF9BDB803F0FF13CAF379BCF1BF29AEC1FD46088BA90188420ADBB0E742A99285AD5081AB37EF4BD3C888B17F14DEDF9F28C242EB3A1C3C3B6D90655685CF7D3F4553C35AD522201500638C1644FFF0EC3743D850BC588C2772C088916A914B42E4072467AB49048F8FDCBCDDF7970A9D3FF2507EDB7AE8026FECC26FE9B7EEEFC2DE0D9FC5CDB1D7705782818E67F47C4723E328E1296CBB3E1CEE176E2E0CF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "CB259606C5694BA81CF4860CDA5266C2910A19E09045339C3B74B86B07E2529CB076F446E8BCD69C08C822F0234B3D7F1F6878165FF820921431961486D6D4503F30FE4053561A4F46631B94C4552374C2D62B7EF45497C1EF1BCF031D7810C00ED13AC92719E295B945213D185C37A434BD668EAEDB761121C13BC3D612C5C0E3C04964677381CDBC059CA547EE186D71F038C9F89EA026964FEEEABFBD2D2F7271FBA681BDDE9B076F56D4F757582F0DAF2626DB12FA0613A44949CDC786F0D9CEDB78960AFA1E75FC0ECF5245B8BDD471A30C9C5F1E1844881A5E13BFDA10FA311C6838A573A8DD5029054346ED8BDD2E3A058BDA7BBD0CBB97DE89617C86";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "7D91EACBC87320DB3FE2A12A8B98D56BC6743114773B42F39195A87D49738631CE961D1821D774E33F8A4CF65FB82999D0D5B6ABFCAFF9F60C1014216DA073931D9C55A79BA0B69AF237A264902AE0ED916B7447D6C5D70194421C543B4FECBF1EA3EA573AABF2720A75624BF009CF198C09C04B0F316F53D175FE36DB8375EF202DEDB5068EE18B3312DD9D05305DD598A3EE79A9496660C8D078866085C30732DA5086573AA53216987C023A6CECAACCB43CA19DE80D5827A7A0AB68D4149D8C4B7F8DD0AE2944AD883CAD6891160F419656FB33D07753E18A99FB72A0F4247027226964CDB05CE2DADEDA2BBA1F9A20ED71747CC304515173EA20ACE9C1D2";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "E086C42BDBAD6246F1B493273CE6830BD6815079EE71854F33D30FBB30F74D66D35633C3800EDE5E872234E814EABEF701AC06F33D9F33B996381F6EBFBB4A639380E61240844129AC9B627339580DDA4B039AD1680F524C6808ED5498352B51F1A629D66CFCD1701BAE3B44BD20125B0CB5D3AD4E8B0AA8B8C4B83A98BF326C6241B8DC3E04C05FFEC895DEFBDE75DD5C46C16A1E164170C00050411419106E80FA4C2201B515662E0DBD53B166EEFE4742F7404D6BE6BDE0E3831C892C797F47DC499A91FC1488C0B77A75E77B7BD155A6B8941C4EEF4B8AA8E18ED9396234688EBB42F7FE72A83C5F2880BF68FD4DE8F4B418395D447BFA582650B3C2CB63";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004598E7E5F55F6B9C7FDE9B7584EAF4E02E04EB3AE1CC06F634BF3FB92EDC7B25B00855EA6F8F5E1505FC72E91B6EDC5A40A3907BB20D86A2";
// synopsys translate_on

// Location: LABCELL_X62_Y20_N48
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2] = ( !\play_counters[1][13]~q  & ( !\play_counters[1][14]~q  ) )

	.dataa(gnd),
	.datab(!\play_counters[1][14]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\play_counters[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] .lut_mask = 64'hCCCCCCCC00000000;
defparam \p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "CE0B2409EF71DBB112C575BC196F45B5C75F904D7D81F75FFF28BEA82AED091C450ACFE6DE3D46395EC1A882B4320751DF59906B8401B01CFE7AEBAFB9BC6D27C9F233B70B3C51D5D7F01BEC26CA315330B0A09F8A8FF4FB7468884827C4547763D96C4E3F1ABC901D51A3AD8AC3A916A68FBBC39C15DC698945A54EEECBE4D60AAA97B4E66ADCBD9ECA01655C6E9C0D85D03C4A718B930A8DE528852305E878F835A60F852BDC905C4392DDA24271E57BFB037C825C018502418CFD0848E0B5845CA57CA967A51398BA561AD111B0814862497775B949CE5E0462DEC26F271798CDAFE15866244DDFBB880D6D9F8DD6125D95E40180D3AA34F3C44E959A3D7C";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "BF8B4C4756947ABD85118FBE89ED906AC3192D37B40B3EA99484F4D1EE2B1F43CFB357ACDEB501D44B8DB8E868E25D05B3427DA6C0C7C506CD148BB5F82F7BF09E2CC27E11A6952EDE4F42B81C07121C94A6EF699E0C9B7C22A217617B8B547095366FCAA10735DB422229C0C78AA4FB03083C32BBCC9A137094AE253B530CF20CF045AD01368AC43CFE045B1635ACB09B40DF0BD7FF52D68F280BF45FEEF995416A27E7AFAA3874AB04FC1971198D5E271AC0EF5B363870F46D470F23888C74BC14DBCDCCB98F696BCB77E5564BC0EB85EAFC8DCFF1C92C3CCEDC8893DFAF8DF8A4DC717C717BE5B7FEF775AFB591DCA3CDC7E5A9841033555C2DE8C93DF3BD";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "A2D3B56DBB9E285D4EA84CD824633381F41B3B27653E6AE0656202717366EE491A8F1BCB96507101770B00DC8C2788A8E2A5C07B5BD17FEA16C37823CDF4C08545BB4571A32AEB4C645800DEAFC5AC3FCCAC99F16D0A79C227DF6B4AAC6043B8AF7B1B9A799EEE08223A06107A27BE5BB2CE616D87CD7693CB585E29F080D1F6D0F6E501BDB8AAED57C6A90931BCD67712F71BD529F0DA166D412204246B63DB6A9029C84F3F563BA9149C4F82DFB6A1FD275112CC1588979BE88333BF14493CD4B10E0F0796BD61964D3255F7B5C7E77FD36A996F38BF6D28615B3065456AEE701876F1489858A2D1892544D7FAEA64D554DF06D11CDBA1484499FE95E19079";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "7639FB8837A4E6666EE8910B9853C1FF7E6AB620E109313B1AC317ACB757A76F85A2733B477DD152FAE1D679B1B214024AA451812A2D9855E361B57F92A9D598D1327134D1FC29609A2A3E1CA99254C172D1C7100FE9B074B77CF6C5E9B0255894B735E3A013539CFF0629352BF75919D8EBA56B2C0895DA2E7E76ECF6FF84014DFBBB30D24155CD95DA1EDC7F8328D60559A30DF0F259DB9BED66A50AC852204B710D22908C93DE8CEEA7B9401073D22144595EB2210C45436AF7FB21DB43337F50A11D3AD1DE37CF3EE855EC6B266F6916BED015914CB407D2A32C9511C84A73773E54B0FF6A281CAAD81981240AA483B3CCFF16F43B82854AC00000000000";
// synopsys translate_on

// Location: FF_X62_Y24_N35
dffeas \p2_bomb|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\play_counters[1][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p2_bomb|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \p2_bomb|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y24_N32
dffeas \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\p2_bomb|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N27
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout ) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \p2_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout ) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0303CFCF44774477;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \play_counters[0][0]~q  ) + ( VCC ) + ( !VCC ))
// \Add1~10  = CARRY(( \play_counters[0][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N6
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \play_counters[0][1]~q  & ( (\play_counters[0][2]~q  & (\play_counters[0][10]~q  & (\play_counters[0][9]~q  & \play_counters[0][0]~q ))) ) )

	.dataa(!\play_counters[0][2]~q ),
	.datab(!\play_counters[0][10]~q ),
	.datac(!\play_counters[0][9]~q ),
	.datad(!\play_counters[0][0]~q ),
	.datae(gnd),
	.dataf(!\play_counters[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000010001;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \play_counters[0][12]~q  & ( (\play_counters[0][5]~q  & (\play_counters[0][11]~q  & \play_counters[0][4]~q )) ) )

	.dataa(gnd),
	.datab(!\play_counters[0][5]~q ),
	.datac(!\play_counters[0][11]~q ),
	.datad(!\play_counters[0][4]~q ),
	.datae(!\play_counters[0][12]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000300000003;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N3
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \Equal0~2_combout  & ( (\play_counters[0][3]~q  & (\play_counters[0][6]~q  & (\Equal0~1_combout  & \play_counters[0][7]~q ))) ) )

	.dataa(!\play_counters[0][3]~q ),
	.datab(!\play_counters[0][6]~q ),
	.datac(!\Equal0~1_combout ),
	.datad(!\play_counters[0][7]~q ),
	.datae(gnd),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0000000000010001;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N12
cyclonev_lcell_comb \done~0 (
// Equation(s):
// \done~0_combout  = ( \Equal0~0_combout  & ( (!\Equal0~3_combout  & (((trig[0] & done[0])))) # (\Equal0~3_combout  & (((trig[0] & done[0])) # (\play_counters[0][8]~q ))) ) ) # ( !\Equal0~0_combout  & ( (trig[0] & done[0]) ) )

	.dataa(!\Equal0~3_combout ),
	.datab(!\play_counters[0][8]~q ),
	.datac(!trig[0]),
	.datad(!done[0]),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \done~0 .extended_lut = "off";
defparam \done~0 .lut_mask = 64'h000F000F111F111F;
defparam \done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N14
dffeas \done[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(done[0]),
	.prn(vcc));
// synopsys translate_off
defparam \done[0] .is_wysiwyg = "true";
defparam \done[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N0
cyclonev_lcell_comb \trig~0 (
// Equation(s):
// \trig~0_combout  = ( done[0] & ( !\KEY[3]~input_o  ) ) # ( !done[0] & ( (!\KEY[3]~input_o ) # (trig[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!trig[0]),
	.datae(gnd),
	.dataf(!done[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\trig~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \trig~0 .extended_lut = "off";
defparam \trig~0 .lut_mask = 64'hF0FFF0FFF0F0F0F0;
defparam \trig~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N2
dffeas \trig[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\trig~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trig[0]),
	.prn(vcc));
// synopsys translate_off
defparam \trig[0] .is_wysiwyg = "true";
defparam \trig[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N18
cyclonev_lcell_comb \cycled~0 (
// Equation(s):
// \cycled~0_combout  = (\cd|divided_clocks [9] & (((trig[0] & !done[0])) # (cycled[0])))

	.dataa(!trig[0]),
	.datab(!done[0]),
	.datac(!\cd|divided_clocks [9]),
	.datad(!cycled[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cycled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cycled~0 .extended_lut = "off";
defparam \cycled~0 .lut_mask = 64'h040F040F040F040F;
defparam \cycled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N20
dffeas \cycled[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cycled~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cycled[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cycled[0] .is_wysiwyg = "true";
defparam \cycled[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N21
cyclonev_lcell_comb \play_counters[0][13]~0 (
// Equation(s):
// \play_counters[0][13]~0_combout  = ( cycled[0] ) # ( !cycled[0] & ( (!trig[0]) # (((!\cd|divided_clocks [9]) # (\SW[0]~input_o )) # (done[0])) ) )

	.dataa(!trig[0]),
	.datab(!done[0]),
	.datac(!\SW[0]~input_o ),
	.datad(!\cd|divided_clocks [9]),
	.datae(gnd),
	.dataf(!cycled[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[0][13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[0][13]~0 .extended_lut = "off";
defparam \play_counters[0][13]~0 .lut_mask = 64'hFFBFFFBFFFFFFFFF;
defparam \play_counters[0][13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N27
cyclonev_lcell_comb \play_counters[0][13]~1 (
// Equation(s):
// \play_counters[0][13]~1_combout  = ( cycled[0] & ( (!trig[0]) # (\SW[0]~input_o ) ) ) # ( !cycled[0] & ( (!trig[0]) # (((!done[0] & \cd|divided_clocks [9])) # (\SW[0]~input_o )) ) )

	.dataa(!trig[0]),
	.datab(!done[0]),
	.datac(!\SW[0]~input_o ),
	.datad(!\cd|divided_clocks [9]),
	.datae(gnd),
	.dataf(!cycled[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\play_counters[0][13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \play_counters[0][13]~1 .extended_lut = "off";
defparam \play_counters[0][13]~1 .lut_mask = 64'hAFEFAFEFAFAFAFAF;
defparam \play_counters[0][13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N2
dffeas \play_counters[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][0] .is_wysiwyg = "true";
defparam \play_counters[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N3
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \play_counters[0][1]~q  ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \play_counters[0][1]~q  ) + ( GND ) + ( \Add1~10  ))

	.dataa(!\play_counters[0][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \play_counters[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][1] .is_wysiwyg = "true";
defparam \play_counters[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N6
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \play_counters[0][2]~q  ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \play_counters[0][2]~q  ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\play_counters[0][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N8
dffeas \play_counters[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][2] .is_wysiwyg = "true";
defparam \play_counters[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N9
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \play_counters[0][3]~q  ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \play_counters[0][3]~q  ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \play_counters[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][3] .is_wysiwyg = "true";
defparam \play_counters[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \play_counters[0][4]~q  ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \play_counters[0][4]~q  ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!\play_counters[0][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N14
dffeas \play_counters[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][4] .is_wysiwyg = "true";
defparam \play_counters[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N15
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \play_counters[0][5]~q  ) + ( GND ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \play_counters[0][5]~q  ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \play_counters[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][5] .is_wysiwyg = "true";
defparam \play_counters[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N18
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \play_counters[0][6]~q  ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \play_counters[0][6]~q  ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N20
dffeas \play_counters[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][6] .is_wysiwyg = "true";
defparam \play_counters[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N21
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \play_counters[0][7]~q  ) + ( GND ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \play_counters[0][7]~q  ) + ( GND ) + ( \Add1~34  ))

	.dataa(!\play_counters[0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \play_counters[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][7] .is_wysiwyg = "true";
defparam \play_counters[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \play_counters[0][8]~q  ) + ( GND ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \play_counters[0][8]~q  ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N26
dffeas \play_counters[0][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][8] .is_wysiwyg = "true";
defparam \play_counters[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N27
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \play_counters[0][9]~q  ) + ( GND ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \play_counters[0][9]~q  ) + ( GND ) + ( \Add1~42  ))

	.dataa(!\play_counters[0][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \play_counters[0][9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][9] .is_wysiwyg = "true";
defparam \play_counters[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N30
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \play_counters[0][10]~q  ) + ( GND ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( \play_counters[0][10]~q  ) + ( GND ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(!\play_counters[0][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N32
dffeas \play_counters[0][10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][10] .is_wysiwyg = "true";
defparam \play_counters[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N33
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \play_counters[0][11]~q  ) + ( GND ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( \play_counters[0][11]~q  ) + ( GND ) + ( \Add1~50  ))

	.dataa(!\play_counters[0][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N35
dffeas \play_counters[0][11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][11] .is_wysiwyg = "true";
defparam \play_counters[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \play_counters[0][12]~q  ) + ( GND ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( \play_counters[0][12]~q  ) + ( GND ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N38
dffeas \play_counters[0][12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][12] .is_wysiwyg = "true";
defparam \play_counters[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N39
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \play_counters[0][13]~q  ) + ( GND ) + ( \Add1~58  ))
// \Add1~2  = CARRY(( \play_counters[0][13]~q  ) + ( GND ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N41
dffeas \play_counters[0][13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][13] .is_wysiwyg = "true";
defparam \play_counters[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \play_counters[0][14]~q  ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!\play_counters[0][14]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N44
dffeas \play_counters[0][14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\play_counters[0][13]~0_combout ),
	.sload(gnd),
	.ena(\play_counters[0][13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\play_counters[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \play_counters[0][14] .is_wysiwyg = "true";
defparam \play_counters[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N15
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \play_counters[0][14]~q  & ( \play_counters[0][13]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\play_counters[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004598E7E5F55F6B9C7FDE9B7584EAF4E02E04EB3AE1CC06F634BF3FB92EDC7B25B00855EA6F8F5E1505FC72E91B6EDC5A40A3907BB20D86A2";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N51
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout  = ( \play_counters[0][14]~q  & ( !\play_counters[0][13]~q  ) )

	.dataa(gnd),
	.datab(!\play_counters[0][13]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\play_counters[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "61587D027D93D6AC3BD1FFED45CA10FD2120197198DC7FC749E65D26BCCF18ED1D9D923D0534B60F81FD8BA9908C950FCCED4132EB824AC8B0F32E8A8FF0D55286C55182AF590742D714D79565350490D869BDA22592DA934298C335096C8793BF9BDB803F0FF13CAF379BCF1BF29AEC1FD46088BA90188420ADBB0E742A99285AD5081AB37EF4BD3C888B17F14DEDF9F28C242EB3A1C3C3B6D90655685CF7D3F4553C35AD522201500638C1644FFF0EC3743D850BC588C2772C088916A914B42E4072467AB49048F8FDCBCDDF7970A9D3FF2507EDB7AE8026FECC26FE9B7EEEFC2DE0D9FC5CDB1D7705782818E67F47C4723E328E1296CBB3E1CEE176E2E0CF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "CB259606C5694BA81CF4860CDA5266C2910A19E09045339C3B74B86B07E2529CB076F446E8BCD69C08C822F0234B3D7F1F6878165FF820921431961486D6D4503F30FE4053561A4F46631B94C4552374C2D62B7EF45497C1EF1BCF031D7810C00ED13AC92719E295B945213D185C37A434BD668EAEDB761121C13BC3D612C5C0E3C04964677381CDBC059CA547EE186D71F038C9F89EA026964FEEEABFBD2D2F7271FBA681BDDE9B076F56D4F757582F0DAF2626DB12FA0613A44949CDC786F0D9CEDB78960AFA1E75FC0ECF5245B8BDD471A30C9C5F1E1844881A5E13BFDA10FA311C6838A573A8DD5029054346ED8BDD2E3A058BDA7BBD0CBB97DE89617C86";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "7D91EACBC87320DB3FE2A12A8B98D56BC6743114773B42F39195A87D49738631CE961D1821D774E33F8A4CF65FB82999D0D5B6ABFCAFF9F60C1014216DA073931D9C55A79BA0B69AF237A264902AE0ED916B7447D6C5D70194421C543B4FECBF1EA3EA573AABF2720A75624BF009CF198C09C04B0F316F53D175FE36DB8375EF202DEDB5068EE18B3312DD9D05305DD598A3EE79A9496660C8D078866085C30732DA5086573AA53216987C023A6CECAACCB43CA19DE80D5827A7A0AB68D4149D8C4B7F8DD0AE2944AD883CAD6891160F419656FB33D07753E18A99FB72A0F4247027226964CDB05CE2DADEDA2BBA1F9A20ED71747CC304515173EA20ACE9C1D2";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "E086C42BDBAD6246F1B493273CE6830BD6815079EE71854F33D30FBB30F74D66D35633C3800EDE5E872234E814EABEF701AC06F33D9F33B996381F6EBFBB4A639380E61240844129AC9B627339580DDA4B039AD1680F524C6808ED5498352B51F1A629D66CFCD1701BAE3B44BD20125B0CB5D3AD4E8B0AA8B8C4B83A98BF326C6241B8DC3E04C05FFEC895DEFBDE75DD5C46C16A1E164170C00050411419106E80FA4C2201B515662E0DBD53B166EEFE4742F7404D6BE6BDE0E3831C892C797F47DC499A91FC1488C0B77A75E77B7BD155A6B8941C4EEF4B8AA8E18ED9396234688EBB42F7FE72A83C5F2880BF68FD4DE8F4B418395D447BFA582650B3C2CB63";
// synopsys translate_on

// Location: FF_X31_Y21_N58
dffeas \p1_bomb|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\play_counters[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1_bomb|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \p1_bomb|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N8
dffeas \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\p1_bomb|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N50
dffeas \p1_bomb|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\play_counters[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1_bomb|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \p1_bomb|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = ( \p1_bomb|altsyncram_component|auto_generated|address_reg_a [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N9
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2] = ( !\play_counters[0][14]~q  & ( !\play_counters[0][13]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\play_counters[0][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\play_counters[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] .lut_mask = 64'hF0F0F0F000000000;
defparam \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "CE0B2409EF71DBB112C575BC196F45B5C75F904D7D81F75FFF28BEA82AED091C450ACFE6DE3D46395EC1A882B4320751DF59906B8401B01CFE7AEBAFB9BC6D27C9F233B70B3C51D5D7F01BEC26CA315330B0A09F8A8FF4FB7468884827C4547763D96C4E3F1ABC901D51A3AD8AC3A916A68FBBC39C15DC698945A54EEECBE4D60AAA97B4E66ADCBD9ECA01655C6E9C0D85D03C4A718B930A8DE528852305E878F835A60F852BDC905C4392DDA24271E57BFB037C825C018502418CFD0848E0B5845CA57CA967A51398BA561AD111B0814862497775B949CE5E0462DEC26F271798CDAFE15866244DDFBB880D6D9F8DD6125D95E40180D3AA34F3C44E959A3D7C";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "BF8B4C4756947ABD85118FBE89ED906AC3192D37B40B3EA99484F4D1EE2B1F43CFB357ACDEB501D44B8DB8E868E25D05B3427DA6C0C7C506CD148BB5F82F7BF09E2CC27E11A6952EDE4F42B81C07121C94A6EF699E0C9B7C22A217617B8B547095366FCAA10735DB422229C0C78AA4FB03083C32BBCC9A137094AE253B530CF20CF045AD01368AC43CFE045B1635ACB09B40DF0BD7FF52D68F280BF45FEEF995416A27E7AFAA3874AB04FC1971198D5E271AC0EF5B363870F46D470F23888C74BC14DBCDCCB98F696BCB77E5564BC0EB85EAFC8DCFF1C92C3CCEDC8893DFAF8DF8A4DC717C717BE5B7FEF775AFB591DCA3CDC7E5A9841033555C2DE8C93DF3BD";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "A2D3B56DBB9E285D4EA84CD824633381F41B3B27653E6AE0656202717366EE491A8F1BCB96507101770B00DC8C2788A8E2A5C07B5BD17FEA16C37823CDF4C08545BB4571A32AEB4C645800DEAFC5AC3FCCAC99F16D0A79C227DF6B4AAC6043B8AF7B1B9A799EEE08223A06107A27BE5BB2CE616D87CD7693CB585E29F080D1F6D0F6E501BDB8AAED57C6A90931BCD67712F71BD529F0DA166D412204246B63DB6A9029C84F3F563BA9149C4F82DFB6A1FD275112CC1588979BE88333BF14493CD4B10E0F0796BD61964D3255F7B5C7E77FD36A996F38BF6D28615B3065456AEE701876F1489858A2D1892544D7FAEA64D554DF06D11CDBA1484499FE95E19079";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "7639FB8837A4E6666EE8910B9853C1FF7E6AB620E109313B1AC317ACB757A76F85A2733B477DD152FAE1D679B1B214024AA451812A2D9855E361B57F92A9D598D1327134D1FC29609A2A3E1CA99254C172D1C7100FE9B074B77CF6C5E9B0255894B735E3A013539CFF0629352BF75919D8EBA56B2C0895DA2E7E76ECF6FF84014DFBBB30D24155CD95DA1EDC7F8328D60559A30DF0F259DB9BED66A50AC852204B710D22908C93DE8CEEA7B9401073D22144595EB2210C45436AF7FB21DB43337F50A11D3AD1DE37CF3EE855EC6B266F6916BED015914CB407D2A32C9511C84A73773E54B0FF6A281CAAD81981240AA483B3CCFF16F43B82854AC00000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N48
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout  = ( !\play_counters[0][14]~q  & ( \play_counters[0][13]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\play_counters[0][13]~q ),
	.datae(gnd),
	.dataf(!\play_counters[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "D38F3D1AA88240CC73EAFC419E39E6F213F692780502EA03728A300045E8B2A3B45791A07F98617CE869DFF77B6CF9F8A1E633C4AA15D166AE6D7A4E0827C92E6DEE39810037CA5CA941DBB1A33828F7FE7A70C936BD8B0EB616A927CAB2854B7B6796B195662685ABC10AE253F918D2179C43FDF73BD6A6FCCEE63B426871832D859431813F4620A794E550144524E4BFBE174557D2E8B1875A1AC7A2DBBD8D7DDAE94EE586A616326B7C87372A4F773524EFBB9844F7B37ABDC693A67F95C06F4C4AA4EC6CC31DB229AE28BEDE732EC9DA30EFC91AD062D0F341AE44FA6DFE22116A0C4B567247E73ACD38D3E9FC7346B290954763087E6E54AD1D8235F79C";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "A31951682EACDD3B3F8D5A62ABEE0B87ED7424AC570ABA2F1AFED83C371A73BB176089A1397220C8BDE594F34281E6FBAD4BA115C99C16BB246A08D8493B185479AA9EEF438D5BA157FE7F52819A971FA331F8F37DDCCAE63BBA894BB90095016B0100957892470A5C161197783345C9BAFF7A8A4C932A336E58F866CB4EBA87187EC4A1BEFAF54FCB73227AEFD6CF9DC73D35508322E9CE624C636AF83EC0FBF180799790A2E99DB2C39136400CE62EBA6B5826A5B8ABCDF7FCCBA5C07FE51EF424CBAB9B686DF98EDD476F9F94DC3B1D78320DF2A7C3072DC6B42C0769D6D2C10B11108E3DC18CDE5C7371D443AFF42C3593621E7F788029EFE9563DC6F99D";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "C20DEC44722C404B7BFE3AAB336B6E7FCAD25AF4E32CAFB7F561ED3E7BD5A30F92A6559741D9979E2B39BFFD0BFFA5F21627D7BF62D4112DE0E16DE57F2D4F08BD7AF0BA0693EC05E88056E5CC1815E70C25F18A24E3CA215C54F46CBF740E49BB881C18BED6935AF1861855FB50264772BCA09F38A8D2E14D19CDB4398B73038628B05994D8D42A9873B593F3D70041952828CB3BF51A5CC4A4DEC339FD88CA6912F60670E1380B8F60A8F0CD930E81B6CD28C93A28E9D47E7073BF390FC6F5EA6C66982F87C4B44DD07BB703FBDF2336327D7D89CFF6FABFE957B1B87D54768C37537C67C50F074FF759808792229E883F88E48A02AC759257B64AB0B9B1C4";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "57DC42DC60844038739549C220DE91E90CDE24C01D37973AA4D9BBF6A9C868A2E79FD86BA47B091929AF4D49B3AC73CF9F9C8D04C134960F77ADF8BF30B37ECF3408CD5263A1D202C87AF4197CA21C5D1F76D47970913B9FF5084DE4A1736BBB06D8B7895F78F0F986D391EA584C123393C772DB3FB447B51B444983A415D8C989C7B3DFD0A43D763ABF6EEA6ACFBD8A187781430D5FCB069ACC0E45EA38DE3FA64B40758EBABBE24CE4B97D40AB7C2E56C6B541C58A6707D6B008B1C4233DD305497880B2AACD1FE65FF6DF8A6487D9FA94D43B5CA90ABB6F573F677CA1C880A96B4515463AE22ABB1827946367A1E3737B473CDFA37233548A07C659CA9EFD";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0305F30503F5F3F5;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N0
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  ) + ( !VCC ))
// \Add0~78  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "EDF562DB0B9A50CA920432FF5896DAF584F373A38F1EA289C20F2A7D994DDB7375561E867B22697C3E3E8626E6719E7CCA26448746A97417991646E4E5CFCF8B690DFB8294F1DECA322988EF32CC37B3368C6B702AC767019DC7530A12D52818E1DF023498E4A90263D866A7A44CD6BE1D795D632E7472E5DC3030A94732F0F07A5FF01D3B3E9DCB734A97C022E89C7BB17F64E35622035848F9354E3F2113BC4409F031039D17EA26CD5D2652825C354EAAADF5089C2C74AF77F17DEA2403E0B7CBF2551F760C6F5F271635940DE8B75F3CCA6BE5403E4D853C75520A3BB2D8E2B5759B30C34A00FBCE638A286E63CEFEE2640CD4DF9CD363A4927EC079FA4C";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "F5C2347C22EE1E980DD642F69B00CF0DE0980D4CC82542B6509999FECA2C09B1AAC3A789FC6CFB43CD5CEECE93843A5E358584D7D091C8884E3FD5F11C8633E0B86049F73D94ED33D5E9423725A1F654F6771B8D850A03EB220272C9144D55DFF67B91EAE9254A3234E57D8CF0876AFB64D23BC1AC38A561AC2BC26549666C8DB11D511D55548DEF4FE1F3DF78806D6A101BE3EBB4006C6C194CC5896F0591173D657A6E8B1F0EABD9B72DC2B2DF973D3577DDA97409AF77D0D56BFEE74F0E8BA1BF3BF7D5E606A17D7941244E4F3F161C8814F498B05DD39A96AED95FE448F3122305DDBE062A4F7254815600A566254ADACBDA0C355CEA1313103B42E59BDE";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "34FC87209C4717BB65D6B8B5E426879B9E722DD0CA5D497EFB3829B8B373600B7DC348C7D499C5C627B80949282A7E2E5F5CADAE3B63A08EA5F7414830AF4223F7D376F33F8E509D77CD2D144A2CEDB012D26680762725B0A3D8E386DDA111948D239380B8D0A54172953BDB0FDB7E32341FAD0DA0586D502A65C1604E3BD975D288D6B410CCD6A22E071C2BA5BD618FD2989EB5F052207860B3F840EAD2F45F25AA36C2088FE25C643941196EC22FA4D7C38758D42F2E1D0C9361B713498991F30A94677108BAB7FAA3D44B476C24E53FA11C51364C519C0257B0FEF36EF41D50160D2977D23C1554D8251DDF4A8BA8A313EC71BA8399E03EC89CDF2D4E3F8D";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "97D968ECE119CE8966647D4B177B922D0CB3A4FC447E958AAAB83074B41EBD768673E1BA7DB5C76CFE2DC14DF3A8C0F4547B6EA2B1229775887E96A99C3B692C58CCD00484944451758967025068E0DD77713D037B94B2A3F1FA437738F1DBB31F2605ADD899C9B74397BF13D1B169E3AD5258A4C7494A95507BC4DC2CDF6A00FE1CDC24FD0FBF12F97ADFC0F6E7C166FDF0DE5C9F7D360CA7E597338C0D332F0D3CE5646CF9416ECA86BC38E7B9364007C2B12E3F059F80C7E31C5F5FFC67A1B234BB971D407201C7CEDFC5BBDCAD48DA69FEED15D6C0728302FDAEB92D23D81B92F842F25296F1FA0000AFEB4ED38F36CCB048C594D8D512150755FFA6EB44";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "87826A987E0B1A19A51FF6FA068E1F64563BAE8C9DA5D7EE61572FCF3C925B926E5689A481F9FFD809811AB05E2BE974F237B3437BD24B5E06EB1BA2971F707F98A6C9BF44527ED8A2145B4712A3876109D3B9F62B5820450E230F77FC6D69A33067826E8C500E47528FA9F4F1E3527CB3135DCC7BD9391276D523E993666C616E9D56F6BB2F4A751391625C01A10706508802258F37D79B92212A8BBE9246BC144C7E6970B409499694D1198A4E0ED395D4D8B400F011371C56E6F37EF47DE6F400FBE063C4F78E4BCC24909AE328180FC34C27ACDE2C2EE99F6C9E54782C2537AC2070C53294F9C1A058917BBC69B2B93E4F61F9D404B87AF9693AE0D9B412";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "6935E6F789C63BA9CE864179344DDAE66448DA8E4311E046EF18862CAB2BDC4ABAE1E31811A0ACDD315FB6C3FB26E5B52A7308141ED9B6CB7C526D4CCFE5D4D9DDDCEC6C8FC50C61333785F0DAC312E0F0239FDBDE9F908E99619813183287FA0F95A2B3BA303F835990C46906B3D2C6D11F91AF8B4839015C8D7DF55679BAFF60EEEE7D7E124C85DDFE6028EBD0933F3B67E99F348B2CFFA659B6AEF7DCABA16A127F8ED0F2BD47E9C8593E509457821AD04EF7AB3F6056708453D5B151AA4DEC290C11248456ADE8E20F3436D9E8BA9C1D812651CF49215353E2E8C3D0FBD7DF98EEA71D8117910AF4A4C760620C92404D4A48E4B58E534BDDE2FDCD4556AA";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "65700B2FA27DA66FB25A5375FF6BBB2A52A0305669D5EEFF7F75D5146D861E27A00550125070726AC821A64FED5EE1F7D671C67F445F2FAF75B8ACF372C020A3591512952DDB126755FA90C054BE24B7BBC23BA5F8A23028CF47CDC5798D38CF8B02FD3A1FAE021F38208778F4EC42279ABFE2F735B18C2B00433E8ED0A079156C9CCD880F095B7CEAD344ACC8299A158DC9190992B0BD8E1238E9F06CE47832C009E746006B3B9FF8E139010D715DD60C190826F99965D06756E14DDA668CC373073A41E20707A27BD9D0FE9D04D72FAD31AD96B7299471E92146C2B842E928F5C7D09DCF16CFFF497F1CD9D3A4F44A1FFB6C6EAFC79F7C8403CB58DCCC8786";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "B20B0BCDAD2123210CEF4494F7F1256635A5AC6AE630B4D03BDACA102658A3B7E0E5D0188B675BB210A96E38EFA48CCE7C599438C5ED815283D73FA69E6B1FFCF7CB9A77E4D3F4178169EFC6472C426FDDC67CB6D2E93370DB6A9C710B723FCB21B85ED26507E87172F771590A2A98C60BFABFE97A301A21311918DC298FA69FB6BBA6B537B88B48A99E1F3EEBBBEFB5F8C76F64358C51403679C83626F74A6C89F42C33327E69016DFCFC2030A45DFCC2F8AB5DB6AD2C93C926D337BEF9D1FC74D60ED9B9BE0FE184985B13B9928A4F2B2E1DC2D9133EAB94955DEFE5D02E248BDADDD36B04BEFB154A15B89A2A716733F3EC17B68877845F3CF432EFC39F7A";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000449CC5DC830E45A7636FFCB5AD79D9BABEF95BA877F650C8C03660316D7D29D999295CE9B6A8719DBD4C9FC90B0E2C343CCFB0BCE6E2E13A";
// synopsys translate_on

// Location: FF_X62_Y24_N38
dffeas \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "184C4FBC531A0127EB4F7AAC4C48F35002ADEED48D983DA4E90056BAD9758CA0056056A384FDA31A1308A5C8205685FA4DFB78C631008988B3D7C9872BFA660FC6D047DE60C094C5ED0387CF73490B313B37C01B0AAACE4845BDCB12C2E2BF60F81097C4D235675574608D1005F3BDDFDDCA5531080AFA0B735C74ABBC7704E0A91C6D6417124A73B7CD7B0682673562DF61C084BEF2FBB813C188C1A38698CA109C2542F858FF444073F7DF565830B0D8B5AD922F8D3DEC10B8BC483750724E2B3D9A01E9BD5081107760D3063D3C3CA7674F1DCA8781D27F6897FC2F2D2104FB3FA87E0739A8F09EC54D9B04FA915306A35ADC032DF758229EFBA7D5AA2F4A";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "94F0E565F05B55F31289857301DDC230F12B6F2C633DAFD0652FC1FEDB15F6D2AA05CF9E004088175EC17C1DA5647D9652C21B7009EEA0762EEE8CD0ED5EDA5F0D9444DE4815B81B69FB9AE75729A1DC810649F2525B5D28264F4980B3B27F6AAAA39FE343E1F84C40E2085EC6F40DEB793E64F6557109A6AC8CE639DE155F2F9572D8AE1D546F08860CC12D6BE400954475F8CD1C36907FAF8DF0425D48765C7202804AA0904AC591CF84F8957F2BC9C7A0931A330261583F1D20B1F38BEEDDD9D430EB5F9731B9607D69694E340DB6FD839049A203ABE931856450B0E50860EBB4985B721DB6C662B43F3995011CF587FD536F5BAE47DA1B6582AF1B4F6DE2";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "7BA63817C78C9D5687D6BD62EBB4AF5F5E2BB3998980104CE96AF1B7DAF632ACE1CD65443A008A369084E2A493141623CF7E209033D69DAE74CD5A71DE7698ED54C2F738EBEDC487A087C29A2F4BA7F24E62F9AD468916E8AC8630CD3A6EE26A661004D41BB6B03A298E9BF176D608013EC04DABFF43A003B66577CEB91A08C42869974E71CFFFB9DE2A0ADA57C538AD4122A1CB15929A9B2FA82E5E8AFE7E4A6851F32F8BFDE1103201194470D7D7C00E09250A5E4A57DAFAC8DFBB9477AC69195F27F4133BE20EDA1D61A1CA068DC4CE22170E3E98CA7516412C316D2A2A4987AB77D72C74CF17D90594ED3EB5FABF6239E8C52073BB98009D90E6339EC8BB";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FEA53173208069F854A56A554A1754C425235F0671EB2A9C6D97FFDE46314B3FF7AA89C56B4E53C7534C53E8179A57E8FB148FF4ED978ADF440E18CE57143B850F15B74B42CA64334F303C3E5C3C93749D1B23081C5DA6EA3D3C904F2705373864D5F8F5AD3E8838377C9F0A60BE88C880B138146D45C4A51835FDAB86989AD73987856CA33AC3B3C97105A9D854812F3465860BB0E4B0E348569682B5A20BAD00E75825421F2395024F3B78E42275DE974D8DCC50B52AE926378D6FC0C0E7850770F5A628272CAC92392494E9AC8F474246E6BA2412E253B4C1D33F34466215265149F5983BA4185EB21601EC15FD79CF6E908BDDE3527D88AAC00000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N51
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout ) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\p2_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout  & \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0033FF33550F550F;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "EDF562DB0B9A50CA920432FF5896DAF584F373A38F1EA289C20F2A7D994DDB7375561E867B22697C3E3E8626E6719E7CCA26448746A97417991646E4E5CFCF8B690DFB8294F1DECA322988EF32CC37B3368C6B702AC767019DC7530A12D52818E1DF023498E4A90263D866A7A44CD6BE1D795D632E7472E5DC3030A94732F0F07A5FF01D3B3E9DCB734A97C022E89C7BB17F64E35622035848F9354E3F2113BC4409F031039D17EA26CD5D2652825C354EAAADF5089C2C74AF77F17DEA2403E0B7CBF2551F760C6F5F271635940DE8B75F3CCA6BE5403E4D853C75520A3BB2D8E2B5759B30C34A00FBCE638A286E63CEFEE2640CD4DF9CD363A4927EC079FA4C";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "F5C2347C22EE1E980DD642F69B00CF0DE0980D4CC82542B6509999FECA2C09B1AAC3A789FC6CFB43CD5CEECE93843A5E358584D7D091C8884E3FD5F11C8633E0B86049F73D94ED33D5E9423725A1F654F6771B8D850A03EB220272C9144D55DFF67B91EAE9254A3234E57D8CF0876AFB64D23BC1AC38A561AC2BC26549666C8DB11D511D55548DEF4FE1F3DF78806D6A101BE3EBB4006C6C194CC5896F0591173D657A6E8B1F0EABD9B72DC2B2DF973D3577DDA97409AF77D0D56BFEE74F0E8BA1BF3BF7D5E606A17D7941244E4F3F161C8814F498B05DD39A96AED95FE448F3122305DDBE062A4F7254815600A566254ADACBDA0C355CEA1313103B42E59BDE";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "34FC87209C4717BB65D6B8B5E426879B9E722DD0CA5D497EFB3829B8B373600B7DC348C7D499C5C627B80949282A7E2E5F5CADAE3B63A08EA5F7414830AF4223F7D376F33F8E509D77CD2D144A2CEDB012D26680762725B0A3D8E386DDA111948D239380B8D0A54172953BDB0FDB7E32341FAD0DA0586D502A65C1604E3BD975D288D6B410CCD6A22E071C2BA5BD618FD2989EB5F052207860B3F840EAD2F45F25AA36C2088FE25C643941196EC22FA4D7C38758D42F2E1D0C9361B713498991F30A94677108BAB7FAA3D44B476C24E53FA11C51364C519C0257B0FEF36EF41D50160D2977D23C1554D8251DDF4A8BA8A313EC71BA8399E03EC89CDF2D4E3F8D";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "97D968ECE119CE8966647D4B177B922D0CB3A4FC447E958AAAB83074B41EBD768673E1BA7DB5C76CFE2DC14DF3A8C0F4547B6EA2B1229775887E96A99C3B692C58CCD00484944451758967025068E0DD77713D037B94B2A3F1FA437738F1DBB31F2605ADD899C9B74397BF13D1B169E3AD5258A4C7494A95507BC4DC2CDF6A00FE1CDC24FD0FBF12F97ADFC0F6E7C166FDF0DE5C9F7D360CA7E597338C0D332F0D3CE5646CF9416ECA86BC38E7B9364007C2B12E3F059F80C7E31C5F5FFC67A1B234BB971D407201C7CEDFC5BBDCAD48DA69FEED15D6C0728302FDAEB92D23D81B92F842F25296F1FA0000AFEB4ED38F36CCB048C594D8D512150755FFA6EB44";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000449CC5DC830E45A7636FFCB5AD79D9BABEF95BA877F650C8C03660316D7D29D999295CE9B6A8719DBD4C9FC90B0E2C343CCFB0BCE6E2E13A";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "87826A987E0B1A19A51FF6FA068E1F64563BAE8C9DA5D7EE61572FCF3C925B926E5689A481F9FFD809811AB05E2BE974F237B3437BD24B5E06EB1BA2971F707F98A6C9BF44527ED8A2145B4712A3876109D3B9F62B5820450E230F77FC6D69A33067826E8C500E47528FA9F4F1E3527CB3135DCC7BD9391276D523E993666C616E9D56F6BB2F4A751391625C01A10706508802258F37D79B92212A8BBE9246BC144C7E6970B409499694D1198A4E0ED395D4D8B400F011371C56E6F37EF47DE6F400FBE063C4F78E4BCC24909AE328180FC34C27ACDE2C2EE99F6C9E54782C2537AC2070C53294F9C1A058917BBC69B2B93E4F61F9D404B87AF9693AE0D9B412";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "6935E6F789C63BA9CE864179344DDAE66448DA8E4311E046EF18862CAB2BDC4ABAE1E31811A0ACDD315FB6C3FB26E5B52A7308141ED9B6CB7C526D4CCFE5D4D9DDDCEC6C8FC50C61333785F0DAC312E0F0239FDBDE9F908E99619813183287FA0F95A2B3BA303F835990C46906B3D2C6D11F91AF8B4839015C8D7DF55679BAFF60EEEE7D7E124C85DDFE6028EBD0933F3B67E99F348B2CFFA659B6AEF7DCABA16A127F8ED0F2BD47E9C8593E509457821AD04EF7AB3F6056708453D5B151AA4DEC290C11248456ADE8E20F3436D9E8BA9C1D812651CF49215353E2E8C3D0FBD7DF98EEA71D8117910AF4A4C760620C92404D4A48E4B58E534BDDE2FDCD4556AA";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "65700B2FA27DA66FB25A5375FF6BBB2A52A0305669D5EEFF7F75D5146D861E27A00550125070726AC821A64FED5EE1F7D671C67F445F2FAF75B8ACF372C020A3591512952DDB126755FA90C054BE24B7BBC23BA5F8A23028CF47CDC5798D38CF8B02FD3A1FAE021F38208778F4EC42279ABFE2F735B18C2B00433E8ED0A079156C9CCD880F095B7CEAD344ACC8299A158DC9190992B0BD8E1238E9F06CE47832C009E746006B3B9FF8E139010D715DD60C190826F99965D06756E14DDA668CC373073A41E20707A27BD9D0FE9D04D72FAD31AD96B7299471E92146C2B842E928F5C7D09DCF16CFFF497F1CD9D3A4F44A1FFB6C6EAFC79F7C8403CB58DCCC8786";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "B20B0BCDAD2123210CEF4494F7F1256635A5AC6AE630B4D03BDACA102658A3B7E0E5D0188B675BB210A96E38EFA48CCE7C599438C5ED815283D73FA69E6B1FFCF7CB9A77E4D3F4178169EFC6472C426FDDC67CB6D2E93370DB6A9C710B723FCB21B85ED26507E87172F771590A2A98C60BFABFE97A301A21311918DC298FA69FB6BBA6B537B88B48A99E1F3EEBBBEFB5F8C76F64358C51403679C83626F74A6C89F42C33327E69016DFCFC2030A45DFCC2F8AB5DB6AD2C93C926D337BEF9D1FC74D60ED9B9BE0FE184985B13B9928A4F2B2E1DC2D9133EAB94955DEFE5D02E248BDADDD36B04BEFB154A15B89A2A716733F3EC17B68877845F3CF432EFC39F7A";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "184C4FBC531A0127EB4F7AAC4C48F35002ADEED48D983DA4E90056BAD9758CA0056056A384FDA31A1308A5C8205685FA4DFB78C631008988B3D7C9872BFA660FC6D047DE60C094C5ED0387CF73490B313B37C01B0AAACE4845BDCB12C2E2BF60F81097C4D235675574608D1005F3BDDFDDCA5531080AFA0B735C74ABBC7704E0A91C6D6417124A73B7CD7B0682673562DF61C084BEF2FBB813C188C1A38698CA109C2542F858FF444073F7DF565830B0D8B5AD922F8D3DEC10B8BC483750724E2B3D9A01E9BD5081107760D3063D3C3CA7674F1DCA8781D27F6897FC2F2D2104FB3FA87E0739A8F09EC54D9B04FA915306A35ADC032DF758229EFBA7D5AA2F4A";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "94F0E565F05B55F31289857301DDC230F12B6F2C633DAFD0652FC1FEDB15F6D2AA05CF9E004088175EC17C1DA5647D9652C21B7009EEA0762EEE8CD0ED5EDA5F0D9444DE4815B81B69FB9AE75729A1DC810649F2525B5D28264F4980B3B27F6AAAA39FE343E1F84C40E2085EC6F40DEB793E64F6557109A6AC8CE639DE155F2F9572D8AE1D546F08860CC12D6BE400954475F8CD1C36907FAF8DF0425D48765C7202804AA0904AC591CF84F8957F2BC9C7A0931A330261583F1D20B1F38BEEDDD9D430EB5F9731B9607D69694E340DB6FD839049A203ABE931856450B0E50860EBB4985B721DB6C662B43F3995011CF587FD536F5BAE47DA1B6582AF1B4F6DE2";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "7BA63817C78C9D5687D6BD62EBB4AF5F5E2BB3998980104CE96AF1B7DAF632ACE1CD65443A008A369084E2A493141623CF7E209033D69DAE74CD5A71DE7698ED54C2F738EBEDC487A087C29A2F4BA7F24E62F9AD468916E8AC8630CD3A6EE26A661004D41BB6B03A298E9BF176D608013EC04DABFF43A003B66577CEB91A08C42869974E71CFFFB9DE2A0ADA57C538AD4122A1CB15929A9B2FA82E5E8AFE7E4A6851F32F8BFDE1103201194470D7D7C00E09250A5E4A57DAFAC8DFBB9477AC69195F27F4133BE20EDA1D61A1CA068DC4CE22170E3E98CA7516412C316D2A2A4987AB77D72C74CF17D90594ED3EB5FABF6239E8C52073BB98009D90E6339EC8BB";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FEA53173208069F854A56A554A1754C425235F0671EB2A9C6D97FFDE46314B3FF7AA89C56B4E53C7534C53E8179A57E8FB148FF4ED978ADF440E18CE57143B850F15B74B42CA64334F303C3E5C3C93749D1B23081C5DA6EA3D3C904F2705373864D5F8F5AD3E8838377C9F0A60BE88C880B138146D45C4A51835FDAB86989AD73987856CA33AC3B3C97105A9D854812F3465860BB0E4B0E348569682B5A20BAD00E75825421F2395024F3B78E42275DE974D8DCC50B52AE926378D6FC0C0E7850770F5A628272CAC92392494E9AC8F474246E6BA2412E253B4C1D33F34466215265149F5983BA4185EB21601EC15FD79CF6E908BDDE3527D88AAC00000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N21
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N3
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  ) + ( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  ) + ( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  ) + ( \Add0~78  ))

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C1080CECA3C281126ADE6B5FA92E7492538A487E986EBE4F9A8464725F30AC45EBF60167A8B267B2B3F835408E072F4095BE304EA13BD86";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "15920721D1F682626E2E88FED62653A9AC9417C2DD5E1B0F818953881D6F6A5B254FD85B5B02C408CD100278051824D2362B2023D01EDAD6E4FF3A53E4C26036E1B8614EC0A41966B0219FC1672A9959C01F65440EA65C43295F6386D816D4310CBA974072506B2AD1E5F0A76B3BB1FA6E27726B94F3C27CE8B61B5BAD08F2D7298E169E5EC90B6D1E8D9A8E1FADA88ECB8D0BF9C087CCCB9E559C75D8DFCF265923AD0AE238FD1D278761C34EC52C9EE1A4C58DA9E4A4A9514DD215C77563A4856468E8EACF8EDF9BB86B100D54427986B81BA73AF10429B18F3AD4DCC5F82C404E344A42FF11F7C3796DF1CE5C2461F77DE85A9037B93A966E7987A29F1CB4";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "28A332ECE417E1B314F2FD75411E27860F0302672E0B2EA686950D5D2E055F394C4A458DCE4233B5CC3D409DF72AD0F701758D0B6B720F335216212850B729EC941DD1B6420A3E90DE49B0ABFAC545C488BC5CBBF2009AA8D980119970F67D5B45A037090E7CD7E7B32070187FCF389F98DC7702F82CCD44AD6CC8BBEC06EAC5812DFABD26E35F299587B066AAA641593E6CB9A92E2BAEB3F7AF8B6657C07B796D6482C5F7614C737BCD022DF7E161106030437E44253659F7F56A8C92AD5C9FC9EBB0C1891461F99629CA98CECE0C877E020008F47B1ECAEF239C3D524D186B3FBD4FCC52244275ED0A9C1CF726CEA018F6EF0C1A0D612536EAEE6EB9A3FEF9";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "3F25DFB8268EB329EA76399D37AF6CBFE72A3D897FC354B8F58048BDB84DEFF88881F8F313BE1C1690E367AA227D61CBD7BB13517AF504586F7229FE39A57BF988152EB3E4695873EEFBFF55EE0C4F73A9FDAD2B821B3DE3A818D12BCEF84DB4C1EF1006E3B6A07BBA3F463B56B88581EBEA4428F53B4340797FF16A1A95C1E26ED9A228496EA6923FD870E48BC7980B5E3A91BC1BFE2FE0B461555CBE7D05AD7AFFAC71E53299122A51E378C717DE9B2568EC44DFA2F264F7190FE3E381CA1085865A728A0B8F95DD7AF38933DF0D10A21FA9F6E24CCE006498D7A672488F70151EDF0FC7062093A03A9635777309A0D81B4490F1A1F5657EAB91F21B4C6209";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "7D39B6E085BE304DD5E5934C19EBC9FCB3EA72298A9D3E9488481260C8365E69512216739FBEDBE5C64FD30A872CE0EE2E3F92AF9435F68C9888341974BF14971C492F56CF0DAF5AECEAFE3DE9E7D03DC8186EBF336B7DFFD32B16C073810FDBA53D9D9AA1B889EBCD610864AC7D879CD06AD2CCE90203167E88217E743E162352394D1AB85AF1B2517186DB8DBD8AC7B0267AE14DFC6F527CD02984E68B615C263D2067541869C4E8180A957F4777EB71D5CEB8C4E88666ABF0CBEDAD248E52B6919DA81A6040DA8701A98DEFB4AD563B3E49D531F51E4F5B6EB3EC1069F9FE030B58F186465DF8B1E7810AF62FBEEFF94B247632AE3BBC32F7AD7B7436D231";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "5C92F5D4BC6C76B9B2C7B6274D1D4E7DA4C389515EFBB3DD1639C463C578C8AF169F005D36BF4B1604346B76848CB63CE2592A72F7AE5ED06E01AFB7DA6A2B579C1F6C99F5E3988BC2487902975DC70C5AD8C75F78F36A731DF8C8D70EDAEEC1A0ED7039FEC13843DC34BFA3411A6119A38BBB749169C525105A76657CBC60A94DC8D58F75C7EF1B4F69BDA25B6A8D17A37FA7191437B4A2E5EAA858C1D1131C016EF64D1C9ADCEAF3DD32953A32CC3835C52C60C5A2D068A7F0388B56154A84735D3CA9F9303CAC858CCAEA76C61E310B9A8A7F908D5FC44489F4431E38DBF8561C2C9A39DAAAF9E2AC9873EAEAF74B89BA167EC098BF514DEC1C0A72EF2722";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "F73BED8AF1A1FC653FB53C35BD95B3B9108DDFED139C5758DA95CE7A5C6EDCBB02BA58E3C83EF3579B3CFF13DEFBBC81A8229E15327BA2F80D4A43578056681C8CE16D32C166906D6E18714DA581AB795DED4F96A2F36598C7A7361E5FFA170E06E925B9EB07290745168A8A32517E775220A2278486CA9B5696586CF4C51A53EC3561C43F4454104660AB49E7344F762E7DA8D4DEF82F73A7E3D60939A51F8398443F810946757441E7BCEB7010D70FCF52954F2BAC7DD4D5BD7DDB15F57DF0813CA6621CA75526DC699B0D31EB3485B8B5D259D64BEDB9077E722BA67DEFCB77EEC8DA7C42431DDA451414C9C54A2E923DC3D454730EA3EAC3A59F953D69FE";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "5D0F4B9B7F8805070B34F72887B78B96A843DCFAB046CD8D03BB05A817ED716B6E7F9AA9CF0877019942C1A5E4F05AA66E9D706A023B1F5122477865F3BC45C825B7496E2A077E502BBF7D137AAFBB65520F23FFF3DAEE897A576B7FFD1F2DE15D383EF8579FD794AB3E4B835A196DB3E0D72CDFDC17454728F6817902ECA7F64D0254EC5C04D765B338E8F3478E221C85E8422A7986AD38C92DF9C9374C461E263099C164E49257F79F645691BAAECF02641770EB46EBB932A633BE01B6BD6E0BB35C3E27659B9A366266BF01DE96C92C64A5EC193F5901CEA0C6F36E43825D92B8CEB8B30834DA2D1A2F945FDC5FF0F606CAE026583852C71F9D81496C453F";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "306C53D83E22085551EC32E87783D18F4B912AC1B33819B55EB6EDD093FCD4D75BF30D8C7ACAE2DCE282B822C7F8EDC6B6B6FC0E6A28AAC618BFAD58248D25E3024690A32609D3EA8179250F6C04E43854C03B537474502BA7E7C973C06FFBECAA381C3CC151332F03053B0E840BFC45B385A4216651D1095F7AD68CA0CF38B874A10A97FE8A179DDE8FA1150D40407EBB10316906BB54864484483FAA7645A1CD99A4AB98215012E966C215B68D14577BECA88E07B333A10BF8584A9A60A7D607D9D6849E17A36CBE7B2D36815E7CD479B78EE489486433F7E05CC253AA6FDF60A3B8780BAEBEB8F627F5F31648329E86A5220A671B631EBC5788EB596AD0AD";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "B88202968599CB565AC06F5564A2B47602DB65153497AE6AA50FD231BCC0108791A9E6D29AC78454830A321954F25D5D0376A5649093A32DEA93672D544069C1CF01B0BC2428A1BBE269AAC4786E422D66E5CF3C2E434C6503E1DD1E57A5E22D238E3634CD8D0CFDCCF4FEDAA676AB30A489E9BE72C6A84969ADB95A4237BD7982201CE72AB0D28FB5B25540E864C693F3D12643C42DD4E756AAE3C76BD087E58070747829ED7E9EBF97FD191F08D7B7880826D7F95EABD311DEF5A591E986A2ABFB91A199A52307512EED85A6B741320A08BC9AB430661E77F22C7A0B5EBD18FE57014B0B072E95450E844143388F65254A6FE1FB56E80B6732EEEC51971929";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FA595771841138FDFD3310030184C40B7F075D511BC61BC283BC94A55BC7C94964B5C1A61C4362F65D66CAEA1F8DA665431FB022B96F9A7225B9199A599CD45616BD8A7ED096895127944ED35D5AC9615CB1285AA07D148E7480C8AB4C7D5FC3D4FDD8EEA40B45B06AFD523220F1ED8992F0EA5E29349F2B1E2A392E9E5C52EF7735DACF82C26C5DF62245D010CD0C20FE2D6F8565CD1FBF7BA3CB720CDAEBFF3DCD65B7CE6A3EFAE7E53472D088B69C4610127CD6D30C4CE24BD1104B558E30DCE2CA303D3EAF2CE454337420E63C8A26F8AB017EDB28AE59ED55A47366BF0B6B18F4F995393EFF83EB5C872A306BA0DF05A70A792C8F49C1230D64CEBC0400";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "8E22B59F2B3344C8167E0830F6DA4767170FBE28184428C689FF0341E97BFD73B3A4DE5232A1E2250E627F4833B0F103437DB4DCE0AE960FB3356C3E03BE27F2BFE532FC679058FA8E2FA4B7E9DC5AB60DF99A42F481CB112806E07966EA5E4AA7DF5238DC96E17EDD1162644A2A88A156BB3E463EA72C9B0DC4C47E321B301D5DD9F5424427D539907FCA7B64F56B41FE3ED880DB47BD43BCABE1F1F8F3D95525B8A5D5B8E91A028A1A3930152E697397FC3EC3AB4DE49E36E0C9E3171AFFB6E3332B00F66F7E6FDADBD6DA4E22D4810769BD87A8F22AC1B742102F0010557BEF7B679ED06BB2C520101415DDF9A9B56573BCF3F3933E1DD8C0D02E3EF978C8";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "55270CF5B2B3AFFDA0F88D5E61D5FCCE032D8A7985CD6F3A8C903AFFF1469D0D0C1CF15995408E30E9C6DAE176A677B739056AB2727FCDA45538663D92817C3924CBF5E94D51604750458DF32601F27D714B75B4211D66427C309856DDEDCF4C685E0BC874DF689E57DB8AC0753AF53021061A56DA06870A3828F76A56AB74F80BF3BE7E82131A3AF17D949D1E00C309FF65F93FAD1293C36BCF62E0C44BCEB1332A669490D54E4BB82E047EB091766DBD07B889AFE90CD345DCB5149644A0C573AEBFE09DE1BB03D7E3041B13AA3445544AA6F86563C7889619548A41357E780ED42556E36E8DABFF4C696604A4EA16C71930126D9BF99ECAAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N42
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "B88202968599CB565AC06F5564A2B47602DB65153497AE6AA50FD231BCC0108791A9E6D29AC78454830A321954F25D5D0376A5649093A32DEA93672D544069C1CF01B0BC2428A1BBE269AAC4786E422D66E5CF3C2E434C6503E1DD1E57A5E22D238E3634CD8D0CFDCCF4FEDAA676AB30A489E9BE72C6A84969ADB95A4237BD7982201CE72AB0D28FB5B25540E864C693F3D12643C42DD4E756AAE3C76BD087E58070747829ED7E9EBF97FD191F08D7B7880826D7F95EABD311DEF5A591E986A2ABFB91A199A52307512EED85A6B741320A08BC9AB430661E77F22C7A0B5EBD18FE57014B0B072E95450E844143388F65254A6FE1FB56E80B6732EEEC51971929";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FA595771841138FDFD3310030184C40B7F075D511BC61BC283BC94A55BC7C94964B5C1A61C4362F65D66CAEA1F8DA665431FB022B96F9A7225B9199A599CD45616BD8A7ED096895127944ED35D5AC9615CB1285AA07D148E7480C8AB4C7D5FC3D4FDD8EEA40B45B06AFD523220F1ED8992F0EA5E29349F2B1E2A392E9E5C52EF7735DACF82C26C5DF62245D010CD0C20FE2D6F8565CD1FBF7BA3CB720CDAEBFF3DCD65B7CE6A3EFAE7E53472D088B69C4610127CD6D30C4CE24BD1104B558E30DCE2CA303D3EAF2CE454337420E63C8A26F8AB017EDB28AE59ED55A47366BF0B6B18F4F995393EFF83EB5C872A306BA0DF05A70A792C8F49C1230D64CEBC0400";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "8E22B59F2B3344C8167E0830F6DA4767170FBE28184428C689FF0341E97BFD73B3A4DE5232A1E2250E627F4833B0F103437DB4DCE0AE960FB3356C3E03BE27F2BFE532FC679058FA8E2FA4B7E9DC5AB60DF99A42F481CB112806E07966EA5E4AA7DF5238DC96E17EDD1162644A2A88A156BB3E463EA72C9B0DC4C47E321B301D5DD9F5424427D539907FCA7B64F56B41FE3ED880DB47BD43BCABE1F1F8F3D95525B8A5D5B8E91A028A1A3930152E697397FC3EC3AB4DE49E36E0C9E3171AFFB6E3332B00F66F7E6FDADBD6DA4E22D4810769BD87A8F22AC1B742102F0010557BEF7B679ED06BB2C520101415DDF9A9B56573BCF3F3933E1DD8C0D02E3EF978C8";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "55270CF5B2B3AFFDA0F88D5E61D5FCCE032D8A7985CD6F3A8C903AFFF1469D0D0C1CF15995408E30E9C6DAE176A677B739056AB2727FCDA45538663D92817C3924CBF5E94D51604750458DF32601F27D714B75B4211D66427C309856DDEDCF4C685E0BC874DF689E57DB8AC0753AF53021061A56DA06870A3828F76A56AB74F80BF3BE7E82131A3AF17D949D1E00C309FF65F93FAD1293C36BCF62E0C44BCEB1332A669490D54E4BB82E047EB091766DBD07B889AFE90CD345DCB5149644A0C573AEBFE09DE1BB03D7E3041B13AA3445544AA6F86563C7889619548A41357E780ED42556E36E8DABFF4C696604A4EA16C71930126D9BF99ECAAAC00000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "5C92F5D4BC6C76B9B2C7B6274D1D4E7DA4C389515EFBB3DD1639C463C578C8AF169F005D36BF4B1604346B76848CB63CE2592A72F7AE5ED06E01AFB7DA6A2B579C1F6C99F5E3988BC2487902975DC70C5AD8C75F78F36A731DF8C8D70EDAEEC1A0ED7039FEC13843DC34BFA3411A6119A38BBB749169C525105A76657CBC60A94DC8D58F75C7EF1B4F69BDA25B6A8D17A37FA7191437B4A2E5EAA858C1D1131C016EF64D1C9ADCEAF3DD32953A32CC3835C52C60C5A2D068A7F0388B56154A84735D3CA9F9303CAC858CCAEA76C61E310B9A8A7F908D5FC44489F4431E38DBF8561C2C9A39DAAAF9E2AC9873EAEAF74B89BA167EC098BF514DEC1C0A72EF2722";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "F73BED8AF1A1FC653FB53C35BD95B3B9108DDFED139C5758DA95CE7A5C6EDCBB02BA58E3C83EF3579B3CFF13DEFBBC81A8229E15327BA2F80D4A43578056681C8CE16D32C166906D6E18714DA581AB795DED4F96A2F36598C7A7361E5FFA170E06E925B9EB07290745168A8A32517E775220A2278486CA9B5696586CF4C51A53EC3561C43F4454104660AB49E7344F762E7DA8D4DEF82F73A7E3D60939A51F8398443F810946757441E7BCEB7010D70FCF52954F2BAC7DD4D5BD7DDB15F57DF0813CA6621CA75526DC699B0D31EB3485B8B5D259D64BEDB9077E722BA67DEFCB77EEC8DA7C42431DDA451414C9C54A2E923DC3D454730EA3EAC3A59F953D69FE";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "5D0F4B9B7F8805070B34F72887B78B96A843DCFAB046CD8D03BB05A817ED716B6E7F9AA9CF0877019942C1A5E4F05AA66E9D706A023B1F5122477865F3BC45C825B7496E2A077E502BBF7D137AAFBB65520F23FFF3DAEE897A576B7FFD1F2DE15D383EF8579FD794AB3E4B835A196DB3E0D72CDFDC17454728F6817902ECA7F64D0254EC5C04D765B338E8F3478E221C85E8422A7986AD38C92DF9C9374C461E263099C164E49257F79F645691BAAECF02641770EB46EBB932A633BE01B6BD6E0BB35C3E27659B9A366266BF01DE96C92C64A5EC193F5901CEA0C6F36E43825D92B8CEB8B30834DA2D1A2F945FDC5FF0F606CAE026583852C71F9D81496C453F";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "306C53D83E22085551EC32E87783D18F4B912AC1B33819B55EB6EDD093FCD4D75BF30D8C7ACAE2DCE282B822C7F8EDC6B6B6FC0E6A28AAC618BFAD58248D25E3024690A32609D3EA8179250F6C04E43854C03B537474502BA7E7C973C06FFBECAA381C3CC151332F03053B0E840BFC45B385A4216651D1095F7AD68CA0CF38B874A10A97FE8A179DDE8FA1150D40407EBB10316906BB54864484483FAA7645A1CD99A4AB98215012E966C215B68D14577BECA88E07B333A10BF8584A9A60A7D607D9D6849E17A36CBE7B2D36815E7CD479B78EE489486433F7E05CC253AA6FDF60A3B8780BAEBEB8F627F5F31648329E86A5220A671B631EBC5788EB596AD0AD";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "15920721D1F682626E2E88FED62653A9AC9417C2DD5E1B0F818953881D6F6A5B254FD85B5B02C408CD100278051824D2362B2023D01EDAD6E4FF3A53E4C26036E1B8614EC0A41966B0219FC1672A9959C01F65440EA65C43295F6386D816D4310CBA974072506B2AD1E5F0A76B3BB1FA6E27726B94F3C27CE8B61B5BAD08F2D7298E169E5EC90B6D1E8D9A8E1FADA88ECB8D0BF9C087CCCB9E559C75D8DFCF265923AD0AE238FD1D278761C34EC52C9EE1A4C58DA9E4A4A9514DD215C77563A4856468E8EACF8EDF9BB86B100D54427986B81BA73AF10429B18F3AD4DCC5F82C404E344A42FF11F7C3796DF1CE5C2461F77DE85A9037B93A966E7987A29F1CB4";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "28A332ECE417E1B314F2FD75411E27860F0302672E0B2EA686950D5D2E055F394C4A458DCE4233B5CC3D409DF72AD0F701758D0B6B720F335216212850B729EC941DD1B6420A3E90DE49B0ABFAC545C488BC5CBBF2009AA8D980119970F67D5B45A037090E7CD7E7B32070187FCF389F98DC7702F82CCD44AD6CC8BBEC06EAC5812DFABD26E35F299587B066AAA641593E6CB9A92E2BAEB3F7AF8B6657C07B796D6482C5F7614C737BCD022DF7E161106030437E44253659F7F56A8C92AD5C9FC9EBB0C1891461F99629CA98CECE0C877E020008F47B1ECAEF239C3D524D186B3FBD4FCC52244275ED0A9C1CF726CEA018F6EF0C1A0D612536EAEE6EB9A3FEF9";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "3F25DFB8268EB329EA76399D37AF6CBFE72A3D897FC354B8F58048BDB84DEFF88881F8F313BE1C1690E367AA227D61CBD7BB13517AF504586F7229FE39A57BF988152EB3E4695873EEFBFF55EE0C4F73A9FDAD2B821B3DE3A818D12BCEF84DB4C1EF1006E3B6A07BBA3F463B56B88581EBEA4428F53B4340797FF16A1A95C1E26ED9A228496EA6923FD870E48BC7980B5E3A91BC1BFE2FE0B461555CBE7D05AD7AFFAC71E53299122A51E378C717DE9B2568EC44DFA2F264F7190FE3E381CA1085865A728A0B8F95DD7AF38933DF0D10A21FA9F6E24CCE006498D7A672488F70151EDF0FC7062093A03A9635777309A0D81B4490F1A1F5657EAB91F21B4C6209";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "7D39B6E085BE304DD5E5934C19EBC9FCB3EA72298A9D3E9488481260C8365E69512216739FBEDBE5C64FD30A872CE0EE2E3F92AF9435F68C9888341974BF14971C492F56CF0DAF5AECEAFE3DE9E7D03DC8186EBF336B7DFFD32B16C073810FDBA53D9D9AA1B889EBCD610864AC7D879CD06AD2CCE90203167E88217E743E162352394D1AB85AF1B2517186DB8DBD8AC7B0267AE14DFC6F527CD02984E68B615C263D2067541869C4E8180A957F4777EB71D5CEB8C4E88666ABF0CBEDAD248E52B6919DA81A6040DA8701A98DEFB4AD563B3E49D531F51E4F5B6EB3EC1069F9FE030B58F186465DF8B1E7810AF62FBEEFF94B247632AE3BBC32F7AD7B7436D231";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C1080CECA3C281126ADE6B5FA92E7492538A487E986EBE4F9A8464725F30AC45EBF60167A8B267B2B3F835408E072F4095BE304EA13BD86";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\p1_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout  & !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h270027AA275527FF;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N6
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  ) + ( \Add0~74  ))
// \Add0~70  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\p1_bomb|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "EF5C4CDE44EB61B0A802CF6B565919BF5EBE5C0B9C1470524225CBA33973A67C374D30D8FF7D10631D0EC06A0E4D593A21CFBAE7F1CF34032EC3191803BB2A91C344186884CAF325F8D68103D55E957A778E653634FE7AAE255DFD92B556704354D856CD5A24ED652B3080E96AF597C650B33EC0D647D963281E02A5018005BC876B2AE1FB964B8F79C47D73206ECA95188B6FB7101BE9EFA2AB58942F5917A2D969F00E4DF6049C4DF706E62D35364258F6D9B93678071E5102118C702F3E8BC3B713BC1221F9226DEDCB883971B642D140F344A5231234361786F708DD878DAFFD17CD22E332EB89B12F314FABFACBCB8DE0F157BBE26DE7E187890C41E04E";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "85C6644CA0A9855DCB814C23EFD36B709404E2EACC7373D345A0B5C9EC3A4840D1E004A1161AD22FA8B0C60963E6B3B80AD85C89A0532175A585B4616CD3CDA3D752C0C799F234B4F6513E46C8CAADFA9D8B2A98D946E7E414A311AC35F45B5C22AED7BEB614C499F25807117155AD95AF24275F9F3C5228EC8B80DB2D828FD8E55910DA88FE987EA54AF5E79DF1D534189C3EE4528AC9F35E2B9CA764A09B44E2EFC7CFB5F90F33AC2606B1EFC464361814813A9B6B1D5A4D53402CC5EE8347C90965FB3D76D4C6BCCDC586872695B084EE75A1F05F86338E565859BFCE581A362C752405A2A69B7AA08CE24541F113BFE1E284B07501660CCA07E37BBC6460";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FD3A70F41867FE16F98E5994C216C60540D8F61E1114828CD2594A5BB91F0710AE50FDD8FF67820B78B29C8BD3D1D8957309B03B48B875C997B6F8316C4672AFA522CD6D33391F0F70B1EEEC36101D8264624E998A3C2D81BCBD2172A603D62B5019CEDE6D97E920C6D08696F3F4F3CAEBDB19D7F554194FF4A2F7000B713FF6890D7707CF37DA4FC2A698B8F6A05BC7994416213D13F59696A76577E1219AAAF95E50CBED3150923FF8A6B4F5E88CC9D42F98355A4DE9ABAE51E04477519F6E60133713DF3637EA8379D99F5BA3963EA57E7C965F7364C27EBE053FCBB9AA9F4794A88457B62B06CF9E86B00796E3F10A5C947035C31DF196F9359E20CED7F1";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "8BF063BC3AD0B9B35615293F3C961A4AB672331DAC2855B349D6FB5015CCE4F24D0CA1E7F4B56A8299875420BA5C2EDC53F7774876E4CFC29A234A43E2C190D244E3727AB38143425D3908F7234572A011BBAD43A6E96366F6CB0AAB8E992AC7D9E0B4FA03F57C2CE6CA6BFD6A6B844DC4A18F5DFEE0F17D738BD9AAA95DA7242F665E2714AC2123FEF18E5F43BD99C7F5B7C18907A9C7C058A5E9DDB23126C876299384FE1A5101B1901C71B509CC91B2C0644D19C4896E9AFA7A36297E509A5B625EE6BB4B555C53F39673E534245C9207981566DFEA65C7C3433B656B803BFDD25E5B9433618120BD845716F9DDBF96E6304CCB67B2BC4AAAC00000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "4F1A22D693A5723697AC746EDC6ADBA130A0B30BE303EE231A76EA03D51831293C5FF2D6EEF06B4F90EA231D93559058A8DD05AADD78E9EDF02D4721B6C229357697EFECDB03DCA06B025282B4EAA2B3FD47327E9E3D6920DA0517507C90979B1406E2D8A47C8FA5240B2D8D9E680BCEA3B2741F634DB111270D5D35A473BFC1E5FED2F7FFDEE614EEA7C961CB35543960AA041A443BDE665B550DEE42E773C200F454C46BACFCC49C827E835898AA17A78929D0971081BB08AE5C1F3E857927E23E7EAC3702FC4BC993E8F695B0AAD3CF85FA2B9633E51138CBBB49F8B9B9EFFFB8ABD61F2AEA0F5144899E5D87699A7E46A6884BC5201ACE401273C5D300EB";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "1B16584651F3FFD74305EEFF65B2A245836FF4AD4AE4EDB56D29325A7B0DFEFD4B894A218388C81492A5640D5DDE4F16C7FE042C1C27A428CBA7D4FBA14243CB3BD5136C299BCB5933B66F8FFC234900EA63A3299BF0BC52BD6341E5B9751C9FFC1860E0AB3E7A9E11FA3B4A727AD384E8B95B7194EC10A82FB744D2F2B6CCB107EADD47FBA150692155F87AC7E2ABB5777555F73E2FFB2EF9FCE704DEA679C7254DE73D611AE10E225AA4BAB695705E5027E6D752712BBF8B3C7142BB110995C3EAA1B2BE2F06A0804B9D6DCB1299526CDA6BC7D498326272ABBA9DF3F60E5DAEA12F3F5B7F5439E95D32263F030244E74C3D4B47337523A2298D2F913E28BB";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "8243DBFEA6464D13692925A156E543C831C50CEBE6FED83C4370CDA8566253A00592D7176AE9151347E7D45CFA3064A04C3C8C2CB0E6EE928073322A875DC5B5751ADEDA776D7660D8A723A46CE75E8A10AC5DE1F896575D73B722DE3B7FDC30F52C9DE234B5CF6A2A9DBC0F243F8FA7F9C54175BC66A5A599C31D62927D1AB52A0C6EB2FE8A892146A01347CC7FEA438D99CD70BEF0519116E50FD89BD1D58EBD0990F6178294822E544B0BA0F98FED3EFCBB70E928EA56D3FB2079D9930EAC1D7CD75626C3993B851142538FE438493F510967905884608F3ED99F10EE788EF7641391345992247E6A7953AF92B8155EBE98B246DE1A5FB9DCD63C66512580";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "D372A1995B97FC24B70C692E0E4F74BDC8C74D59EDFEF9F3AC0FCBB6E848DB7F34515F295ED4D11D4B563CB97684F10850BD2101A666C9F6CFF2608CD4345DAD05F4F8DAFFDCE880F7F1EDA262577E682718328A94D868A7C063D4B42F341D0BC52CDDAE29BCEDF14E302A9BF97E9AF71D0853B131588575E8A5ED79FF8B701D0BFE62F295C8B6427F035094015A4BADA0B759E73BF4FECEAF67CC487B49E8DF196CDE8091E896EDFA337FB614A0BB77A0577914AF7122E5DA6AD735E8E203D01CE7B9D56CE66A60570EB1DD043C5357786F70AB5AA5A1229777517A3172E7290E6964935FA6C74E569E65BE2C07FD1DA534F8DBD8A6B979EF354C59EC7AD8CE";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "D1E3FA671F48E2F4BBEFAFC1D7EDED0C8DEB33FF041E0A0F3BF18026798772E8EF0AA792C09BC67F0F6960FC6C1EE3CE6BD681EF3B3DB87F543DEA1B23EEB07721FBF439C5F5CFC8DA72F2FE84A51C70C9D829F1171B97FA5BD729C467627D0F7711F831CD8CBB9F9C4B2E76FDFF2D6CD5FF2A8B0EEF605C5E041A561DF6C6A8EA01F82D5DDB11B7336647BD3F53DD41BF82B470E9ED10CA67A390D65DE2008642310A6606FB979193934EDEA3751179B91D50D062CA84607C6C8B1721AE19D0AD9C7706CDE3842AB346AEB7DAB416F927646241FF780E2712B5D390998CF4E932DEE64D5A9824810BBC2BF850913F3A3E88D20564B7DBB727421F73929FFBFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "D265F083AEE55C7DD2BF955EB2765595067C5D5774B9D7F2C7F36F288565E3D84319C3FA4CCA3B952F6256B09090E0FF1BED3F217F315E67F0BD9497D8EBFD24C18C522C7B38CFD606B247B21F2BD34DB9FA752B9366E5D9B132E5A4E19CE3CE704F2A40E7EAA8B88FDAD5379BA211340CAD0BDC4F3FC9F376C5AEB05F1BDBA797E5F8F0C3EF7C41195D2F19CCBF99FE8BBDEDD7FCD32E9296336F212EB1BDAE91F77A9B0558F5C64DACFC3EF25A8BF67AC9DFCB85D9E1AA3F2C74D1F7293DBBA37A84FA4CA3645470339184D3B53F0FF9A5B85CBCAB319891125989DE2DE8C1DB1998DD8C0FBFC447A9E75E6CAF789B58F755F475891FB57DC2311B2A6C2A83";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "087787C389B7CE7C6D6AF1AB5141565DEE24C69BCB650B80CBED2405795B18C0F88F82CA4C738DB10F5D22A68C6D0C5AD12A86B3168F380C3BD28CDE0B8DB1DC8B96DAD761A1C286D688ACEBB0FD83E62F156C63E4ABD2F3EFD2C2150AEC95147F9268037A78F2CB3DD1F827098E51DF8BB1E5EECADB4F332EA8F6778AC23698C53BCEFD30A3B1DB3A595E8BE149DC2E2AEF1E86CED9963BA07645B21434D4207C714E921CCC6D84AD821C78BD85BB26B2D2EF0BAF816DFAB167D1DB88387D7712C2D0BCE7C07BF47A22DEA2801F478F0BF93C25A1EBD4714149031830188F712B318A2BB37500959D8B6FF70998F0B14CDE65E2403B30CA35B8FA454A504BFD";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "57FCD6EA6F1EE791BD7E6F6895030F5B28BA0A26A04092144C721F3B1FDC42460F06E6296D274D8D004AB09C8E33859ABB50EAA06B5B3FACEC7B8EE2F3182DD7F8A80D6AC6E4C1B5B2B8F54E35DA8983E462DF72CA91538F476F7ADB7E929443301959CE99491D1AF50007B41DEA3910E561DEB12B7287AE08A8EE0F1AC12FD265402BFBA99297C3157E21E43FD6B6854F73E13EDC842368AAA426786AF56FD002CCE37CC72FA435F6F6404D2C37C8C18FF21D80670EAB096E27D43212D15398D6AE28F1E5578AF6D7E040CAB330FAE3C1B51DCD73554E05BFC08D638D837E6B4938CC761203EE138796A6E395C9E7492DBB07949A0532B93B54B8E10B630DC7";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043EBA030C2466E32143CE115FCE3060FCF3B0E7F9E32FF1C9FBCCA33AAD104C009396D64C330A1E5103CB02D2C577C321019F3E46C835B56";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N12
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043EBA030C2466E32143CE115FCE3060FCF3B0E7F9E32FF1C9FBCCA33AAD104C009396D64C330A1E5103CB02D2C577C321019F3E46C835B56";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "4F1A22D693A5723697AC746EDC6ADBA130A0B30BE303EE231A76EA03D51831293C5FF2D6EEF06B4F90EA231D93559058A8DD05AADD78E9EDF02D4721B6C229357697EFECDB03DCA06B025282B4EAA2B3FD47327E9E3D6920DA0517507C90979B1406E2D8A47C8FA5240B2D8D9E680BCEA3B2741F634DB111270D5D35A473BFC1E5FED2F7FFDEE614EEA7C961CB35543960AA041A443BDE665B550DEE42E773C200F454C46BACFCC49C827E835898AA17A78929D0971081BB08AE5C1F3E857927E23E7EAC3702FC4BC993E8F695B0AAD3CF85FA2B9633E51138CBBB49F8B9B9EFFFB8ABD61F2AEA0F5144899E5D87699A7E46A6884BC5201ACE401273C5D300EB";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "1B16584651F3FFD74305EEFF65B2A245836FF4AD4AE4EDB56D29325A7B0DFEFD4B894A218388C81492A5640D5DDE4F16C7FE042C1C27A428CBA7D4FBA14243CB3BD5136C299BCB5933B66F8FFC234900EA63A3299BF0BC52BD6341E5B9751C9FFC1860E0AB3E7A9E11FA3B4A727AD384E8B95B7194EC10A82FB744D2F2B6CCB107EADD47FBA150692155F87AC7E2ABB5777555F73E2FFB2EF9FCE704DEA679C7254DE73D611AE10E225AA4BAB695705E5027E6D752712BBF8B3C7142BB110995C3EAA1B2BE2F06A0804B9D6DCB1299526CDA6BC7D498326272ABBA9DF3F60E5DAEA12F3F5B7F5439E95D32263F030244E74C3D4B47337523A2298D2F913E28BB";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "8243DBFEA6464D13692925A156E543C831C50CEBE6FED83C4370CDA8566253A00592D7176AE9151347E7D45CFA3064A04C3C8C2CB0E6EE928073322A875DC5B5751ADEDA776D7660D8A723A46CE75E8A10AC5DE1F896575D73B722DE3B7FDC30F52C9DE234B5CF6A2A9DBC0F243F8FA7F9C54175BC66A5A599C31D62927D1AB52A0C6EB2FE8A892146A01347CC7FEA438D99CD70BEF0519116E50FD89BD1D58EBD0990F6178294822E544B0BA0F98FED3EFCBB70E928EA56D3FB2079D9930EAC1D7CD75626C3993B851142538FE438493F510967905884608F3ED99F10EE788EF7641391345992247E6A7953AF92B8155EBE98B246DE1A5FB9DCD63C66512580";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "D372A1995B97FC24B70C692E0E4F74BDC8C74D59EDFEF9F3AC0FCBB6E848DB7F34515F295ED4D11D4B563CB97684F10850BD2101A666C9F6CFF2608CD4345DAD05F4F8DAFFDCE880F7F1EDA262577E682718328A94D868A7C063D4B42F341D0BC52CDDAE29BCEDF14E302A9BF97E9AF71D0853B131588575E8A5ED79FF8B701D0BFE62F295C8B6427F035094015A4BADA0B759E73BF4FECEAF67CC487B49E8DF196CDE8091E896EDFA337FB614A0BB77A0577914AF7122E5DA6AD735E8E203D01CE7B9D56CE66A60570EB1DD043C5357786F70AB5AA5A1229777517A3172E7290E6964935FA6C74E569E65BE2C07FD1DA534F8DBD8A6B979EF354C59EC7AD8CE";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "D1E3FA671F48E2F4BBEFAFC1D7EDED0C8DEB33FF041E0A0F3BF18026798772E8EF0AA792C09BC67F0F6960FC6C1EE3CE6BD681EF3B3DB87F543DEA1B23EEB07721FBF439C5F5CFC8DA72F2FE84A51C70C9D829F1171B97FA5BD729C467627D0F7711F831CD8CBB9F9C4B2E76FDFF2D6CD5FF2A8B0EEF605C5E041A561DF6C6A8EA01F82D5DDB11B7336647BD3F53DD41BF82B470E9ED10CA67A390D65DE2008642310A6606FB979193934EDEA3751179B91D50D062CA84607C6C8B1721AE19D0AD9C7706CDE3842AB346AEB7DAB416F927646241FF780E2712B5D390998CF4E932DEE64D5A9824810BBC2BF850913F3A3E88D20564B7DBB727421F73929FFBFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "D265F083AEE55C7DD2BF955EB2765595067C5D5774B9D7F2C7F36F288565E3D84319C3FA4CCA3B952F6256B09090E0FF1BED3F217F315E67F0BD9497D8EBFD24C18C522C7B38CFD606B247B21F2BD34DB9FA752B9366E5D9B132E5A4E19CE3CE704F2A40E7EAA8B88FDAD5379BA211340CAD0BDC4F3FC9F376C5AEB05F1BDBA797E5F8F0C3EF7C41195D2F19CCBF99FE8BBDEDD7FCD32E9296336F212EB1BDAE91F77A9B0558F5C64DACFC3EF25A8BF67AC9DFCB85D9E1AA3F2C74D1F7293DBBA37A84FA4CA3645470339184D3B53F0FF9A5B85CBCAB319891125989DE2DE8C1DB1998DD8C0FBFC447A9E75E6CAF789B58F755F475891FB57DC2311B2A6C2A83";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "087787C389B7CE7C6D6AF1AB5141565DEE24C69BCB650B80CBED2405795B18C0F88F82CA4C738DB10F5D22A68C6D0C5AD12A86B3168F380C3BD28CDE0B8DB1DC8B96DAD761A1C286D688ACEBB0FD83E62F156C63E4ABD2F3EFD2C2150AEC95147F9268037A78F2CB3DD1F827098E51DF8BB1E5EECADB4F332EA8F6778AC23698C53BCEFD30A3B1DB3A595E8BE149DC2E2AEF1E86CED9963BA07645B21434D4207C714E921CCC6D84AD821C78BD85BB26B2D2EF0BAF816DFAB167D1DB88387D7712C2D0BCE7C07BF47A22DEA2801F478F0BF93C25A1EBD4714149031830188F712B318A2BB37500959D8B6FF70998F0B14CDE65E2403B30CA35B8FA454A504BFD";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "57FCD6EA6F1EE791BD7E6F6895030F5B28BA0A26A04092144C721F3B1FDC42460F06E6296D274D8D004AB09C8E33859ABB50EAA06B5B3FACEC7B8EE2F3182DD7F8A80D6AC6E4C1B5B2B8F54E35DA8983E462DF72CA91538F476F7ADB7E929443301959CE99491D1AF50007B41DEA3910E561DEB12B7287AE08A8EE0F1AC12FD265402BFBA99297C3157E21E43FD6B6854F73E13EDC842368AAA426786AF56FD002CCE37CC72FA435F6F6404D2C37C8C18FF21D80670EAB096E27D43212D15398D6AE28F1E5578AF6D7E040CAB330FAE3C1B51DCD73554E05BFC08D638D837E6B4938CC761203EE138796A6E395C9E7492DBB07949A0532B93B54B8E10B630DC7";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "EF5C4CDE44EB61B0A802CF6B565919BF5EBE5C0B9C1470524225CBA33973A67C374D30D8FF7D10631D0EC06A0E4D593A21CFBAE7F1CF34032EC3191803BB2A91C344186884CAF325F8D68103D55E957A778E653634FE7AAE255DFD92B556704354D856CD5A24ED652B3080E96AF597C650B33EC0D647D963281E02A5018005BC876B2AE1FB964B8F79C47D73206ECA95188B6FB7101BE9EFA2AB58942F5917A2D969F00E4DF6049C4DF706E62D35364258F6D9B93678071E5102118C702F3E8BC3B713BC1221F9226DEDCB883971B642D140F344A5231234361786F708DD878DAFFD17CD22E332EB89B12F314FABFACBCB8DE0F157BBE26DE7E187890C41E04E";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "85C6644CA0A9855DCB814C23EFD36B709404E2EACC7373D345A0B5C9EC3A4840D1E004A1161AD22FA8B0C60963E6B3B80AD85C89A0532175A585B4616CD3CDA3D752C0C799F234B4F6513E46C8CAADFA9D8B2A98D946E7E414A311AC35F45B5C22AED7BEB614C499F25807117155AD95AF24275F9F3C5228EC8B80DB2D828FD8E55910DA88FE987EA54AF5E79DF1D534189C3EE4528AC9F35E2B9CA764A09B44E2EFC7CFB5F90F33AC2606B1EFC464361814813A9B6B1D5A4D53402CC5EE8347C90965FB3D76D4C6BCCDC586872695B084EE75A1F05F86338E565859BFCE581A362C752405A2A69B7AA08CE24541F113BFE1E284B07501660CCA07E37BBC6460";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FD3A70F41867FE16F98E5994C216C60540D8F61E1114828CD2594A5BB91F0710AE50FDD8FF67820B78B29C8BD3D1D8957309B03B48B875C997B6F8316C4672AFA522CD6D33391F0F70B1EEEC36101D8264624E998A3C2D81BCBD2172A603D62B5019CEDE6D97E920C6D08696F3F4F3CAEBDB19D7F554194FF4A2F7000B713FF6890D7707CF37DA4FC2A698B8F6A05BC7994416213D13F59696A76577E1219AAAF95E50CBED3150923FF8A6B4F5E88CC9D42F98355A4DE9ABAE51E04477519F6E60133713DF3637EA8379D99F5BA3963EA57E7C965F7364C27EBE053FCBB9AA9F4794A88457B62B06CF9E86B00796E3F10A5C947035C31DF196F9359E20CED7F1";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "8BF063BC3AD0B9B35615293F3C961A4AB672331DAC2855B349D6FB5015CCE4F24D0CA1E7F4B56A8299875420BA5C2EDC53F7774876E4CFC29A234A43E2C190D244E3727AB38143425D3908F7234572A011BBAD43A6E96366F6CB0AAB8E992AC7D9E0B4FA03F57C2CE6CA6BFD6A6B844DC4A18F5DFEE0F17D738BD9AAA95DA7242F665E2714AC2123FEF18E5F43BD99C7F5B7C18907A9C7C058A5E9DDB23126C876299384FE1A5101B1901C71B509CC91B2C0644D19C4896E9AFA7A36297E509A5B625EE6BB4B555C53F39673E534245C9207981566DFEA65C7C3433B656B803BFDD25E5B9433618120BD845716F9DDBF96E6304CCB67B2BC4AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N6
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// \p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N9
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  ) + ( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  ) + ( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  ) + ( \Add0~70  ))

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "3D588232F873F75D689387085E5FC77DFD551D3315382D0653C75A9A6F2327E91A6394130ED7D0CD44DB24A5E37D05494F145430A832C474BEE70EACCC247A052A3925F480D9616BA1C48257EDC02198E7F9E32689D61CEAA7629344CCDD3E066E2A3C08BBD4C677ACDCF12F847DB43AE464C12378CB358CB2F10F7EE1E6DD8E5880AF2A40762AA8EE1EA89E23D2F60A39E9ED0082EB84AAA3EEF6DE93DF91120987BFFCE9966A589BE08E1948EE052B8C7D2AE7BCAEDA626E8CB6063697C9E944E899AF15B81910CD7EDE875BC60E2B33DA47C27B13BEF1A631F66CB6F431C1794AEBA7AA09B8FE0EC02107275233D48027710F58AB63F9FC2E8A657035E336";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "839B43C0B0688C8EA5818A318D23DD3F105AE2D9D922AF3974758997FEF8DFFFB6B50E97B94604744EFD0558FFF748375CF3B67B1D23F142A2B17469BF39FAA134C38783DEE17E5CE2D5CE2A6CF65CE44CEBFB423769B022B848210E62434D820E7254498C0376BE70F33DB632187744455388FEE9936F64532460CD95454AD237305A7AAF287E6916033BA47B004657136A1F1ED7AF8E9C46954C600FDCDA0421B4723EE1E2E6B311950F11517C205019DA87651DE2EE5E2CBFCDF510CE9EF553D8773F4451987309D96FF1FADB3A94087B5C9672901D89E01EDA802B4BA1309E1F0BBAFE2EF6E6995EF8DD3F9C0D0A5D7E785588B66CD5246CBA51418B1E23";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "6B8DCAFC3B6F27146297BF7D6B6BCC873D711D6EC4C1923CA46BD334554FBC984F50A0E6749F71534729AC699BF83C4EFC4995D75D158895DE82D01F6C3A2ADEC116A3C5B7B32B8E7FA11D384DD6A7BCE710469EFC47A287617BF9B398E9C35BEF78042874BC79E4616DD61760D840724C12E74B22FD453B870D27CF80D11A3E4DFB554B89B2A3ECD5C8A9B764E45F6DB108540644031AA176EAE95E031DBB14A80CAAD13D9A4ADB87690494F0F4DE6269640D6C50796B588CAC3CA95FC36AB9D19AA984073BF77A37E6BB9B9AF5E0D87E5A0E96CF553E504A56AAF1080BCF5FFB0E41D3FFAD5181F7F51CB662613AA797E787FEBABD5EF68C60020DE1B5EFA0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "7B4CB13697B318741717FE29992D885F4C1FBE8F4A342E2692CF525DE98F405EB8808A4A6B7A855BDC16F041A567F56248D66C7D5A341DBE4E0E07C5A8EE29B52FE9B7F50C9557360A23C441A0909EE2E042EDE2114B392BBBFF39C3BFCECB576D2570DE2234E11983015BCF14E9CC703BCCA2DE6C06ADBCCCA399C88258A4FD66F350549F9795C53B59859D0EF8F317A8DC5B6921D1FA6F4DA4BDDFFA88EEDE3A0418D850084CFB9E572CB6A95DA871283B2E72FB665CD3C1F5EFF5D5ABF963F400A5CF5670ECFF5A8C309C856FA90F87EC4CEAEFA82FE19AAD6C103DA807265A28D2DF5C9FDD09634225C3EAED2714014B59FEA8023F62F79912A000249E18";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "0F431D33AAB3362613BE8CB6DEBDFC07ADA1576845754E69807DDBAC9C2BFFE58B8671805F752D626C413D32AD62C0253E824D6C920B5929E8AFE6A8FC30B482E7DCA4EEB0F1F76EB02764F976A6EE23A5B80B9AF3C574BF273B93E4ABEA8DCEAFAD901AF7E00510C67487AFBC50961801875899BDE9942DD57DCE97B48B84F51B72BA29174D60B8AA89F2013283949BC26F07EBB4746D4EF1598057E0F3826F920EE74A242982246E5A6C6B7EFFECC1AD133B243FC45A29F1B66A120128E8CEBE8B37F9F1B1B61EA50F7407430189002D8801AB1D249137DC67404C86AC362C1676AA8DF57E735EE3CA42571CF0A82B92068FB55BEF0F05342C281F61A5031C";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "5487DE503389E860E35F85DACB00F1BFC359D6620A660D59891388FD80A49D210EC2115AC3A34EC084CC4C34416D9766CE6B03612EC447EFE33365F21192A1A4AAE3BF50C670A7C9FC80BD2EEF21661A9E6664605ABC7EE5EE345BD6885404E4F77B36D20255E99152FDC9F623E56AEC39397185DDCDAD9428BDBD273406ADD15E13A5C800FC8FAC62C1DFCF90EBA65A41B8E7523218FB588ED744089D2879121301AD241F49C165C848600693E5A5477E31E928E6F2E5A0BB31679EA33A009FF95D4DA1D98C5E5E29E37F6F7EE59186450B938A74521B3A07F612A41E97628C522C57BA36E611150C2FB02C80E00E3EA4D288D3DA54F62EDE15564AAAD369B7";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "5C3DBBDB49FFE508914A16745E8301C4934743A78F72DCE02DE9A86F173503B172953188198306AAE12E757454A2B95B41D66538D2DFE5F7571BE3265AF32694A8E263884657916FD5B4FF9ED55D0872B690ECB5C27C3D66F75E15679E409C158EB67431897BFC24C119F8C74BF64EE319381A779824F96D9C90B017D490C717D6489BCA180ADB75AEA417841662C0A081C3A16240F0944DB3EB7CD4E66DA555613C2C6EE1F063159260394B6170789DD178720D6A1FA8A41D522264F97D67892E0940EE36C5D064D58A2E2A7651179A680B4834069E143EECFF62258AF6AAB6D60EB4F96296A3FCF97FDF0B310F2D394B899C6C183966F1EFF921386EE860A6";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "C8130BC25482E594CD9DB97B902675C7ADF50ED8DE81C6C57D114E218C9C6B4933234D33D9F86E8B252914F5B0C8926825FAE4C28D064CB631072CBFB6A8FE4A2C990AE3CEFCFB3F6323D7016601F087128BD30D0913FE6FF44DB4421FD27D5704654A003F61ED21D0E671A72DDF47D2442469DE2905AFDBC38D252AAAA3FBAA3B484DDF50C0C753349D6B3C211B29E1F2CBF061008AE0007BDE730528317EB6F666D9EA44BF874B30772B3EB719622BF6E9F9BD13B6C70B9A2883E7DF0A9E519B9CFE828720E078EC695322C5D4EB95D0273F6284973F5FAEA4D2E5A9528298EA3F2E8A058A2DF7C99A0153730C5A65490E9051A3A18A374AAAC00000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "260201C52D10FC08BEA0442657E02DDBFA87BFFFFDE69BF3D59EFE757E2F3B036309BF97C0EB386C0E7B705CF363E032E248024CF8EE3A65D630F59A383DC00861DBF013546D72BF6533539008341F378EDC3B9F1510282A12447CC8447827F08AEFFA11062EDD893328D98E0B737619E7114F0461705011B05B9B27EBDF5E484ABEE62905E15B66CA22CE625D100C094F9EEEE6389CE6FE74E86799BF4AB1EE4E7946B0ED9BBC0BD0FD8C2955029A3BCAC405B23C14F7F02649F3FA06183713D4E6A44EDC4DE3188F412996718C48786A80464842E162E3821542444F96B18545DB7EDFCC9F7BBDAF79DF06B5FD7733E21C9816AFDB2DFBFF9BBED22394A199";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "23AA561B2A931719D82B223F519F132007EA90F63F8F8C499BDA45DF101D26EB098185B4B10EF24525DB28974364CF6916CAAD64556911117C1125B85A7A8A53439029B893888B1B4A659D5139FB9974C337ED54C54B4D00627835EF34F273DBE4AFC3CC78FB48E53E6D98959AC0D5DEAC6A861F6D9E5734CF1E63D756A739F11FBED451EA8C66C87F7D5D0366398D2F452532A8DF8675001286222079698D9778164A1D205431A381A04858883A0CA3DB6B6F1800DD232212CDFE404447D4EF664F6F0EAF78786F00EFC0C2FEE609FB8F45D5AFE5FB96A3C8D241A2C0A7CF7500F7DCE2EB933C4ED2BB3796ACA2A97A5BB74965055A30221A99F3B59B4956F9";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "E14536513E68560805E3C75BF685D9B55682702C3A1E3F42C0CD237934419278E5BCB7CC0A10BE67A2EADA374404565F42881EAB5C7A42D8F290D980062DEC936474513DF04118F743B114ADB0C9ED93E4331F51C91E18C3B94686C48C9D384AA75E442B2028717E07CDF991364369A0CBD8E0D504567652C3F93727E43698D27F35DA15F4742C3EDAA9DD442A32B021460A2E98845FC449EFEB05C5E91B71329135AD37D24A0DC6D969EC6AED89E16D560B387C8F0321CF6AC0B9E8F874C584944FFFA270C181231586D085CF5B6DB7F6FD51A46A877EAD9C659E8028BF3563B122DF589E306C21E2F7656DB88A2CF28CBCDDCE355DF0CF8BF5BA8256A1927D";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "39C33A72BC3F4FAEF4BC80626CF5DA1AF7E03FB591A2FC867FD6B8172BE921F3811208181909883330B414FA42F5D97E5DF5D85C2DFF0975C4BE873B452CF278D6E2F3D091CEBDCFC3A16B9A6A53FC3D1A7096B2B878C9960A16991DB92F1CE4FED29F48C73259B919220B7CB42EB5CFB3FF34B6305D0AEFB22A50ABBCD5F7122696B464B90AF9859CC129C90F3AB792FEE37F032BBD8F01C4A3BE4FF70BE37D225EC454D2743430B301388D519520F6DCB8C682512E665AE72A9A62506EFBEA74E797BD36191427C89E69199CE0D928CC1B336B739C4CFD514CE2B08912518FF21F05E0FA8468AD900002825A2BAA68940C223841AFF5EA5F8A663A0C9251A4";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040079F01C39F900C08DD1FD5FF03F80FFFC70E007FF2FFFCE0420E0F29D0FD0C3C7EFA2BFFF7DE6100CD8FE488B383F8A065F3EDEF7C6026";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0C443F440C773F77;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "0F431D33AAB3362613BE8CB6DEBDFC07ADA1576845754E69807DDBAC9C2BFFE58B8671805F752D626C413D32AD62C0253E824D6C920B5929E8AFE6A8FC30B482E7DCA4EEB0F1F76EB02764F976A6EE23A5B80B9AF3C574BF273B93E4ABEA8DCEAFAD901AF7E00510C67487AFBC50961801875899BDE9942DD57DCE97B48B84F51B72BA29174D60B8AA89F2013283949BC26F07EBB4746D4EF1598057E0F3826F920EE74A242982246E5A6C6B7EFFECC1AD133B243FC45A29F1B66A120128E8CEBE8B37F9F1B1B61EA50F7407430189002D8801AB1D249137DC67404C86AC362C1676AA8DF57E735EE3CA42571CF0A82B92068FB55BEF0F05342C281F61A5031C";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "5487DE503389E860E35F85DACB00F1BFC359D6620A660D59891388FD80A49D210EC2115AC3A34EC084CC4C34416D9766CE6B03612EC447EFE33365F21192A1A4AAE3BF50C670A7C9FC80BD2EEF21661A9E6664605ABC7EE5EE345BD6885404E4F77B36D20255E99152FDC9F623E56AEC39397185DDCDAD9428BDBD273406ADD15E13A5C800FC8FAC62C1DFCF90EBA65A41B8E7523218FB588ED744089D2879121301AD241F49C165C848600693E5A5477E31E928E6F2E5A0BB31679EA33A009FF95D4DA1D98C5E5E29E37F6F7EE59186450B938A74521B3A07F612A41E97628C522C57BA36E611150C2FB02C80E00E3EA4D288D3DA54F62EDE15564AAAD369B7";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "5C3DBBDB49FFE508914A16745E8301C4934743A78F72DCE02DE9A86F173503B172953188198306AAE12E757454A2B95B41D66538D2DFE5F7571BE3265AF32694A8E263884657916FD5B4FF9ED55D0872B690ECB5C27C3D66F75E15679E409C158EB67431897BFC24C119F8C74BF64EE319381A779824F96D9C90B017D490C717D6489BCA180ADB75AEA417841662C0A081C3A16240F0944DB3EB7CD4E66DA555613C2C6EE1F063159260394B6170789DD178720D6A1FA8A41D522264F97D67892E0940EE36C5D064D58A2E2A7651179A680B4834069E143EECFF62258AF6AAB6D60EB4F96296A3FCF97FDF0B310F2D394B899C6C183966F1EFF921386EE860A6";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "C8130BC25482E594CD9DB97B902675C7ADF50ED8DE81C6C57D114E218C9C6B4933234D33D9F86E8B252914F5B0C8926825FAE4C28D064CB631072CBFB6A8FE4A2C990AE3CEFCFB3F6323D7016601F087128BD30D0913FE6FF44DB4421FD27D5704654A003F61ED21D0E671A72DDF47D2442469DE2905AFDBC38D252AAAA3FBAA3B484DDF50C0C753349D6B3C211B29E1F2CBF061008AE0007BDE730528317EB6F666D9EA44BF874B30772B3EB719622BF6E9F9BD13B6C70B9A2883E7DF0A9E519B9CFE828720E078EC695322C5D4EB95D0273F6284973F5FAEA4D2E5A9528298EA3F2E8A058A2DF7C99A0153730C5A65490E9051A3A18A374AAAC00000000000";
// synopsys translate_on

// Location: FF_X62_Y24_N31
dffeas \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\p2_bomb|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "3D588232F873F75D689387085E5FC77DFD551D3315382D0653C75A9A6F2327E91A6394130ED7D0CD44DB24A5E37D05494F145430A832C474BEE70EACCC247A052A3925F480D9616BA1C48257EDC02198E7F9E32689D61CEAA7629344CCDD3E066E2A3C08BBD4C677ACDCF12F847DB43AE464C12378CB358CB2F10F7EE1E6DD8E5880AF2A40762AA8EE1EA89E23D2F60A39E9ED0082EB84AAA3EEF6DE93DF91120987BFFCE9966A589BE08E1948EE052B8C7D2AE7BCAEDA626E8CB6063697C9E944E899AF15B81910CD7EDE875BC60E2B33DA47C27B13BEF1A631F66CB6F431C1794AEBA7AA09B8FE0EC02107275233D48027710F58AB63F9FC2E8A657035E336";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "839B43C0B0688C8EA5818A318D23DD3F105AE2D9D922AF3974758997FEF8DFFFB6B50E97B94604744EFD0558FFF748375CF3B67B1D23F142A2B17469BF39FAA134C38783DEE17E5CE2D5CE2A6CF65CE44CEBFB423769B022B848210E62434D820E7254498C0376BE70F33DB632187744455388FEE9936F64532460CD95454AD237305A7AAF287E6916033BA47B004657136A1F1ED7AF8E9C46954C600FDCDA0421B4723EE1E2E6B311950F11517C205019DA87651DE2EE5E2CBFCDF510CE9EF553D8773F4451987309D96FF1FADB3A94087B5C9672901D89E01EDA802B4BA1309E1F0BBAFE2EF6E6995EF8DD3F9C0D0A5D7E785588B66CD5246CBA51418B1E23";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "6B8DCAFC3B6F27146297BF7D6B6BCC873D711D6EC4C1923CA46BD334554FBC984F50A0E6749F71534729AC699BF83C4EFC4995D75D158895DE82D01F6C3A2ADEC116A3C5B7B32B8E7FA11D384DD6A7BCE710469EFC47A287617BF9B398E9C35BEF78042874BC79E4616DD61760D840724C12E74B22FD453B870D27CF80D11A3E4DFB554B89B2A3ECD5C8A9B764E45F6DB108540644031AA176EAE95E031DBB14A80CAAD13D9A4ADB87690494F0F4DE6269640D6C50796B588CAC3CA95FC36AB9D19AA984073BF77A37E6BB9B9AF5E0D87E5A0E96CF553E504A56AAF1080BCF5FFB0E41D3FFAD5181F7F51CB662613AA797E787FEBABD5EF68C60020DE1B5EFA0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "7B4CB13697B318741717FE29992D885F4C1FBE8F4A342E2692CF525DE98F405EB8808A4A6B7A855BDC16F041A567F56248D66C7D5A341DBE4E0E07C5A8EE29B52FE9B7F50C9557360A23C441A0909EE2E042EDE2114B392BBBFF39C3BFCECB576D2570DE2234E11983015BCF14E9CC703BCCA2DE6C06ADBCCCA399C88258A4FD66F350549F9795C53B59859D0EF8F317A8DC5B6921D1FA6F4DA4BDDFFA88EEDE3A0418D850084CFB9E572CB6A95DA871283B2E72FB665CD3C1F5EFF5D5ABF963F400A5CF5670ECFF5A8C309C856FA90F87EC4CEAEFA82FE19AAD6C103DA807265A28D2DF5C9FDD09634225C3EAED2714014B59FEA8023F62F79912A000249E18";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040079F01C39F900C08DD1FD5FF03F80FFFC70E007FF2FFFCE0420E0F29D0FD0C3C7EFA2BFFF7DE6100CD8FE488B383F8A065F3EDEF7C6026";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "260201C52D10FC08BEA0442657E02DDBFA87BFFFFDE69BF3D59EFE757E2F3B036309BF97C0EB386C0E7B705CF363E032E248024CF8EE3A65D630F59A383DC00861DBF013546D72BF6533539008341F378EDC3B9F1510282A12447CC8447827F08AEFFA11062EDD893328D98E0B737619E7114F0461705011B05B9B27EBDF5E484ABEE62905E15B66CA22CE625D100C094F9EEEE6389CE6FE74E86799BF4AB1EE4E7946B0ED9BBC0BD0FD8C2955029A3BCAC405B23C14F7F02649F3FA06183713D4E6A44EDC4DE3188F412996718C48786A80464842E162E3821542444F96B18545DB7EDFCC9F7BBDAF79DF06B5FD7733E21C9816AFDB2DFBFF9BBED22394A199";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "23AA561B2A931719D82B223F519F132007EA90F63F8F8C499BDA45DF101D26EB098185B4B10EF24525DB28974364CF6916CAAD64556911117C1125B85A7A8A53439029B893888B1B4A659D5139FB9974C337ED54C54B4D00627835EF34F273DBE4AFC3CC78FB48E53E6D98959AC0D5DEAC6A861F6D9E5734CF1E63D756A739F11FBED451EA8C66C87F7D5D0366398D2F452532A8DF8675001286222079698D9778164A1D205431A381A04858883A0CA3DB6B6F1800DD232212CDFE404447D4EF664F6F0EAF78786F00EFC0C2FEE609FB8F45D5AFE5FB96A3C8D241A2C0A7CF7500F7DCE2EB933C4ED2BB3796ACA2A97A5BB74965055A30221A99F3B59B4956F9";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "E14536513E68560805E3C75BF685D9B55682702C3A1E3F42C0CD237934419278E5BCB7CC0A10BE67A2EADA374404565F42881EAB5C7A42D8F290D980062DEC936474513DF04118F743B114ADB0C9ED93E4331F51C91E18C3B94686C48C9D384AA75E442B2028717E07CDF991364369A0CBD8E0D504567652C3F93727E43698D27F35DA15F4742C3EDAA9DD442A32B021460A2E98845FC449EFEB05C5E91B71329135AD37D24A0DC6D969EC6AED89E16D560B387C8F0321CF6AC0B9E8F874C584944FFFA270C181231586D085CF5B6DB7F6FD51A46A877EAD9C659E8028BF3563B122DF589E306C21E2F7656DB88A2CF28CBCDDCE355DF0CF8BF5BA8256A1927D";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "39C33A72BC3F4FAEF4BC80626CF5DA1AF7E03FB591A2FC867FD6B8172BE921F3811208181909883330B414FA42F5D97E5DF5D85C2DFF0975C4BE873B452CF278D6E2F3D091CEBDCFC3A16B9A6A53FC3D1A7096B2B878C9960A16991DB92F1CE4FED29F48C73259B919220B7CB42EB5CFB3FF34B6305D0AEFB22A50ABBCD5F7122696B464B90AF9859CC129C90F3AB792FEE37F032BBD8F01C4A3BE4FF70BE37D225EC454D2743430B301388D519520F6DCB8C682512E665AE72A9A62506EFBEA74E797BD36191427C89E69199CE0D928CC1B336B739C4CFD514CE2B08912518FF21F05E0FA8468AD900002825A2BAA68940C223841AFF5EA5F8A663A0C9251A4";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N42
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// \p2_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// \p2_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout  & (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N12
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "F8020004C20F01F8C25F1C1837E01DF806FF4000027EE403F21F81C47030BB8460F780703F0400700F858F90F9466002223FEBAFF80E620415C0001A3FC3FFFFE1C403E3CC7C6A7E0A2834EFF03866707FDFD9F9791C300C03B8B86DC601C43F52605B88C21D6007F327F8605F3CCBFEF8268FB01989BF30C2E6107831BFC02F7B82A1B72E4D4FF9F57EFEC5B2848438C07F9982387D790C780C01E7599AF7D0397AD3F26E7AADCA2201D431A6547264FBFD34128C0E610FCF6183AA5E514FC1C03D8F9AF0B3E373A39E7F8E934C6C5FF7E292F91267EEE690156DD4212A623BC312DC487F7690F073C16E652146845D249C038EBA8918E47E6548177EA3EF74";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "E5D51098B678DCFE98C4295AF9D4126F0838713D4B6F4826EFB53072EE32E1373FF8CB6D6B17F8EEEC30A0931C37A8E0F19654140339B71023AF24742ED0CDA188D095D7C5E0F3D0E2F821B9B058D8863FF09EB5C285B1B8FDACCA64BE9C22565EA9C2F026B9CF04424AF1F26BA0C38AA534481C6E29F70E927E7A9A1D5E079C3666804C66FE6071F91D2F7588895A88CA7B99BD278B379260DC9623E88E4B0F8220745BF9FDAB37E575BAC71EC342911A66B3EE8BCD3C7A679675027C0C68577C44E30A1A39BF0E79ECB5815D66CC6A8B9F4D0A6DFF377899FDBB464A951B5779CDEC417E99676BC46A538790FD736E884E8BB01D832AC252A28E50F0FF9B30";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "D1543D03C18E3BDB1651AB9CD5FB2346C426D3119A08D02B134D8793AE7DA5578B19A4DCB23A462F70E3B1DE7EB465E0B5ADE5832394A1B458C1C9087F520C9DB7340BA421B41C838D99E05523B12BFDCEFA686622C93DB50D002031D00A290E7FDDD814287F21429A7112F97A14BDFFD1D5E72E24646025A6AE8D9BF329C4880E889DEC1C933DF270CDF0BBDB8804EA113528518C5A6105AB8A6199F5E8CD0EC9316E4F9692FB8B30346E82921B096FAABD53800B8235BBBDBEAA770494856673C6C9AF0495612A67BF1550F28FB640AD05388BD0F29BBDD8D6FAA85334C10BCC91494506B66CA8A399CF32656329BDF620F49F5389358B1C3AF2EDBF8F0BA3";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "585D1BE3855EA3F83DBCDFA8A793470592F30ACFBA53E7612D70C59137091C792B6F5E632145E253F631A0536E7182CFC8619339130D5CDBB2A174B9602FB50D51A4D8CC0A29B7486848E6C93BCF68A7810C8446737CD99481C515A06C1E26FF60125FDC6610E8CF193E2158598ABD70A36CCC9CABDBE713C484D252E8F2D60E174F3268B35E94FDDB4C4E18AD8E345D7F520F9EEF6E9F3438C0A7DA91859F899D351618D74051B688A01EEE5FACFEA86857080F9E14C1C569638A27C98875D477C577E50B379B3C95E0EF1D9B2E5FA32F0856C08C4C3E50BB0F32AE4F1C97BEAACA7C505542EF93D129FD5A14FA4C08D1972D6E7AD3101935DC718C600414BD";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "A5588517AC4BA6E075109AF60337DD35F710106F2BE22F2CB27F33EF04FE4BAC5FB7D60FB1CA97DD2E60EF7F8B9E5FB1BF3B61B9D9148BA7B25DB5FCF48B9466077FEA0D702BA55CF0BF4F87A795E44D4D91CE4FE1ED7310D843DDD2DBE11922E87EBB9611BD201374432579A5DA186E98769D84DC6A8EC57ACBF812FABC0EDDDB2BAC6F08A45F605735195DBE0A14DD549B3D962DD5CDF9C66DFCE5ABE6877F002B6B0BB15B91249666213BEEB398453CF5AE13AC487CD63930AAE038FCFADDB6CD023EA97B8B4B2B9C65C7A60197379426174EBB3A0AE5D6ACC3EE799F61F70F863560AC6C8D02546E840C93D2F9C0DCFA27F6D911425C4FDF5A76990966BA";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "12A016DDECC7434E6ECCCB9536F404AF24F9AAAE0D793DF4862890A7321E2E2E898668C8E986EBB8D20BFA406E58FA178AEFDCD81FA31817E60ACF945FD80802144831EE737A3DFD7F0742C820B1DFDDE5C3E777816BD0E890D091723B1770D8007B4E598154133ADC3245D062A47773B74B441A1FA995FA458D6B3C5775A3719FC90ED5ABCE1B5CE24A953590395BC400AC1E6B1563E6D86D45225AABB1B64000E901CA6934E7711E0CF7439E62BB218639728EE47C4DE37985BB0352DC5173D80705D3D280A259990F435717084AC82EBF47FA2FB0F75EE444DBB27A38F978FAF91241DDB2FEE43E1A30769519D7AF4A8DE731C57969038AE36525B51DB4F0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "E888F071FBEEF287D16DDFA025BB82A8943D974E2E7D2D4C9780343CF178BF9B9A0118641544DFD867865CFFC817799B04A4345CC32BD08843FE390B6BCF3E316FFB3328A60E02198B4CDA6A8C90A09A96E83C15766EA973C3E3BFA986B543ADCAF7E8E582FF0F9CE91AD3B22DD87DDF94277CF85B1AFA79EC4C163D5514CE9650DE7C0AD7292A5A390D691B3FEF810BB073E114F717D0C6EA6715305EEA55556C247DCD5270E075047817FFC7BD5DD0A096913F1B777B2A6BC2BE19B10CADC4F7165CFABBCFF998E4D43D031BD4E4A67522E09E0C1E1BC041AA3A9463CAAAA65A89305A158272AB2FBB79DBE2322F8871F49039E2B6FD895F4CE06BB60301F7";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "7F7862F378C195B43C794317DC22107C51DD0A1CF6E8AA21D76B9CF19BB425C515E907F76AC29B805EA567A0E9584979FA517548C9C153BB1875E993A5A8ADD9660E4C1F77F2B35F21269E3530A2802DECC2197D5F37C449FE5449F14959D69A36AD9B7D4ACD607C195FF652992631440A937501B9A960E2D6E073AAAAAC0486258F0A35E7933B3CA1DF844010C47B7E218EDD9A35E35ACAFB4032E7EC223210CBBFAFDBB520F765C2F376A4608E88C7E4EFA43ABCEE76D128445466E448EB75E10E90E8E95161028ED941AB94417A31CE3AC4D050A40665DCE04359850663BE785EC921144EB9FDC0E49738D50EDA3F5A8B253A2FE838994AAAC00000000000";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "6CAABEF33DD2FE1ABA90C2A780E347A17AB1F64FF3B6370C8630AB4BEE1E7469C08AFDD487EE505BD645F0EE233BA120E3E1A31B151F7CAABEA76E19275CD0E5D95412C9BE4D4C596778265AAA39DA845B00E55298B31DC2A68843B08383B13BC0CE2BF2306239C06A96F71265BB1EC345E6A3915E50B61A7BCD13EF93B87F02ADDB06CFC9A36736A36D3A82B2E332A27686B8A16981DEEF8B661FDDD6FA2775553976729F683EC0122F5EE63879187267F1DACB6C160F4029116625783AD2F3BBDC38D7DA5D5F86A90B278B8DB18BB48C56AA756BE80C6B3E430DBC594DF0F3CDE45BC58406945B100EF9CDC100EB4B8014247F801D0AF3662A9AEF1EBE1D0C";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "60460D5486F74C6B9BF5DBDFB9B54CA287167EA82441A4083CF73D65E1B6B3A5BB742E092DB7C4CE27525E66DBDB9DB83C48474A052FB978CDDA589A169CB93E7E3B9927AF99756BB16EF3C4F603E8DC26CF3DD0FB469AC945B749F2D35311FAF551C3D6B6A15E83608A88FE977DFE2E28E4B8417C7671AE36D514D0AC539E68838BF2C7A4A3C704883C6AFFDA5D65D3D8828A370732DFAC0F2ABF37EB3D64806A13E01656ECAB97A3B41128F98F4A5C4C9F2696640D4BA30773C0F774DCFC4422E5A28278769FAD529FDB8DC0EE546BBF6304FF5A193C6F09D613C7D52FC3849D4CB753E2E257B7798C74DDA4EBB4DDDFD06593A52FEACB231F3B4D28F43BFA";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "88027BEA27B6C53A528932D9F9DFE2D764D38C123A12B7CB051A572AC41784564A0F5F283CCFA5F45DFAB864DF29765C5F504FAEDD3BFDA234DED1F67F7FEB04A41197361F500DFCDDE7C4C8DAAB716868F2DBC47FE0B19E1527E7A883BBAE967F886ADEA8D84460D9F37B8246F2796098F938EBC4639E815395FC6FD6F82F50A18E483ACD4D55BE3311240EBF1C55F4E228890976BFE2A4F48A784E9EAA372BF601F6F66DE924498A07573237C728B8547A2FB867E4238F09A8BAFF1D383AC92C55A04BF503013B521E5B59369D3A401CA93F24AC243CBADDB8999CDA1C085C6030D53488E00D6CF0719084FB1F14EC56048EE5D27C98181F1B1BB0208D147F";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "D88E88D8EAABB2992BEACC056D69A53EB8273DA79FD28B6B7BB30361F8E380F913AAF92291E77EBA2AFBEEEADF97E566F78662A6BD9F9CB3DAE9F4F5C71A16BFEC7960DB4B877BB03B5B110466BB32A09A09698CA6379CE25AD5E6D697ECF3180CDE6383764D5C4F7978F56793A0A22F8F8F0A5FE801182C83DE3583EC3476A4E760960823E4DB346BA3321C70AA639C9287E3219D03B99894C4F486A60D897DB637FCD221777B5249D1247A85F3B24424E2CCF08EC696B62BB386BD4A7570D41D931B9B05D3864C40A966927D9953B9AAD88FB54EC9E9E5B340AE7397CE7AE29D724DFDC358037C9D03E12F36DCCD5F54E3A5CC16DBD4D3A58247CE1E570B05";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040007FFFC3FFFFFFFF020015FFFC000FFFFF0E00000D00030001F1FF282FFC03FFFF8630003FFF9EFFF3801A68F3FFB9DF81F321AFFF8039";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N0
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// \p2_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0C443F440C773F77;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "6CAABEF33DD2FE1ABA90C2A780E347A17AB1F64FF3B6370C8630AB4BEE1E7469C08AFDD487EE505BD645F0EE233BA120E3E1A31B151F7CAABEA76E19275CD0E5D95412C9BE4D4C596778265AAA39DA845B00E55298B31DC2A68843B08383B13BC0CE2BF2306239C06A96F71265BB1EC345E6A3915E50B61A7BCD13EF93B87F02ADDB06CFC9A36736A36D3A82B2E332A27686B8A16981DEEF8B661FDDD6FA2775553976729F683EC0122F5EE63879187267F1DACB6C160F4029116625783AD2F3BBDC38D7DA5D5F86A90B278B8DB18BB48C56AA756BE80C6B3E430DBC594DF0F3CDE45BC58406945B100EF9CDC100EB4B8014247F801D0AF3662A9AEF1EBE1D0C";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "60460D5486F74C6B9BF5DBDFB9B54CA287167EA82441A4083CF73D65E1B6B3A5BB742E092DB7C4CE27525E66DBDB9DB83C48474A052FB978CDDA589A169CB93E7E3B9927AF99756BB16EF3C4F603E8DC26CF3DD0FB469AC945B749F2D35311FAF551C3D6B6A15E83608A88FE977DFE2E28E4B8417C7671AE36D514D0AC539E68838BF2C7A4A3C704883C6AFFDA5D65D3D8828A370732DFAC0F2ABF37EB3D64806A13E01656ECAB97A3B41128F98F4A5C4C9F2696640D4BA30773C0F774DCFC4422E5A28278769FAD529FDB8DC0EE546BBF6304FF5A193C6F09D613C7D52FC3849D4CB753E2E257B7798C74DDA4EBB4DDDFD06593A52FEACB231F3B4D28F43BFA";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "88027BEA27B6C53A528932D9F9DFE2D764D38C123A12B7CB051A572AC41784564A0F5F283CCFA5F45DFAB864DF29765C5F504FAEDD3BFDA234DED1F67F7FEB04A41197361F500DFCDDE7C4C8DAAB716868F2DBC47FE0B19E1527E7A883BBAE967F886ADEA8D84460D9F37B8246F2796098F938EBC4639E815395FC6FD6F82F50A18E483ACD4D55BE3311240EBF1C55F4E228890976BFE2A4F48A784E9EAA372BF601F6F66DE924498A07573237C728B8547A2FB867E4238F09A8BAFF1D383AC92C55A04BF503013B521E5B59369D3A401CA93F24AC243CBADDB8999CDA1C085C6030D53488E00D6CF0719084FB1F14EC56048EE5D27C98181F1B1BB0208D147F";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "D88E88D8EAABB2992BEACC056D69A53EB8273DA79FD28B6B7BB30361F8E380F913AAF92291E77EBA2AFBEEEADF97E566F78662A6BD9F9CB3DAE9F4F5C71A16BFEC7960DB4B877BB03B5B110466BB32A09A09698CA6379CE25AD5E6D697ECF3180CDE6383764D5C4F7978F56793A0A22F8F8F0A5FE801182C83DE3583EC3476A4E760960823E4DB346BA3321C70AA639C9287E3219D03B99894C4F486A60D897DB637FCD221777B5249D1247A85F3B24424E2CCF08EC696B62BB386BD4A7570D41D931B9B05D3864C40A966927D9953B9AAD88FB54EC9E9E5B340AE7397CE7AE29D724DFDC358037C9D03E12F36DCCD5F54E3A5CC16DBD4D3A58247CE1E570B05";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "A5588517AC4BA6E075109AF60337DD35F710106F2BE22F2CB27F33EF04FE4BAC5FB7D60FB1CA97DD2E60EF7F8B9E5FB1BF3B61B9D9148BA7B25DB5FCF48B9466077FEA0D702BA55CF0BF4F87A795E44D4D91CE4FE1ED7310D843DDD2DBE11922E87EBB9611BD201374432579A5DA186E98769D84DC6A8EC57ACBF812FABC0EDDDB2BAC6F08A45F605735195DBE0A14DD549B3D962DD5CDF9C66DFCE5ABE6877F002B6B0BB15B91249666213BEEB398453CF5AE13AC487CD63930AAE038FCFADDB6CD023EA97B8B4B2B9C65C7A60197379426174EBB3A0AE5D6ACC3EE799F61F70F863560AC6C8D02546E840C93D2F9C0DCFA27F6D911425C4FDF5A76990966BA";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "12A016DDECC7434E6ECCCB9536F404AF24F9AAAE0D793DF4862890A7321E2E2E898668C8E986EBB8D20BFA406E58FA178AEFDCD81FA31817E60ACF945FD80802144831EE737A3DFD7F0742C820B1DFDDE5C3E777816BD0E890D091723B1770D8007B4E598154133ADC3245D062A47773B74B441A1FA995FA458D6B3C5775A3719FC90ED5ABCE1B5CE24A953590395BC400AC1E6B1563E6D86D45225AABB1B64000E901CA6934E7711E0CF7439E62BB218639728EE47C4DE37985BB0352DC5173D80705D3D280A259990F435717084AC82EBF47FA2FB0F75EE444DBB27A38F978FAF91241DDB2FEE43E1A30769519D7AF4A8DE731C57969038AE36525B51DB4F0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "E888F071FBEEF287D16DDFA025BB82A8943D974E2E7D2D4C9780343CF178BF9B9A0118641544DFD867865CFFC817799B04A4345CC32BD08843FE390B6BCF3E316FFB3328A60E02198B4CDA6A8C90A09A96E83C15766EA973C3E3BFA986B543ADCAF7E8E582FF0F9CE91AD3B22DD87DDF94277CF85B1AFA79EC4C163D5514CE9650DE7C0AD7292A5A390D691B3FEF810BB073E114F717D0C6EA6715305EEA55556C247DCD5270E075047817FFC7BD5DD0A096913F1B777B2A6BC2BE19B10CADC4F7165CFABBCFF998E4D43D031BD4E4A67522E09E0C1E1BC041AA3A9463CAAAA65A89305A158272AB2FBB79DBE2322F8871F49039E2B6FD895F4CE06BB60301F7";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "7F7862F378C195B43C794317DC22107C51DD0A1CF6E8AA21D76B9CF19BB425C515E907F76AC29B805EA567A0E9584979FA517548C9C153BB1875E993A5A8ADD9660E4C1F77F2B35F21269E3530A2802DECC2197D5F37C449FE5449F14959D69A36AD9B7D4ACD607C195FF652992631440A937501B9A960E2D6E073AAAAAC0486258F0A35E7933B3CA1DF844010C47B7E218EDD9A35E35ACAFB4032E7EC223210CBBFAFDBB520F765C2F376A4608E88C7E4EFA43ABCEE76D128445466E448EB75E10E90E8E95161028ED941AB94417A31CE3AC4D050A40665DCE04359850663BE785EC921144EB9FDC0E49738D50EDA3F5A8B253A2FE838994AAAC00000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040007FFFC3FFFFFFFF020015FFFC000FFFFF0E00000D00030001F1FF282FFC03FFFF8630003FFF9EFFF3801A68F3FFB9DF81F321AFFF8039";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "F8020004C20F01F8C25F1C1837E01DF806FF4000027EE403F21F81C47030BB8460F780703F0400700F858F90F9466002223FEBAFF80E620415C0001A3FC3FFFFE1C403E3CC7C6A7E0A2834EFF03866707FDFD9F9791C300C03B8B86DC601C43F52605B88C21D6007F327F8605F3CCBFEF8268FB01989BF30C2E6107831BFC02F7B82A1B72E4D4FF9F57EFEC5B2848438C07F9982387D790C780C01E7599AF7D0397AD3F26E7AADCA2201D431A6547264FBFD34128C0E610FCF6183AA5E514FC1C03D8F9AF0B3E373A39E7F8E934C6C5FF7E292F91267EEE690156DD4212A623BC312DC487F7690F073C16E652146845D249C038EBA8918E47E6548177EA3EF74";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "E5D51098B678DCFE98C4295AF9D4126F0838713D4B6F4826EFB53072EE32E1373FF8CB6D6B17F8EEEC30A0931C37A8E0F19654140339B71023AF24742ED0CDA188D095D7C5E0F3D0E2F821B9B058D8863FF09EB5C285B1B8FDACCA64BE9C22565EA9C2F026B9CF04424AF1F26BA0C38AA534481C6E29F70E927E7A9A1D5E079C3666804C66FE6071F91D2F7588895A88CA7B99BD278B379260DC9623E88E4B0F8220745BF9FDAB37E575BAC71EC342911A66B3EE8BCD3C7A679675027C0C68577C44E30A1A39BF0E79ECB5815D66CC6A8B9F4D0A6DFF377899FDBB464A951B5779CDEC417E99676BC46A538790FD736E884E8BB01D832AC252A28E50F0FF9B30";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "D1543D03C18E3BDB1651AB9CD5FB2346C426D3119A08D02B134D8793AE7DA5578B19A4DCB23A462F70E3B1DE7EB465E0B5ADE5832394A1B458C1C9087F520C9DB7340BA421B41C838D99E05523B12BFDCEFA686622C93DB50D002031D00A290E7FDDD814287F21429A7112F97A14BDFFD1D5E72E24646025A6AE8D9BF329C4880E889DEC1C933DF270CDF0BBDB8804EA113528518C5A6105AB8A6199F5E8CD0EC9316E4F9692FB8B30346E82921B096FAABD53800B8235BBBDBEAA770494856673C6C9AF0495612A67BF1550F28FB640AD05388BD0F29BBDD8D6FAA85334C10BCC91494506B66CA8A399CF32656329BDF620F49F5389358B1C3AF2EDBF8F0BA3";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "585D1BE3855EA3F83DBCDFA8A793470592F30ACFBA53E7612D70C59137091C792B6F5E632145E253F631A0536E7182CFC8619339130D5CDBB2A174B9602FB50D51A4D8CC0A29B7486848E6C93BCF68A7810C8446737CD99481C515A06C1E26FF60125FDC6610E8CF193E2158598ABD70A36CCC9CABDBE713C484D252E8F2D60E174F3268B35E94FDDB4C4E18AD8E345D7F520F9EEF6E9F3438C0A7DA91859F899D351618D74051B688A01EEE5FACFEA86857080F9E14C1C569638A27C98875D477C577E50B379B3C95E0EF1D9B2E5FA32F0856C08C4C3E50BB0F32AE4F1C97BEAACA7C505542EF93D129FD5A14FA4C08D1972D6E7AD3101935DC718C600414BD";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\p1_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\p1_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout  & !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h330033FF550F550F;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N15
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "DF13024B7CC6DAF93A000B35002792C97DF9EB1FE67D2E8B4C54FED513544FD1506A78E3E1A2A7597CB4DCA481A645DCF74D3BC113E4F2CDD7B8A98D5082D92AC1610C2D912EF202D76E56A5ED529EDBE85AA91A3B589641D0FB9BFD5BCE692CDBCC965F19C160AD79495A56A1FA1237E7A3B4DEB4060C5E142D341E1693E6BFFC136200517255AD7C1FCAAEC26CF78A8B2D7DF7BA1EFD80FC0EA4835ECCFA17FC33F0DD4FB98C072B44D262278150A6989A149CFFE61E9A92CB48C48BCB3CBA5AB5B49163FABE41375E6B271B3FB008AD40B7C59301A33106DFFF073E2EC8E9FE111C76135116D4E62B9E8475A01BAE40CAAA6A00C6A41197B8179A29307CA5";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "9C8F1AD5C0559E2672C23AACBC6E2A5117C1BDF6D2857819A189548013F08465B3C4B5DCE6A1573898E4198D65B581053C1E0BAECE85A5032E2CCB4818EFCC99F2E3CA503CC81FE622A04F58F542C0053EB1C8B7870A27AE4781CC5050C08576C377B1E86AD6EDCBC83E224CD8465C5D23A77DA866ED23C1AA97801345BB6BEB86D5AA7A118555A2046B4E8CCFCF89BD4AFC01E5E1C093814BCB4BE3A140C45B94F9342A7589E30CB0EAE4C623B7A937229F028ADF9C717B8BD1C83ED8303F33285915DBA0440C13F279203D9FAD2B07ED3DBDD508AAE58C9A839CC78F66DDAC9B32C7A24243BFEBA7414D4895D7571BD1B14F509700F3AAB63EC4FE06C337CE";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "A3C8BFBC28A0480402AAC557CB66907CC9F0363B74830D41A213F342E06D9FF5A26E61DBBDB899769166C5B598B9591808DEAF94E5E9E728FC1DCC3421FA2CFDCA62D1E0448ABB64590C7670DB5CCADDE40799C8217E316DF9613DB59CB26501C0E1BE6C3094FF50C46B4364B64816697657039FCABE59B791183C5A06E03FC9BDF37326086D5AEB75ED59CF11C6F361293810539E2664B404DF1645369555556B043E416CCBAD36A35687FFE890289A2147067F3D3E1AAD565B6E06CFB876BB3023C11D1CAFFA75ACA0ED2BEFA984079308F44F9A0B1F0440AA37DF312AAAAE3C901972F88D8DE8C7E2947C62BCABE87B73B35A2099439D8D00274AC37107DB";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "CED03D47104C55ABFC07BA6D949DD5A7CA53B4970296706F7EF277093B5B39B4BE49800B014053319988555F50B3A281445970C54807DF3AF1779787BB9B9915AFA120B8CAFEC8598FC8065BC7EC6339999FF5C21E96E66B37043330B5E272DA9F2EDC732C97DD2BEF091B54884135D6DB9FEBCAC8B93E12754E9CAAAAAB57D349B947A36B511BFFC5EB7AE228EB9CDBEF6D38B16A5731DD8B105D2DFCB85EC771A32D3C66756DF6D90F32F1ACDDF41C5B37288251693E2D4747A0FBF20FA971AA4DE7CC6D6D3EF66028B513D9F766B2F281D98BA21A84B1A662D5F6E2662F956094B3B0EF8B8E863D55D4A9F00BC3B1160CB94400BBB8254AAAC00000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000003C00000000000015FFFFFFF00000F1FFFFFFFFFFFFFFFFFF280003FFFFFFFE3FFFC0000000007FFFE8F3FFC7E001F3DDD000003F";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFFDFFFBFFFFFFF8FE0003FFF7E00207FEFF0000007EFFFC0FE07FFB8FC03BFF9FFF800FFFFFFF800FFE001F07661FFDE2001BEFF80E02041400001A3FFFFFFFE1C000FC3C7C79CEC3D870FFFFC0078FF0200601011FC00FFC00C480387FFBC0DDE03BC8FEFD98000CE007E0473FC3FF00380FC001F800F0067E147FC1C0264F867F2046EDB153FFF91EFE38719B83C7C00078F1C8027FF07FF00006DA39C12067A03D9E70046E044279E43207861C60F8030B91903E3A600EA50C2781E4FF0F267B9FC6F091F94AA0F2378110CF9D66637213489C1D122E75F558170CA7A1FE0F193A312F11161E63DE8C5C3E0E046C8663B67DA64719D24FE61DAB898EC474";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "88F61CB94674F33BE6E0331D6ACC0E3F0FFCEE230FBCD04756FCED19F2C7EB00B398722353610BE02CDD9F1BBF07622A30427B973F2389104F4771381133C4FE618C80A73AE1B423C68041F1A4B95F9AD4C1381790118CF261750307FEB99B71B07856FF21CCB3B1DC48AA0EB8EC2702A94F1CE7864FE43C20127F990D06983A99FF81D2FB63A0BE64BE1E1FF680A8B78819A464B49A3DFFE4D925BD38E35C83C265B038A05B38C365FA76771A6FF224AA82F06084C1C82582AA3563DC1C430E305ECA1AD1829932C4CCC9A126D13914B49556DD572BD9C1B98E35621B2433CCDEA56563BE8A7D8FAC013488D968E71132C1BFDCDEEDBACD50727B9885581DF7";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "C5E70F770E37AB9AC9B6E01F1264072F383183DAF0C43D46013CAB39945B2771A42F39FD498AABF72EB63CD0582715FF018F34292E59C81B10E5D19B53BA5FA56D86525F69D170C1651F33586E08BB8BC5A81DF23C88D0C5D28D2B70100C67592D6786C7ED0D1493D0F6F9E445418246EF614F0315AAC7C8588C0ABB1ECE5DD5857B6996D45826C6DDA78E839F7C03BA631388B810412911E510483B1B0C1E5749590CF2EFF1074EDCDDE64016D8CAABF07AA2D8C0E6D680BF91A8EB7B043994EF4AD8E7F69F5E4ACDE335504BD776783E3FF62983F01F10CB16741CF8AE9D375ACBE9912FFE1540292EA8C1DA5255DB8CBD4086A6FA4DC1770D3AC2567B7CFD";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "3CD9E6C4DC7A8F3BB6392C3F6FC57F27705A1802CA9F801F86B072D16FD5BDF41ACD1B44C7D537297BE50A61F3382AB0E2D6567A8D80FF6733648F94982BCC18204C58B84E99D93F4901BA569948380B26E626B624C1B39429D542BE1D7A15B146CB4B20DB6A2CCD79830E556D7D1394C2A4231758D77A2D8B0A3BE58D2E2EED3F87F678F71F9362EAEBDB760697BF64EDF162D98D66CC4D66ABD5F70AC0F5D577F629D68D182EF1DF80DE083C2BA036FCDE338D4112B9194962A149AF9ABA1DD6A9A553D7D4641CD6298BC711361FE2E10EAB0E032D670ECF1A1EC30429CF97223048F33E7EE4F94EF1A390017D538BA14AB685AA1BBABF97A3F73C958C6943";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "1940253AD6755A655977DE89BC6B95BD0D4BEAFB1B99B3BBA97E0515183F035C331714BA151F71B6D7C9517B357226B2BC054B77160DF2F9A32584C6B9F67A128608FCC629A982B57E1559A43BC775DB4A3DC19401DDAB1425F579B612BD3C57B2A387136801AE231C162EFAF8B32BF4A7F560BF721A908965763671E30900A2F25B1AD51BA38C062B0796877067CF11A92B591F2301ECBD890BAEFCBEEDC5029BA995E3D2D53624C2260D7F44751D6A8D423FC612FF7207B95CA490DE6EA43CFE5AF16E6296EED3DA03E58B5BF50F4F76B67A7CFA27AF174177A8CD54C8743B1524774A87B967D27A1A749BDF0A30D9B90641C1C2AE536206FBD282561B14CB";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "7A4EC4EF891006B3F4D3D6E61F30C603EEBA073B2C1B02485EA88F4AC5C1E0B760FAF940CE468DD60116237C42E546C3E673ECC7A948CA327120A006BF0C8698368825A880AC6FA5FE1501EA73676DAB60020FEAA705CC9D1906A361A9B3477246A473D9AE215E531D431871C89641AE49E6916141DE9A5E85F7C137235F010C1184A27422AA2CEC6FC4BEC323E3B513609D013798AD30EB5BC575E82560E78ADF51036AA2DC1F738A807BA694EBEE805EE834C5642800384DEB3A0A2891D861B5FC3B0B2A2A5F8599933113285E64443DECAA0CD82EA31C4D9929A3E7B173D7B44C54FF17BE3D969858DA7184AE323E25466B3370F61F85F82C3786CAC698EA";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "8EEF7880274854E1DA17633352414CA4FD6FE818062F3205C10DF11D4D1DF5F8B432BE12B8C6F8EB34C197F6819D79B0C0E6F55B131D214B97A72036D8A191BEA0D00CB0C692AE8800DA81A8D24079F58095526105E56A6290ECD7F0A4832D7E628FF6DA32F7EA5EAEF13E5A96B0B2299EF7EECFF954005A6BF24A785210F56EE7C7C39281CAD7560E5BDF456663B15AC32E2F67F5B10F7484B8AE6534BD8923CCCA8BAD16B721741B8E636F1C0AFB70992B2F5DDDF34B7B8F5E5F0731EE843D6C18DF71AFFF91229070AE08ADE3217144087FDBB4F7E7A88E946DE97EDF224C7ED4829EC698CC2DC71B7DA0CD698803CC90E578BEC2F3B3E18F7701934C66BC";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "4C4265C31C5F9E9161E274F2A2253E94D70970D2CEFA1B7D1A0AD8C660617100540FD16981FBC0FB88363C7A86DDAE4C0808B50452589E0216E8C11DDC37D9801D8650627663EBD23053F4590970F702C0A72A27E6ED703AC6439404CF7D6078F6A84912A33D77C32801E4CDEDFD6AEAC43D87158683286DC015B9A38E9C3E19DE8589B003CA537AB6403D7FDAFB5AEC8F4A27793C6DC905B7D13A3F5D50DA252583057B310443E8C37D41980AFE291F68C3774D681D3333500A8DCF2DF65082D2AACAD1DBAD9674B172AC71D1FB0D21E1A721D54CC93CF6ED694F7EEBCE555E7AF0D5CE0F0930D2A8C79DFE9C90C4892B24322B62AB520CD92C0D209D7D6ED9";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N42
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout ) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \p2_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout  & \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h550F0033550FFF33;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFFDFFFBFFFFFFF8FE0003FFF7E00207FEFF0000007EFFFC0FE07FFB8FC03BFF9FFF800FFFFFFF800FFE001F07661FFDE2001BEFF80E02041400001A3FFFFFFFE1C000FC3C7C79CEC3D870FFFFC0078FF0200601011FC00FFC00C480387FFBC0DDE03BC8FEFD98000CE007E0473FC3FF00380FC001F800F0067E147FC1C0264F867F2046EDB153FFF91EFE38719B83C7C00078F1C8027FF07FF00006DA39C12067A03D9E70046E044279E43207861C60F8030B91903E3A600EA50C2781E4FF0F267B9FC6F091F94AA0F2378110CF9D66637213489C1D122E75F558170CA7A1FE0F193A312F11161E63DE8C5C3E0E046C8663B67DA64719D24FE61DAB898EC474";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "88F61CB94674F33BE6E0331D6ACC0E3F0FFCEE230FBCD04756FCED19F2C7EB00B398722353610BE02CDD9F1BBF07622A30427B973F2389104F4771381133C4FE618C80A73AE1B423C68041F1A4B95F9AD4C1381790118CF261750307FEB99B71B07856FF21CCB3B1DC48AA0EB8EC2702A94F1CE7864FE43C20127F990D06983A99FF81D2FB63A0BE64BE1E1FF680A8B78819A464B49A3DFFE4D925BD38E35C83C265B038A05B38C365FA76771A6FF224AA82F06084C1C82582AA3563DC1C430E305ECA1AD1829932C4CCC9A126D13914B49556DD572BD9C1B98E35621B2433CCDEA56563BE8A7D8FAC013488D968E71132C1BFDCDEEDBACD50727B9885581DF7";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "C5E70F770E37AB9AC9B6E01F1264072F383183DAF0C43D46013CAB39945B2771A42F39FD498AABF72EB63CD0582715FF018F34292E59C81B10E5D19B53BA5FA56D86525F69D170C1651F33586E08BB8BC5A81DF23C88D0C5D28D2B70100C67592D6786C7ED0D1493D0F6F9E445418246EF614F0315AAC7C8588C0ABB1ECE5DD5857B6996D45826C6DDA78E839F7C03BA631388B810412911E510483B1B0C1E5749590CF2EFF1074EDCDDE64016D8CAABF07AA2D8C0E6D680BF91A8EB7B043994EF4AD8E7F69F5E4ACDE335504BD776783E3FF62983F01F10CB16741CF8AE9D375ACBE9912FFE1540292EA8C1DA5255DB8CBD4086A6FA4DC1770D3AC2567B7CFD";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "3CD9E6C4DC7A8F3BB6392C3F6FC57F27705A1802CA9F801F86B072D16FD5BDF41ACD1B44C7D537297BE50A61F3382AB0E2D6567A8D80FF6733648F94982BCC18204C58B84E99D93F4901BA569948380B26E626B624C1B39429D542BE1D7A15B146CB4B20DB6A2CCD79830E556D7D1394C2A4231758D77A2D8B0A3BE58D2E2EED3F87F678F71F9362EAEBDB760697BF64EDF162D98D66CC4D66ABD5F70AC0F5D577F629D68D182EF1DF80DE083C2BA036FCDE338D4112B9194962A149AF9ABA1DD6A9A553D7D4641CD6298BC711361FE2E10EAB0E032D670ECF1A1EC30429CF97223048F33E7EE4F94EF1A390017D538BA14AB685AA1BBABF97A3F73C958C6943";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "1940253AD6755A655977DE89BC6B95BD0D4BEAFB1B99B3BBA97E0515183F035C331714BA151F71B6D7C9517B357226B2BC054B77160DF2F9A32584C6B9F67A128608FCC629A982B57E1559A43BC775DB4A3DC19401DDAB1425F579B612BD3C57B2A387136801AE231C162EFAF8B32BF4A7F560BF721A908965763671E30900A2F25B1AD51BA38C062B0796877067CF11A92B591F2301ECBD890BAEFCBEEDC5029BA995E3D2D53624C2260D7F44751D6A8D423FC612FF7207B95CA490DE6EA43CFE5AF16E6296EED3DA03E58B5BF50F4F76B67A7CFA27AF174177A8CD54C8743B1524774A87B967D27A1A749BDF0A30D9B90641C1C2AE536206FBD282561B14CB";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "7A4EC4EF891006B3F4D3D6E61F30C603EEBA073B2C1B02485EA88F4AC5C1E0B760FAF940CE468DD60116237C42E546C3E673ECC7A948CA327120A006BF0C8698368825A880AC6FA5FE1501EA73676DAB60020FEAA705CC9D1906A361A9B3477246A473D9AE215E531D431871C89641AE49E6916141DE9A5E85F7C137235F010C1184A27422AA2CEC6FC4BEC323E3B513609D013798AD30EB5BC575E82560E78ADF51036AA2DC1F738A807BA694EBEE805EE834C5642800384DEB3A0A2891D861B5FC3B0B2A2A5F8599933113285E64443DECAA0CD82EA31C4D9929A3E7B173D7B44C54FF17BE3D969858DA7184AE323E25466B3370F61F85F82C3786CAC698EA";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "8EEF7880274854E1DA17633352414CA4FD6FE818062F3205C10DF11D4D1DF5F8B432BE12B8C6F8EB34C197F6819D79B0C0E6F55B131D214B97A72036D8A191BEA0D00CB0C692AE8800DA81A8D24079F58095526105E56A6290ECD7F0A4832D7E628FF6DA32F7EA5EAEF13E5A96B0B2299EF7EECFF954005A6BF24A785210F56EE7C7C39281CAD7560E5BDF456663B15AC32E2F67F5B10F7484B8AE6534BD8923CCCA8BAD16B721741B8E636F1C0AFB70992B2F5DDDF34B7B8F5E5F0731EE843D6C18DF71AFFF91229070AE08ADE3217144087FDBB4F7E7A88E946DE97EDF224C7ED4829EC698CC2DC71B7DA0CD698803CC90E578BEC2F3B3E18F7701934C66BC";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "4C4265C31C5F9E9161E274F2A2253E94D70970D2CEFA1B7D1A0AD8C660617100540FD16981FBC0FB88363C7A86DDAE4C0808B50452589E0216E8C11DDC37D9801D8650627663EBD23053F4590970F702C0A72A27E6ED703AC6439404CF7D6078F6A84912A33D77C32801E4CDEDFD6AEAC43D87158683286DC015B9A38E9C3E19DE8589B003CA537AB6403D7FDAFB5AEC8F4A27793C6DC905B7D13A3F5D50DA252583057B310443E8C37D41980AFE291F68C3774D681D3333500A8DCF2DF65082D2AACAD1DBAD9674B172AC71D1FB0D21E1A721D54CC93CF6ED694F7EEBCE555E7AF0D5CE0F0930D2A8C79DFE9C90C4892B24322B62AB520CD92C0D209D7D6ED9";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000003C00000000000015FFFFFFF00000F1FFFFFFFFFFFFFFFFFF280003FFFFFFFE3FFFC0000000007FFFE8F3FFC7E001F3DDD000003F";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "DF13024B7CC6DAF93A000B35002792C97DF9EB1FE67D2E8B4C54FED513544FD1506A78E3E1A2A7597CB4DCA481A645DCF74D3BC113E4F2CDD7B8A98D5082D92AC1610C2D912EF202D76E56A5ED529EDBE85AA91A3B589641D0FB9BFD5BCE692CDBCC965F19C160AD79495A56A1FA1237E7A3B4DEB4060C5E142D341E1693E6BFFC136200517255AD7C1FCAAEC26CF78A8B2D7DF7BA1EFD80FC0EA4835ECCFA17FC33F0DD4FB98C072B44D262278150A6989A149CFFE61E9A92CB48C48BCB3CBA5AB5B49163FABE41375E6B271B3FB008AD40B7C59301A33106DFFF073E2EC8E9FE111C76135116D4E62B9E8475A01BAE40CAAA6A00C6A41197B8179A29307CA5";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "9C8F1AD5C0559E2672C23AACBC6E2A5117C1BDF6D2857819A189548013F08465B3C4B5DCE6A1573898E4198D65B581053C1E0BAECE85A5032E2CCB4818EFCC99F2E3CA503CC81FE622A04F58F542C0053EB1C8B7870A27AE4781CC5050C08576C377B1E86AD6EDCBC83E224CD8465C5D23A77DA866ED23C1AA97801345BB6BEB86D5AA7A118555A2046B4E8CCFCF89BD4AFC01E5E1C093814BCB4BE3A140C45B94F9342A7589E30CB0EAE4C623B7A937229F028ADF9C717B8BD1C83ED8303F33285915DBA0440C13F279203D9FAD2B07ED3DBDD508AAE58C9A839CC78F66DDAC9B32C7A24243BFEBA7414D4895D7571BD1B14F509700F3AAB63EC4FE06C337CE";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "A3C8BFBC28A0480402AAC557CB66907CC9F0363B74830D41A213F342E06D9FF5A26E61DBBDB899769166C5B598B9591808DEAF94E5E9E728FC1DCC3421FA2CFDCA62D1E0448ABB64590C7670DB5CCADDE40799C8217E316DF9613DB59CB26501C0E1BE6C3094FF50C46B4364B64816697657039FCABE59B791183C5A06E03FC9BDF37326086D5AEB75ED59CF11C6F361293810539E2664B404DF1645369555556B043E416CCBAD36A35687FFE890289A2147067F3D3E1AAD565B6E06CFB876BB3023C11D1CAFFA75ACA0ED2BEFA984079308F44F9A0B1F0440AA37DF312AAAAE3C901972F88D8DE8C7E2947C62BCABE87B73B35A2099439D8D00274AC37107DB";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "CED03D47104C55ABFC07BA6D949DD5A7CA53B4970296706F7EF277093B5B39B4BE49800B014053319988555F50B3A281445970C54807DF3AF1779787BB9B9915AFA120B8CAFEC8598FC8065BC7EC6339999FF5C21E96E66B37043330B5E272DA9F2EDC732C97DD2BEF091B54884135D6DB9FEBCAC8B93E12754E9CAAAAAB57D349B947A36B511BFFC5EB7AE228EB9CDBEF6D38B16A5731DD8B105D2DFCB85EC771A32D3C66756DF6D90F32F1ACDDF41C5B37288251693E2D4747A0FBF20FA971AA4DE7CC6D6D3EF66028B513D9F766B2F281D98BA21A84B1A662D5F6E2662F956094B3B0EF8B8E863D55D4A9F00BC3B1160CB94400BBB8254AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\p1_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\p1_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\p1_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\p1_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout  & !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout  & 
// ((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\p1_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout  & !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h05220577AF22AF77;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N18
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  ) + ( \Add0~58  ))
// \Add0~54  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000001C00000000000000000170C00000001F3FDFFFFFFC0";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "000000000000000701FFFFFFF7E000000100FFFFFF8100000000000000003BFFFFFF8000000000000FFFFFE0008600001DFFFBEFF80E02041400001A3FFFFFFFE1C00000038387F1C3F870FFFFFFF80000000001011FFFF00000FC0FFF800000201FFBC701FDF800001FFFE040C03C00003FF00001F8000FFE7E107FFE00060FFE002007EE015C00010101FFF0607FFFC000070FF7FF80007FFFFFF83BF800FF983F3D71800010038201FBC3F819E060F800FF907FFE03E0081E002000040000F9FF803EF08E00F393F0407FEFF3FD9F9C712F881FFEFE2E0DF547EBF00247F6BCE7418110E0E1E063E3C3824008047079FF8E03A1C0E62040E800040440C612";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "F8F8E339F9DD403800E03F2C73439E3F0FFF1FC70FCFDF81910C1DF7F987ECFFC7E7FCD0E37F6DDFD3DF801400C7EB133025FF783F277F107FB3A63E0020FC00799C7FBB9118F003C57F81FEB3C620611300EE76343DBC1DE18C0C153EA1F79F1F61C500E00A1E52334B27FE4FAFFBBAAF04EF07F617F03EFFEE7E680EA59E291FFC3FD86CEF24479E00CC0DFEF8F84C08061BED3883C003C4DB87DEE2E7C788447DF347DE459700A3661B0712739D39070DE786FF0E090786320D7345E44B3D403F22E1DC4D66DE33FEC01782FCFF7545CA6AFFF94D0A4E11A78CE2C37C3441586536DB51785691F3CD54DCF991102B0E5427C3D09C202953087AFB4C44E04E";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "2C280F6DBC62982691E9BF1F5F73A720C0ECBBE713AF9EED0B2EA9628D6352FE9AA3F120FF74A9C9B1D8590F67B3396641BB09C6AED72F0B17357D2AFB3A0386135B3702A96B288F25A8F0F84F7538E07138BA72F969BA7B6D89B573FC06EF3BABFBF8176118C3DC4856AA5908279A79FD6DAB6A30263F3ECBC03BE70618547DFA4D938098D9FBA845042EB1E1091AA77B884E8556B1B73E1DDC6EA3449A06BC006682EE5FF9FB4C59A36A96E3EB8594FC9287C1EEE20B603DE756D8DEF2784F5B4A24A3D3BEF4C1823BAE65A58F5706903FCD87E3A085473A41447AF9397EC4C73E267A0A82D97FEDF3E504D3981297982530D4966E718D5F01AD0192F7CA62";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "8799400FD3BB935079AAFD59FC37F9CB0D5C00DE8276204D013F3574A1DC759E37B39ADC21F17D063C05CAE5083A809BC768D34A5F26AAD74F4A02C1DD09888384D454218980EE8DE052CC4C578D2E50B80ABC439902AF6BFE8B32E126361763F0E3E9D2626C5E0730CC7CA7FE73101A74798673629C7235B3623250B619FA16CF1C4FDC779FB5231D341721CEF102ECBD47E46EA68133186E577673CBB33C427891C89BDC2A53DF7C5D47B22FBB4C38B20E16233A46C1B017BA1C9633C12C5F6237753EE3490A916492F675BF97D312AFB9F8BD2708D5C55E25F71AF3F5527BEAA1D5AA6A4A3DB114233CA4577527D366A640BC055A499B0F80DE19D1A8F2B5";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "D149148D519A3D211A515BB0209ED49822526B268DEEB339CE2404FB055607E6AE7E1C37E39E5389154A8DABF04270142E0025C59BFC5A61FE8880870C07B79CD3DA142FCA6A8D8D42B0FFB6A24D4A884DC943BC41233567F2C397A39EC85E07D3441CD6A2EF686CBD8C9187DED1480844F39473A7FFDA735EA72ACBDF1E49630FB66D8944B4917CC6B7A757D395FE62104C10C374C07C3CDAB6DD1CCBED10F29A6AF9A5892808774742DD7CE2FBBCBB452638F79C3DB35538ED4D0F73655D5E7D4DC293332EB4048EB6337C6CCE3C453E196156139B6C6178ABB78C21BE83A0BFF33C499EF95BEC5E0AD6B9A01047FBA87B57179F4EE99C955A8C8661BDB516";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "38E96D3BAFC67EDF5DEDC0EA96FAC7807A0386FE60C1A522A3520F7769758DF29C5494003D4DD023FA249A1A0E5782A95762A39B83172931C69675798B54947507E1CC317680AFC24AE23B0C9ACBE421C3E488B6E6B11548D649C749CF5DBBD86AA1D0ABEACAF2BA8ED5F76A3FF35E7DE79775921258E4272E62AD550D80A3495C71945E629244030EEE0C50361C78C1017418258908124B6E0233C7F25C0AF4D527767B72A499BC701B97DA03A543153BBE8F259FAEB80E65402C3828F5F62E78314CFF1BEC185EEA141E3EE7BF80D99E1DA8D504C926E34665D3873E45E1FA04D66AD5D396513E774D92DD2C0B3E2D4E90349CE7DFF357D9C19BC41A0A9EDC";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "7EADC59BDC4ACC0051A2EDCD5FAA4C4101A6F03E91EF6B6C159764959121232FA67A56ABB47EB018A4D03FB2FF3C9C1869FC07D3E19FA18C63AD80256A1F70DF91BE579EB04C2B8724FBB920751D5884736FFEC7E730A145C8EF6CBD5A4920151A15577BDF0E85F11EE6ACDFE2D0E3E2E9F90A723E8135B6F5616A0DC5D8B5CDCBE68B03F24B39C794FCA8A6B20D2B86A2FF053665A245FF0E83BCC86FDE2155FF8491B3C4F18936BA08EA4261C8D96E42FADD75F51D44D268ED3D3E85F7D02BC59487E2E72171AE77EE7BD72847405039529698D23CCD8BB6518FC8B7196A2CC3C3F7E027D1F8EBBE24E5236EE5D4FED043982658479B7F39AAE083400BEE49";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "76998F3EE3302185027B37C1EEBF505FBECACC1316C7158664B27D8C68B92F18C185E23ED5A27EAF7B71DF6027EA2E17E232AE3E044F6A830D8757F163B742E9910B696A509AFA64E08004021EDBCA85BBCAA8DAA8F91E85CFAADE1F293CEB147F86233A61FEE4CE78F88EE3E003F783725E6E8D544458959F3182388A2E4FCAD85C18DB41CB51242772A8248550584E0E13D145E176831BB0BADBF5AD93822ABF67E3DDDF88208046266FFD0674B6E521ADBC875E3891D01B2578E368FABF7004B35E7AC016AA74C5B4787290108B250C3FC7C01B9ACFD04CB48EC3CB599B5A240D9CAEB9D56D8C394F54CEEF3B7EA65A50FB73DE43BCC59A8B6AA79CF77BDE";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7EBD9928157567B1966AF6DF1A366F69F064FB4914CF3672FA7058441736E352BD63F54C24E5D3A42C74150134474DA5AE7855B72435B3A4C3B256181557B443C6FEA7C318AE2725F98DB8C17D387A8FB34202034DE63DF09572BBD99AAD7F17A130EA8798235B1EF7B47E7AB22EFFD9872E8656269E63250131C1361AE7C58FB471AFD1E421428F882826C2DAC61D79B6801A19C160EC503FF081E0BAE7BB94D16ABEDB3B1D9AD0AF35CA13176BEDCFB6E778DC8CFC51AF6592393B50970C7FC87F17196B7AB386C791A676C2DA832A21707DD5CF14B165EB744FA7138E42DCCA39231D37AAACBF65C8D7C826F6C852DCB76332F5CC895CDAC640E9264CB0A4";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "CD466BEC0E04E9E80D3C25F2CF887BF5193BE153E7F2AF7401F3C470A94591435540AAB4B8A2DDA821EF1FE3BC7CE3B68916EC5AFF002FE37A2566688165EFE488168FF5785AE5770030B3FF35AD94896A73E0C2D265385B5A944A6F73AE292AAD8D79BE51844E7F4028037BBB8547379456ACB04EB9E67A3A25C4F04B3D1E2EF1F797DFA7666CC8008E97D39D02AED8FBFC0013C44A51E6F1B5B71523C6FE7C060D318EB0046DA3ABE6ECFA315A49FCEAE42DDB3C5DBBBF24F5D9CC36545083534C30B315AAD3D6D37B757143684133135451AFCB9FAEB423FCEA9E9E0AA614F366E0EC52B3D78633046A4C3B056377399469B7C6DA5F7A1ECCCF5758CD47A1";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0545030A55A3CE615CAB871F72740AB5DC841381778F024D8BA8609E253299B12946979AED14F910F5493C9E840FB6DFCB8D14FE23C25F2DE5B424F4AC9B8470199EC1193A39AA61E195AA57CCC30880F3BDCFD7088803B15215291DBFD6657F0E548E8BD520868BC0115660E6A7250F9671D0DA897A722B3836BF6A7402790B483A2D60731E875208C0365B7623FD3CF9F2143BC25E9C2BFBB76CF8AC5555556ACFBFC7CB62E611581147FFEAC832A55B6BB6A0A7FA495E23F0A79CAB7F80C3A456C31A9FD00561B271B2C6ABFE585701614404122EA70DD955DCEA80AAAAAD37FD0D47C05AD5AAE24F87FCD98DD07223545F557CB3B2B4FD795E7634C04238";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "D5502821244F55AFFC0050B9B5848111540D3055A2F8EE67870BB1BA127DEBF812861549723025201B4A500030BAAAAF1B0660BC1C4B3073CD0B748FAFE786EE25130AAC20400A410C2B385F394AB0F0799E31C0178FA524C76261D0F5B42ADDEFED1CFEEFD9424D9E756351299259576D880264FA9921EBC01C08AAAAAA03C954EBE696B54E7B0006ED5539515BC2679DB1AD43940FBA03BEF742DE916B60A08CBC13D9994322369599CAA7E7106F82F7FD91317ADF8DC8AD52A78F8D808A742C6EB18626DD7CF0653E36B01DD29381E465C6D1234A015A44734AA2607C84E5E00964267D2BE76EF7401FD984A58058A9985800EA09BAD54AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N54
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "D149148D519A3D211A515BB0209ED49822526B268DEEB339CE2404FB055607E6AE7E1C37E39E5389154A8DABF04270142E0025C59BFC5A61FE8880870C07B79CD3DA142FCA6A8D8D42B0FFB6A24D4A884DC943BC41233567F2C397A39EC85E07D3441CD6A2EF686CBD8C9187DED1480844F39473A7FFDA735EA72ACBDF1E49630FB66D8944B4917CC6B7A757D395FE62104C10C374C07C3CDAB6DD1CCBED10F29A6AF9A5892808774742DD7CE2FBBCBB452638F79C3DB35538ED4D0F73655D5E7D4DC293332EB4048EB6337C6CCE3C453E196156139B6C6178ABB78C21BE83A0BFF33C499EF95BEC5E0AD6B9A01047FBA87B57179F4EE99C955A8C8661BDB516";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "38E96D3BAFC67EDF5DEDC0EA96FAC7807A0386FE60C1A522A3520F7769758DF29C5494003D4DD023FA249A1A0E5782A95762A39B83172931C69675798B54947507E1CC317680AFC24AE23B0C9ACBE421C3E488B6E6B11548D649C749CF5DBBD86AA1D0ABEACAF2BA8ED5F76A3FF35E7DE79775921258E4272E62AD550D80A3495C71945E629244030EEE0C50361C78C1017418258908124B6E0233C7F25C0AF4D527767B72A499BC701B97DA03A543153BBE8F259FAEB80E65402C3828F5F62E78314CFF1BEC185EEA141E3EE7BF80D99E1DA8D504C926E34665D3873E45E1FA04D66AD5D396513E774D92DD2C0B3E2D4E90349CE7DFF357D9C19BC41A0A9EDC";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "7EADC59BDC4ACC0051A2EDCD5FAA4C4101A6F03E91EF6B6C159764959121232FA67A56ABB47EB018A4D03FB2FF3C9C1869FC07D3E19FA18C63AD80256A1F70DF91BE579EB04C2B8724FBB920751D5884736FFEC7E730A145C8EF6CBD5A4920151A15577BDF0E85F11EE6ACDFE2D0E3E2E9F90A723E8135B6F5616A0DC5D8B5CDCBE68B03F24B39C794FCA8A6B20D2B86A2FF053665A245FF0E83BCC86FDE2155FF8491B3C4F18936BA08EA4261C8D96E42FADD75F51D44D268ED3D3E85F7D02BC59487E2E72171AE77EE7BD72847405039529698D23CCD8BB6518FC8B7196A2CC3C3F7E027D1F8EBBE24E5236EE5D4FED043982658479B7F39AAE083400BEE49";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "76998F3EE3302185027B37C1EEBF505FBECACC1316C7158664B27D8C68B92F18C185E23ED5A27EAF7B71DF6027EA2E17E232AE3E044F6A830D8757F163B742E9910B696A509AFA64E08004021EDBCA85BBCAA8DAA8F91E85CFAADE1F293CEB147F86233A61FEE4CE78F88EE3E003F783725E6E8D544458959F3182388A2E4FCAD85C18DB41CB51242772A8248550584E0E13D145E176831BB0BADBF5AD93822ABF67E3DDDF88208046266FFD0674B6E521ADBC875E3891D01B2578E368FABF7004B35E7AC016AA74C5B4787290108B250C3FC7C01B9ACFD04CB48EC3CB599B5A240D9CAEB9D56D8C394F54CEEF3B7EA65A50FB73DE43BCC59A8B6AA79CF77BDE";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000001C00000000000000000170C00000001F3FDFFFFFFC0";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7EBD9928157567B1966AF6DF1A366F69F064FB4914CF3672FA7058441736E352BD63F54C24E5D3A42C74150134474DA5AE7855B72435B3A4C3B256181557B443C6FEA7C318AE2725F98DB8C17D387A8FB34202034DE63DF09572BBD99AAD7F17A130EA8798235B1EF7B47E7AB22EFFD9872E8656269E63250131C1361AE7C58FB471AFD1E421428F882826C2DAC61D79B6801A19C160EC503FF081E0BAE7BB94D16ABEDB3B1D9AD0AF35CA13176BEDCFB6E778DC8CFC51AF6592393B50970C7FC87F17196B7AB386C791A676C2DA832A21707DD5CF14B165EB744FA7138E42DCCA39231D37AAACBF65C8D7C826F6C852DCB76332F5CC895CDAC640E9264CB0A4";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "CD466BEC0E04E9E80D3C25F2CF887BF5193BE153E7F2AF7401F3C470A94591435540AAB4B8A2DDA821EF1FE3BC7CE3B68916EC5AFF002FE37A2566688165EFE488168FF5785AE5770030B3FF35AD94896A73E0C2D265385B5A944A6F73AE292AAD8D79BE51844E7F4028037BBB8547379456ACB04EB9E67A3A25C4F04B3D1E2EF1F797DFA7666CC8008E97D39D02AED8FBFC0013C44A51E6F1B5B71523C6FE7C060D318EB0046DA3ABE6ECFA315A49FCEAE42DDB3C5DBBBF24F5D9CC36545083534C30B315AAD3D6D37B757143684133135451AFCB9FAEB423FCEA9E9E0AA614F366E0EC52B3D78633046A4C3B056377399469B7C6DA5F7A1ECCCF5758CD47A1";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0545030A55A3CE615CAB871F72740AB5DC841381778F024D8BA8609E253299B12946979AED14F910F5493C9E840FB6DFCB8D14FE23C25F2DE5B424F4AC9B8470199EC1193A39AA61E195AA57CCC30880F3BDCFD7088803B15215291DBFD6657F0E548E8BD520868BC0115660E6A7250F9671D0DA897A722B3836BF6A7402790B483A2D60731E875208C0365B7623FD3CF9F2143BC25E9C2BFBB76CF8AC5555556ACFBFC7CB62E611581147FFEAC832A55B6BB6A0A7FA495E23F0A79CAB7F80C3A456C31A9FD00561B271B2C6ABFE585701614404122EA70DD955DCEA80AAAAAD37FD0D47C05AD5AAE24F87FCD98DD07223545F557CB3B2B4FD795E7634C04238";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "D5502821244F55AFFC0050B9B5848111540D3055A2F8EE67870BB1BA127DEBF812861549723025201B4A500030BAAAAF1B0660BC1C4B3073CD0B748FAFE786EE25130AAC20400A410C2B385F394AB0F0799E31C0178FA524C76261D0F5B42ADDEFED1CFEEFD9424D9E756351299259576D880264FA9921EBC01C08AAAAAA03C954EBE696B54E7B0006ED5539515BC2679DB1AD43940FBA03BEF742DE916B60A08CBC13D9994322369599CAA7E7106F82F7FD91317ADF8DC8AD52A78F8D808A742C6EB18626DD7CF0653E36B01DD29381E465C6D1234A015A44734AA2607C84E5E00964267D2BE76EF7401FD984A58058A9985800EA09BAD54AAAC00000000000";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "000000000000000701FFFFFFF7E000000100FFFFFF8100000000000000003BFFFFFF8000000000000FFFFFE0008600001DFFFBEFF80E02041400001A3FFFFFFFE1C00000038387F1C3F870FFFFFFF80000000001011FFFF00000FC0FFF800000201FFBC701FDF800001FFFE040C03C00003FF00001F8000FFE7E107FFE00060FFE002007EE015C00010101FFF0607FFFC000070FF7FF80007FFFFFF83BF800FF983F3D71800010038201FBC3F819E060F800FF907FFE03E0081E002000040000F9FF803EF08E00F393F0407FEFF3FD9F9C712F881FFEFE2E0DF547EBF00247F6BCE7418110E0E1E063E3C3824008047079FF8E03A1C0E62040E800040440C612";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "F8F8E339F9DD403800E03F2C73439E3F0FFF1FC70FCFDF81910C1DF7F987ECFFC7E7FCD0E37F6DDFD3DF801400C7EB133025FF783F277F107FB3A63E0020FC00799C7FBB9118F003C57F81FEB3C620611300EE76343DBC1DE18C0C153EA1F79F1F61C500E00A1E52334B27FE4FAFFBBAAF04EF07F617F03EFFEE7E680EA59E291FFC3FD86CEF24479E00CC0DFEF8F84C08061BED3883C003C4DB87DEE2E7C788447DF347DE459700A3661B0712739D39070DE786FF0E090786320D7345E44B3D403F22E1DC4D66DE33FEC01782FCFF7545CA6AFFF94D0A4E11A78CE2C37C3441586536DB51785691F3CD54DCF991102B0E5427C3D09C202953087AFB4C44E04E";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "2C280F6DBC62982691E9BF1F5F73A720C0ECBBE713AF9EED0B2EA9628D6352FE9AA3F120FF74A9C9B1D8590F67B3396641BB09C6AED72F0B17357D2AFB3A0386135B3702A96B288F25A8F0F84F7538E07138BA72F969BA7B6D89B573FC06EF3BABFBF8176118C3DC4856AA5908279A79FD6DAB6A30263F3ECBC03BE70618547DFA4D938098D9FBA845042EB1E1091AA77B884E8556B1B73E1DDC6EA3449A06BC006682EE5FF9FB4C59A36A96E3EB8594FC9287C1EEE20B603DE756D8DEF2784F5B4A24A3D3BEF4C1823BAE65A58F5706903FCD87E3A085473A41447AF9397EC4C73E267A0A82D97FEDF3E504D3981297982530D4966E718D5F01AD0192F7CA62";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "8799400FD3BB935079AAFD59FC37F9CB0D5C00DE8276204D013F3574A1DC759E37B39ADC21F17D063C05CAE5083A809BC768D34A5F26AAD74F4A02C1DD09888384D454218980EE8DE052CC4C578D2E50B80ABC439902AF6BFE8B32E126361763F0E3E9D2626C5E0730CC7CA7FE73101A74798673629C7235B3623250B619FA16CF1C4FDC779FB5231D341721CEF102ECBD47E46EA68133186E577673CBB33C427891C89BDC2A53DF7C5D47B22FBB4C38B20E16233A46C1B017BA1C9633C12C5F6237753EE3490A916492F675BF97D312AFB9F8BD2708D5C55E25F71AF3F5527BEAA1D5AA6A4A3DB114233CA4577527D366A640BC055A499B0F80DE19D1A8F2B5";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\p1_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout ) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\p1_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout  & !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h0F000FFF55335533;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N21
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) + ( \Add0~54  ))

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "9D128CCBA97AC2CBB5E3A07275FCB1BE1DDC13352B3B10D747DAB4206030B6A32A258B96FA5364032B35BC97260ADAC0848F040F0BB70F54BA649BFC806E932882E785BDB86E7E424AB45A1FF81D3A36666859C8582B85C47504EB25DD968CA9C06A80E558FC2AD016547136DDAE7CFA6CB5FC9CD3BA080BFFA6152C7DFE8B71294E70CD448A68EC0EB5DD831B6467B9A58E00E5C2B6F33C675B9333205ECDCCF31F420507359B4B227A693ACBA36A0C6D55581707F569ECB445C6720480683170673051051241ACB8B87019EBF94AE62CEF7A85503D151F76D2DA297D4FF362C78C58CB9E1CB6D439B327EA1DCB04F83283394AE8336D67DF1A06887DB95D18";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "F6883189FE556C2215374713B465637E01ADB7D7EE87C9BF5168090BEC7C7C45D3AA4BB798841B10B4E5B07D885EEC47207622537F551CADC1AE8FFACE1DC01B301DA5FC86271A644C5A6A1D44A155C5B3C8B6161AA61AE848A793430F573A67A5ACB9F9E4E089B57C44AFB65E7575298017A33E54ED27ABDB96425FCFB9B9FAE04D1A39BDD31B4CECF2D93DC8316BD8FD0F83D05090F66EC5C0505F715987EA0D51E32B19F8C2AE17E32FCF1D7FE488EA39E8286F3633F70DB867DE1AC291E859E7561765061B6EEBFCBD645B6025EB427B96E2DBD047F34E1F2417A63AD3FD4720B35F00A47035FCD874F228086D318EA4C21E3E97EFE517660ECCD8A7DDB5";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "2C47DD71A83AE8AAEC072A365314674D63596BED76ABF44CFA9411AB669FB267BACB33FC1379CD1029A0BF897F69562879F8FD12629AFB7279DBBD7D30675AAEDB0908625376DFEC59A1A4250643CE8EE41EC1D8D23C4B10283CB629229D40EB41834F1135B76435B2E1B92F8C45145477C5E01BBC701FB49E45101AFAE3941F082D359C4BF9526E105ABB873B4C77721F9A2556F63814B9FEB14A75C0DB7C22BB6899D0D5BAE37E945D3FE2039D6E90A8BF79CAF5CE26AEA2A1632BC3D68CEE3B8C676CB6D7450E0E5D9A26A900E6A446ECF8CF16FACC58C58F86E1E9AC3A0DE1C0B7E088232A1047024EED66DF9898BC0E7F61E49329DA9DB6C5524C71C85D";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "A1218F1CCFAF171F75E48253682F2A5FAB8316F161F84CCD3FF5E93274361A4F26D8B0CA57227062CF67194FF72C9CCA35B17C5CF29C706C837EA6BB529AD0AB443C94CAFC0107158B3E302CED745ACEB670F291CF016B06AEEBD03BC1070C79A1D7C06EB6D81DF307CAF9A88CC9E3A907BBEC6B9298CC0E0A0F7D21D8E522B91313528650F479B3EC12999B7C2AA069F91FC295219EC4EFC9CC1AC1DD2D23CC19AE7749A4EDA611C2249D3F0DE669182B607EA775D9C6C102554A143E610031B1F6069D580EE6DC8CEEDC9C19E5435BD18BDE8194B15B0F590E702DCBE60F4B869D6220554182A906F9FF6DA32BB1FC914B7000352BCE32081B7341D0F2630E";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFF9FFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C00000000000003C078F000000000000000001011FFFFFFFFF03F0000000000000043FFFFDF8000000001FBFFFFFFFFFC0000001F800000181EF800000060FFE002007EFFEA000010000000FFFFFFFC0000000000000007FFFFFFFFBF8000007C0FE0FFFFFFFFFFDFE0003FFE00060F800006FFFFE03E00FFFFFDFFFFBFFFFFFFF80010F7FFFFC7C0F80000000020000703FF7E00001D1FDF54000007A07F13C0087FEFFFFFFFF9C000FFF800FFB8000007E005FC0001C40E001E003F1C7F0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "F8FFFFC6003E4FC7FF1FC0CC83C01E3F0FFFFFF8F00FDFFFEFFC020FFF87EFFFFFFFFFC3C37F11C000207FEFFFF81303CFF800FF00DF00EF803F383FFFC0FC006663FF838E070FFC380001FFBFFFFFFFEFFFF1F7F00183E01E03F00A3EBE0C1F1FE1B0001FF61E11FCB7DFFE0F900382AEF40FF806180FC1FFE181F80323E1C7DC3C3FDFEFE0238000003002010707F3F7FE20220083FE03FB2387FFE4D3C39E205E0F800041F0002081FCF8E27C1FC1FC0FFFFEFFC008F879BE3E82A3FC44037FF9E53020461FC1C3CA38700EFC009DE4E07301818EC7408E6003E2074250425714322780C87779780E98A7060123E70652403FDE1446CEAFFCFD85BC7C0020";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "1C3C0089C19F3832CE67BFE3600E38E000DD23FE9C32D18A671254EE8236F171799F212C3E46B5F5F5C79A1B1C018E61B734BF1F884FCC09303E55FFF9621E70F0CD16DE583BC0F8F848C06811D9CC0C7E59287DEC09C13D3C51D6816FCF371BACFCCA50F803C0BBBFEECA2940A9939F0F286EB3CAC8C701C6CCEE9594ADE97366B1EB467658ED05C304E71AA7E03E5AB41225400692CB80174B8B7FAC078A03E764A02827BD7F489630B117E723B0F17EFF29FB2BE3802F034E7821327BB5B09EB567DC435E7F1F9EEDA34529888D2E43D8B48992617FF0197044828573CDE5D90302E7AE86914C35621C380F47D5015AA2DF299E86057BB97C600BECEA53D4";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "AA6A88B91893C3E84EFB3460237803A89DBEACA968FC6582E1EC2B2E5C45EC186C0E77B9D13971D9A198FC0385BDB2E6AC18FAF5F2E064753940DB6175070F2650C11AB817E0AE5B0FAC24FC5EB1316DB0AD2362B220CE07ECE03C1C929FC84F2365804868C9466B3D3A2C096530D028F3C9F86F8F26370C83C2BAC1DE22CC88D26FBB5D6750DD303E7A11177C573ADCD32457DF4B113A18BBD115362A88550C74475B69707FA4DB56BD35F0ABF2850D84522E04C678250DAA5D90523BF8507B60927FBBA5AA863EB7320EDF6690B76839504F64388089B345CF7BDB97C36E6F0C79B122DF239326E2ACA0AAE4FCB70EF1378E89583A0B20A7351ED02797B00C";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "84A818F8FB13B7C8E5877CF533910F2A8F06C23592B003D25261945590B1B8E78E5B8DC5D2EE17C3EADDA3740D765EE4A0218AF9FBE16C96EB994C14CACEB33D92D8353754A68D38A2BC3F8A7DE3C77F191E6EDA3AAE3E70E6587A2067E41D1181B3A78DB86D86924B4039CF0F41137BBEA2FED793995C3E36557E04C01E1718FF3A88247621004C5B2870AFA00F95534E56A21498656C295B1F7EC013DCA6081BC1F95AA76BC036BE22963FBA80A990F25414F730EAF85AF34AF73ACB270C07F31B855A887313EAEEC4A3BAD43BDB61F77C43C2BE69F6B7FC66A430ED50FF0E54F32F883457B8CCFBD642BB31E09F9D63D198D08B695E3A0A9971AF64DAD8F6";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "6382770937A9D708C086BEC3A29F51A9D94F2CB60E62CAB118016989588EFAEB19C297E72FF6749DACD855F3F911F8E10965A90630EDA0970644AA03B5360A36D20C321202FE944176FBC83C5E1052D62BA7235CAA6F5306FF962AA44DC3C2463A37C6EADD5EF70FCFCFB9AE1D5E129064176B5F86103D9E9F2C3D2BE681CD4EB926212BCC92F7F704559BE73E7D197A2603FFF16C2B6E7820C4515C3A3051AB844032069A1E8B00675226B62584E7E66E6F34E414F759F2650443D88CD1E1D1775E6FF24783C672A089C76CEAC9D6A99B5BF4B993F534D8C3FDE2D44D7ED0A561D57BC507FD3867A96741BB6CAAAF3069479C66B8DAAD54D655ACDAF0C9404E";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "AAFF6554D1F5D4691E2C696C2F13C127DE20B2B9A1CE537E10B224121B790A51EDE33ABEC59EFCF40552D43D5B1477D2C941BA40D13F1717E26C3AF6F0C43B891997DAB12EB2CF57C85A935834B97144F3AF54E5BA08689B5D9939A3569BC30F3ABCBB6BBACBD82B58AB6CBC47409CE8F1792CF169406938786207D68BA89F7702B2208033AF4F75118EC745EA4754457598FA07711C4F33319785D4E75555556A61927F047E0A44E7EDC80015059FAAB371E8140902A59D87A007E5B941C6743810DCE27580003B7B1C4ABB0A2A3EF8E5B544275AB8B025A1FFFFD6CEAAAAAF0C17179BD1D199332ABF93C3027F77C038663399B525DDBE71E19E7C0BB53BE2";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "2CAFD77686A155A003FFFAA96B49A173CC3AE83C5E0D279D170358CCBB578175C34C666DA5D6CC63C164FFFFEF29225EBAB39683BBF0F01244FF0C805F9F800026629238CCF75386A34680AF0D2BF00BF99E0E3FF78064DCFC806010F6B7A4BA00E0CE6690E17F8FE6037052361C61A8F07E7C570B68A004CFF0AAAAAAAA03673398DE7192C0FB00070E664DD13A8AC2F03D49027557AF56CB1AC5B70D506A8F6B86D60B3416856DB4B5540A4B86C9B35B19588DE8480C0EC7F58AB6F2E25B2274A84D21E9D712900BCCB43428066F8E851A35B8CA28955AB136F66E1F8735552C83D3A97A08B216215E1D7F64938CF07494B5C1A7FBF3554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N36
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) ) ) ) # ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout  & 
// \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout  & \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFF9FFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C00000000000003C078F000000000000000001011FFFFFFFFF03F0000000000000043FFFFDF8000000001FBFFFFFFFFFC0000001F800000181EF800000060FFE002007EFFEA000010000000FFFFFFFC0000000000000007FFFFFFFFBF8000007C0FE0FFFFFFFFFFDFE0003FFE00060F800006FFFFE03E00FFFFFDFFFFBFFFFFFFF80010F7FFFFC7C0F80000000020000703FF7E00001D1FDF54000007A07F13C0087FEFFFFFFFF9C000FFF800FFB8000007E005FC0001C40E001E003F1C7F0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "F8FFFFC6003E4FC7FF1FC0CC83C01E3F0FFFFFF8F00FDFFFEFFC020FFF87EFFFFFFFFFC3C37F11C000207FEFFFF81303CFF800FF00DF00EF803F383FFFC0FC006663FF838E070FFC380001FFBFFFFFFFEFFFF1F7F00183E01E03F00A3EBE0C1F1FE1B0001FF61E11FCB7DFFE0F900382AEF40FF806180FC1FFE181F80323E1C7DC3C3FDFEFE0238000003002010707F3F7FE20220083FE03FB2387FFE4D3C39E205E0F800041F0002081FCF8E27C1FC1FC0FFFFEFFC008F879BE3E82A3FC44037FF9E53020461FC1C3CA38700EFC009DE4E07301818EC7408E6003E2074250425714322780C87779780E98A7060123E70652403FDE1446CEAFFCFD85BC7C0020";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "1C3C0089C19F3832CE67BFE3600E38E000DD23FE9C32D18A671254EE8236F171799F212C3E46B5F5F5C79A1B1C018E61B734BF1F884FCC09303E55FFF9621E70F0CD16DE583BC0F8F848C06811D9CC0C7E59287DEC09C13D3C51D6816FCF371BACFCCA50F803C0BBBFEECA2940A9939F0F286EB3CAC8C701C6CCEE9594ADE97366B1EB467658ED05C304E71AA7E03E5AB41225400692CB80174B8B7FAC078A03E764A02827BD7F489630B117E723B0F17EFF29FB2BE3802F034E7821327BB5B09EB567DC435E7F1F9EEDA34529888D2E43D8B48992617FF0197044828573CDE5D90302E7AE86914C35621C380F47D5015AA2DF299E86057BB97C600BECEA53D4";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "AA6A88B91893C3E84EFB3460237803A89DBEACA968FC6582E1EC2B2E5C45EC186C0E77B9D13971D9A198FC0385BDB2E6AC18FAF5F2E064753940DB6175070F2650C11AB817E0AE5B0FAC24FC5EB1316DB0AD2362B220CE07ECE03C1C929FC84F2365804868C9466B3D3A2C096530D028F3C9F86F8F26370C83C2BAC1DE22CC88D26FBB5D6750DD303E7A11177C573ADCD32457DF4B113A18BBD115362A88550C74475B69707FA4DB56BD35F0ABF2850D84522E04C678250DAA5D90523BF8507B60927FBBA5AA863EB7320EDF6690B76839504F64388089B345CF7BDB97C36E6F0C79B122DF239326E2ACA0AAE4FCB70EF1378E89583A0B20A7351ED02797B00C";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "9D128CCBA97AC2CBB5E3A07275FCB1BE1DDC13352B3B10D747DAB4206030B6A32A258B96FA5364032B35BC97260ADAC0848F040F0BB70F54BA649BFC806E932882E785BDB86E7E424AB45A1FF81D3A36666859C8582B85C47504EB25DD968CA9C06A80E558FC2AD016547136DDAE7CFA6CB5FC9CD3BA080BFFA6152C7DFE8B71294E70CD448A68EC0EB5DD831B6467B9A58E00E5C2B6F33C675B9333205ECDCCF31F420507359B4B227A693ACBA36A0C6D55581707F569ECB445C6720480683170673051051241ACB8B87019EBF94AE62CEF7A85503D151F76D2DA297D4FF362C78C58CB9E1CB6D439B327EA1DCB04F83283394AE8336D67DF1A06887DB95D18";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "F6883189FE556C2215374713B465637E01ADB7D7EE87C9BF5168090BEC7C7C45D3AA4BB798841B10B4E5B07D885EEC47207622537F551CADC1AE8FFACE1DC01B301DA5FC86271A644C5A6A1D44A155C5B3C8B6161AA61AE848A793430F573A67A5ACB9F9E4E089B57C44AFB65E7575298017A33E54ED27ABDB96425FCFB9B9FAE04D1A39BDD31B4CECF2D93DC8316BD8FD0F83D05090F66EC5C0505F715987EA0D51E32B19F8C2AE17E32FCF1D7FE488EA39E8286F3633F70DB867DE1AC291E859E7561765061B6EEBFCBD645B6025EB427B96E2DBD047F34E1F2417A63AD3FD4720B35F00A47035FCD874F228086D318EA4C21E3E97EFE517660ECCD8A7DDB5";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "2C47DD71A83AE8AAEC072A365314674D63596BED76ABF44CFA9411AB669FB267BACB33FC1379CD1029A0BF897F69562879F8FD12629AFB7279DBBD7D30675AAEDB0908625376DFEC59A1A4250643CE8EE41EC1D8D23C4B10283CB629229D40EB41834F1135B76435B2E1B92F8C45145477C5E01BBC701FB49E45101AFAE3941F082D359C4BF9526E105ABB873B4C77721F9A2556F63814B9FEB14A75C0DB7C22BB6899D0D5BAE37E945D3FE2039D6E90A8BF79CAF5CE26AEA2A1632BC3D68CEE3B8C676CB6D7450E0E5D9A26A900E6A446ECF8CF16FACC58C58F86E1E9AC3A0DE1C0B7E088232A1047024EED66DF9898BC0E7F61E49329DA9DB6C5524C71C85D";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "A1218F1CCFAF171F75E48253682F2A5FAB8316F161F84CCD3FF5E93274361A4F26D8B0CA57227062CF67194FF72C9CCA35B17C5CF29C706C837EA6BB529AD0AB443C94CAFC0107158B3E302CED745ACEB670F291CF016B06AEEBD03BC1070C79A1D7C06EB6D81DF307CAF9A88CC9E3A907BBEC6B9298CC0E0A0F7D21D8E522B91313528650F479B3EC12999B7C2AA069F91FC295219EC4EFC9CC1AC1DD2D23CC19AE7749A4EDA611C2249D3F0DE669182B607EA775D9C6C102554A143E610031B1F6069D580EE6DC8CEEDC9C19E5435BD18BDE8194B15B0F590E702DCBE60F4B869D6220554182A906F9FF6DA32BB1FC914B7000352BCE32081B7341D0F2630E";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "84A818F8FB13B7C8E5877CF533910F2A8F06C23592B003D25261945590B1B8E78E5B8DC5D2EE17C3EADDA3740D765EE4A0218AF9FBE16C96EB994C14CACEB33D92D8353754A68D38A2BC3F8A7DE3C77F191E6EDA3AAE3E70E6587A2067E41D1181B3A78DB86D86924B4039CF0F41137BBEA2FED793995C3E36557E04C01E1718FF3A88247621004C5B2870AFA00F95534E56A21498656C295B1F7EC013DCA6081BC1F95AA76BC036BE22963FBA80A990F25414F730EAF85AF34AF73ACB270C07F31B855A887313EAEEC4A3BAD43BDB61F77C43C2BE69F6B7FC66A430ED50FF0E54F32F883457B8CCFBD642BB31E09F9D63D198D08B695E3A0A9971AF64DAD8F6";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "6382770937A9D708C086BEC3A29F51A9D94F2CB60E62CAB118016989588EFAEB19C297E72FF6749DACD855F3F911F8E10965A90630EDA0970644AA03B5360A36D20C321202FE944176FBC83C5E1052D62BA7235CAA6F5306FF962AA44DC3C2463A37C6EADD5EF70FCFCFB9AE1D5E129064176B5F86103D9E9F2C3D2BE681CD4EB926212BCC92F7F704559BE73E7D197A2603FFF16C2B6E7820C4515C3A3051AB844032069A1E8B00675226B62584E7E66E6F34E414F759F2650443D88CD1E1D1775E6FF24783C672A089C76CEAC9D6A99B5BF4B993F534D8C3FDE2D44D7ED0A561D57BC507FD3867A96741BB6CAAAF3069479C66B8DAAD54D655ACDAF0C9404E";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "AAFF6554D1F5D4691E2C696C2F13C127DE20B2B9A1CE537E10B224121B790A51EDE33ABEC59EFCF40552D43D5B1477D2C941BA40D13F1717E26C3AF6F0C43B891997DAB12EB2CF57C85A935834B97144F3AF54E5BA08689B5D9939A3569BC30F3ABCBB6BBACBD82B58AB6CBC47409CE8F1792CF169406938786207D68BA89F7702B2208033AF4F75118EC745EA4754457598FA07711C4F33319785D4E75555556A61927F047E0A44E7EDC80015059FAAB371E8140902A59D87A007E5B941C6743810DCE27580003B7B1C4ABB0A2A3EF8E5B544275AB8B025A1FFFFD6CEAAAAAF0C17179BD1D199332ABF93C3027F77C038663399B525DDBE71E19E7C0BB53BE2";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "2CAFD77686A155A003FFFAA96B49A173CC3AE83C5E0D279D170358CCBB578175C34C666DA5D6CC63C164FFFFEF29225EBAB39683BBF0F01244FF0C805F9F800026629238CCF75386A34680AF0D2BF00BF99E0E3FF78064DCFC806010F6B7A4BA00E0CE6690E17F8FE6037052361C61A8F07E7C570B68A004CFF0AAAAAAAA03673398DE7192C0FB00070E664DD13A8AC2F03D49027557AF56CB1AC5B70D506A8F6B86D60B3416856DB4B5540A4B86C9B35B19588DE8480C0EC7F58AB6F2E25B2274A84D21E9D712900BCCB43428066F8E851A35B8CA28955AB136F66E1F8735552C83D3A97A08B216215E1D7F64938CF07494B5C1A7FBF3554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N6
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\p1_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout ) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout )) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (\p1_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout  & !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout )) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h03F3505003F35F5F;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N24
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout  ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout  ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "CC5CE65908295FEFFF0F07CC2D2262C49A64C969297B51EA8D5CA10721DFEBE68B111688A654602781FFE11619915EF3A3CFFA27C83F3F586A5487C721A7EFCF7F038B30F26E9F008A2C440C48E0CA6FFB41D00453D759BC75A067AEA6AF60F32692D40B33864C99DBA52544578C345E157CBEBE5A2CC5559015948D9B8F26F07DB4BE90B09AED23F3BDE88601DCE4CFB1F009C6A2896954CEB0D25194C6E133C77C1FD05948FB46DE5401810CA1184FA38884AF4D08AE08ACC9F69D02B08E0D30770C9CE51BCE4003A3B19C9C3A1B09B647A66ED050EB3C48FA21A19F0E63F0E2B9A697870A0915A746A6BA8DF48BEAC015519139EB8539BD71C1E620649C04";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "88571747F7BCACD73F92750FF5A1AE7CFE99DE7C3CFCF9D260BCF7A4740DD86EB580D152753C3CD3CD57CABF41F589FE7E51062A25990E4C886D4B1F3B413D8C86D57C2FB0529C06BDA19C5467DEAD5AD513AC9228752ED7AC27C3DF8397D2064E537F7BE78312A91C3C32A7230283190C9C6361FAA3DBFB35F6337F3A649A4FBC83DDCE007B26D279D3A50799A8982B923F67A8E056A78A3BC1A9FA4EBBB573610D7925F2923A01C73E39FE2961B094090775763CC96E1E4AD4B69A923FDD508FA7AC7CBB8E6403BD3B642ABCE4C7A14E92E856F84E419CF35B4A18C62095CD04E4083A34CC2840572E66048516236794ECC81E7E7FFE9F416C6B70BB616412";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "CC5AE2A464FE7C7CD27E94A80B2CBE33208E6D4797E42675AC809E005C8E1B788234107CDC3C52B0BDA680424AC016866D57E0D21B166B84349380AA6744CFF944477385CB8BFFF5519D4C1A31187135C52BC517F8798361F317AA9E695D9C5903E15928B5846C7E2E4697859CFB12CCB1255BF4875BC0F2CC74EAAE5FE00EFBA4F76B7AEEB8BFDD3305D8E20EC71D68BB4D1278B2DDEC077966936A0FC270B9FE67B3169596E592AFB3176EC65B99D4BDBE65B1F32487468E969A0D6BFD0ECA70B7DB17F5E8C09E19611E613828C7E04B2691AB28AF4C2F4C7E7EBB584F9037391CBB31266AB334CFAD4516CF4E1AD7107EF8974F4339BCB0FB1EDB0A38916E";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "6EE471F2D8E5FC8C801CB031537D55DF4BFCD44E7E25A22652B7FFD22F230382B20959B2AB5DC2ACCD1A4C2008EC800CE17253724EFFF810FCC1B2A8AFD8607466BDBCADEB32434CBEFF499DBDC036F6D48B231ED6CCD5043E004CAEABBEF1E212DB16A605187EEE77F7305C2CBCBE989F14FD0DCCE531A3016516264B5F2178AF691CE432000926165FD2BC8EA4180512FBF369E4D8348953FBE8E872A5947A81D3464D665972AED5407EFD954CCB24D4EBA3B6D4117DA2A4666CE9A7E0000F8C6F3776C0D4094C0CFB2BB7A76F097FB3B3F201E7DC51D5F35CD9CD99C06D45534AA9164C55CAA267645976F5814A0A70ABE31687AE061F52861A4755AB2CC1";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFEFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFF9F07FFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFF00000000001FFFFC0000040E001E00000380F";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "07000000000040000000000C03C01E3F0FFFFFFFFFF020000003FFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF0000FFFFFFC0C03FFFFF03FF9FFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFE0E01E0FFFFFFE1E1000000001F07FFC7D50040FFFF9E00000001FFFF8002000001C3C3FDFEFE0200000000000000000000001C01C0083FFFC000387FFE0CC3F801FBFFFFFFFBE0FFFDFFFFFFFFD801FFE000FFFFEFFC008000041C3FDFFFC40008001E03FFFC7FFC00009FFF00103FFE3FB007C01FE0FC3BF7FE0001DFF7F8FBC500A2FE77F3877F9800FE087FFFEE3E0FE51FFFFDE1C7EF00000FF81FC7C001F";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FC3C000E1E03F83D419FBFFF7FE03FE000FDDC1EE0CF1FF67F01FC1F678E0FCF07809EEFFF813E0609001C1B930CEF9FF0307F006FC00F2DC9C045FCF8FDE1F0F0D0F03E0428C0A7E3F400779FE1F00F8067C7430FF62581F021E79D83F10719AC0309D69FDFF3C780210635698983EBCF1E0E43F1331B7E3EF30DC678D38DB1E001F8FCF24071F33FFAFFF99F24E6241033D26FE4ECF23FF897933C63998C330F7F6150DC3F255553302E0866347F1BFEFE6F070C387D04C1D5E6C9C36B8699B3FCADA62E425CFA5DEF03859FE8242E8FF8C5DF4083E7EB84670884FEC0C3AA21CA10F02D5AB5FF39FB9423CF47306E335CC6606D85C9E75EFC3F0CD762C333";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "F1AE0A06E3E0FBD0AEE82A679F0C03981C0273CFE699630F149B40E6C015FBE230C9F7E2790ABF6DA1A1C328645885F1FA0689FC3DA9E217A3734AE721BF595FC8F0F07D4F9D45C3199BE39150DB26E2FF22E1C2DC13CFFFE7030F3E66B68ABFFE8038352454BFF0C136A46260C9907B3E20FC840BD87F0CFC45419913356EA801EC78C33EDF1D63D2790014CDD466F844E0582033E1DB65709E0CF9092BC2167FB69CB7FCFD05B633E4F9CC33DD0BB5B5C66864B4733172610F2620440C70A887E03E1FDB0DFB2AC78095F973178E662277E12DEC7966054A77D52E5B85496666065E133C0FAD7F2345A2B7C7EA26D227E4D46E102A3AF00D6BCD21DA7F1005";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "6EF75F4B35A08F747B290C2901A3E641D577FBA3FE5837CB4D98376C9295B296FB7F51F385A2C525B07455DE7CBE9664065B5414A3F00FD2260840286DCE74D23BDEA783009D2F70B180A5B6AF827E35CFB0D41BFE7AAAA561C66FF81F9D38AE55BC210370AEA6EED954000E39DC227AF6B4AB598E7342C5F4A3672DB3926D9E049E4D08DA889BC05AF9A36DDACC4CE71808C89D60D37CC7FA401C7D8BA33303E7678128BF32D6B8091307A6732CDD559F15898398C36C23F26EC40FFA19D10BAF4CF411F8D0C016F7D4481B9B12FAE66C2AE5D265E762DD593193096AD5E705FEBBABA69E9CEC4A282091D4352FD89636E04F38FC17E8C5046DCAA3616F06E9";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "0B0F49E5E7112CCC4A0541AF888CFF72DC170241F6CACC2CECFE62E07805BB61326BE3342E1A5E0D89FC93197D4439D4E28DCFE23AC10A92E2BC1046CF5AE29D33560F3DCC93A1453502150F3CBE77CC1231E2A1B8F7F9E1CBD4C9BE3644F6B53876F42B7F0BAD733D7CE87CB4CE5D43146957ED59B8F2CBAC4E42A874D2C2E23D8C8566741950339230BBA5E3A1379BC3FFFFF780BE9C43EA1ECF31B958FDD4CE28FFDA475616014A686682B698DA5856804780E7CCB95A3340AE378646C87ED1344D0D63885A270AEA5805DE35931E1BF9992D29A9C71F03FC19B2E56B99EE64DDDD23319B54D5647854684994AC38B5350F80FFEC373423CB65347E1CD0CC";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "6930D6CDAB4AAE9FD1785DBA688DA71D16C6BDEA8B5CB1EF1C46B2F8AEEE15FCE5369D1E233AD458C178D530DCD177DB9FF33D33AF8BB55EB1F97826A76A98B4B0EBA143BFB159F7817217CAB6926758FE3669609D1F64173663A291C6AF2DF0D48FA2B823E8F001C6B5F1C7CF27F24449EBAC1A9B98B6935C0B0152B333D1D4699653F98232836798B6156D170E661AAC42B8B5B53AF03C3D11D874395555556A6960F2507DC51D226E600000439F0013E12DD7E90943AC54F77805EF67C1DFC00055F1DB8000228E686AAAE2208AF379C6718642D95D7A01FFFF9046AAAAA0F3E6F81C1123E1C493FC5419998680EA6B8783E1C5C52A7181BE1E7FF0C2027D";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "ADFFFF77D46555A0000005443D979EF03C07E7F3F1CB5FFC4CF0226EDC663266E470F871C6162D6A7BD2FFFFFFBFEEE6D4B05F19F5FFF00DC400FC80007F800027FDFCC5C3DA9C013217F1F8FA143003F99E0000087FE40303FF9FEF088820FBFF1FD07F00FE800FFE7D7F903FE07E00C00187B8040820003FF936AAAAAA0260F0783E0F8FC004FFF80F878E612B2D5E70587576EA671CA8E8B8D45109D2576C5BFDD658F34E631C738CCD9926B25B16F6B4B464D827FC0F099AD7EC64BDB9EBA2689B03E28DB8A6B58B4EC16771B6EC8FE772C899064CC99311CE1E0007C66649D4A919D10563B780E25AB410996D503DCEA9CDF73775554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N18
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout )) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout ) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout )) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout  & \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h111103CFDDDD03CF;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFEFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFF9F07FFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFF00000000001FFFFC0000040E001E00000380F";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "07000000000040000000000C03C01E3F0FFFFFFFFFF020000003FFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF0000FFFFFFC0C03FFFFF03FF9FFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFE0E01E0FFFFFFE1E1000000001F07FFC7D50040FFFF9E00000001FFFF8002000001C3C3FDFEFE0200000000000000000000001C01C0083FFFC000387FFE0CC3F801FBFFFFFFFBE0FFFDFFFFFFFFD801FFE000FFFFEFFC008000041C3FDFFFC40008001E03FFFC7FFC00009FFF00103FFE3FB007C01FE0FC3BF7FE0001DFF7F8FBC500A2FE77F3877F9800FE087FFFEE3E0FE51FFFFDE1C7EF00000FF81FC7C001F";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FC3C000E1E03F83D419FBFFF7FE03FE000FDDC1EE0CF1FF67F01FC1F678E0FCF07809EEFFF813E0609001C1B930CEF9FF0307F006FC00F2DC9C045FCF8FDE1F0F0D0F03E0428C0A7E3F400779FE1F00F8067C7430FF62581F021E79D83F10719AC0309D69FDFF3C780210635698983EBCF1E0E43F1331B7E3EF30DC678D38DB1E001F8FCF24071F33FFAFFF99F24E6241033D26FE4ECF23FF897933C63998C330F7F6150DC3F255553302E0866347F1BFEFE6F070C387D04C1D5E6C9C36B8699B3FCADA62E425CFA5DEF03859FE8242E8FF8C5DF4083E7EB84670884FEC0C3AA21CA10F02D5AB5FF39FB9423CF47306E335CC6606D85C9E75EFC3F0CD762C333";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "F1AE0A06E3E0FBD0AEE82A679F0C03981C0273CFE699630F149B40E6C015FBE230C9F7E2790ABF6DA1A1C328645885F1FA0689FC3DA9E217A3734AE721BF595FC8F0F07D4F9D45C3199BE39150DB26E2FF22E1C2DC13CFFFE7030F3E66B68ABFFE8038352454BFF0C136A46260C9907B3E20FC840BD87F0CFC45419913356EA801EC78C33EDF1D63D2790014CDD466F844E0582033E1DB65709E0CF9092BC2167FB69CB7FCFD05B633E4F9CC33DD0BB5B5C66864B4733172610F2620440C70A887E03E1FDB0DFB2AC78095F973178E662277E12DEC7966054A77D52E5B85496666065E133C0FAD7F2345A2B7C7EA26D227E4D46E102A3AF00D6BCD21DA7F1005";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "6EF75F4B35A08F747B290C2901A3E641D577FBA3FE5837CB4D98376C9295B296FB7F51F385A2C525B07455DE7CBE9664065B5414A3F00FD2260840286DCE74D23BDEA783009D2F70B180A5B6AF827E35CFB0D41BFE7AAAA561C66FF81F9D38AE55BC210370AEA6EED954000E39DC227AF6B4AB598E7342C5F4A3672DB3926D9E049E4D08DA889BC05AF9A36DDACC4CE71808C89D60D37CC7FA401C7D8BA33303E7678128BF32D6B8091307A6732CDD559F15898398C36C23F26EC40FFA19D10BAF4CF411F8D0C016F7D4481B9B12FAE66C2AE5D265E762DD593193096AD5E705FEBBABA69E9CEC4A282091D4352FD89636E04F38FC17E8C5046DCAA3616F06E9";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "0B0F49E5E7112CCC4A0541AF888CFF72DC170241F6CACC2CECFE62E07805BB61326BE3342E1A5E0D89FC93197D4439D4E28DCFE23AC10A92E2BC1046CF5AE29D33560F3DCC93A1453502150F3CBE77CC1231E2A1B8F7F9E1CBD4C9BE3644F6B53876F42B7F0BAD733D7CE87CB4CE5D43146957ED59B8F2CBAC4E42A874D2C2E23D8C8566741950339230BBA5E3A1379BC3FFFFF780BE9C43EA1ECF31B958FDD4CE28FFDA475616014A686682B698DA5856804780E7CCB95A3340AE378646C87ED1344D0D63885A270AEA5805DE35931E1BF9992D29A9C71F03FC19B2E56B99EE64DDDD23319B54D5647854684994AC38B5350F80FFEC373423CB65347E1CD0CC";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "6930D6CDAB4AAE9FD1785DBA688DA71D16C6BDEA8B5CB1EF1C46B2F8AEEE15FCE5369D1E233AD458C178D530DCD177DB9FF33D33AF8BB55EB1F97826A76A98B4B0EBA143BFB159F7817217CAB6926758FE3669609D1F64173663A291C6AF2DF0D48FA2B823E8F001C6B5F1C7CF27F24449EBAC1A9B98B6935C0B0152B333D1D4699653F98232836798B6156D170E661AAC42B8B5B53AF03C3D11D874395555556A6960F2507DC51D226E600000439F0013E12DD7E90943AC54F77805EF67C1DFC00055F1DB8000228E686AAAE2208AF379C6718642D95D7A01FFFF9046AAAAA0F3E6F81C1123E1C493FC5419998680EA6B8783E1C5C52A7181BE1E7FF0C2027D";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "ADFFFF77D46555A0000005443D979EF03C07E7F3F1CB5FFC4CF0226EDC663266E470F871C6162D6A7BD2FFFFFFBFEEE6D4B05F19F5FFF00DC400FC80007F800027FDFCC5C3DA9C013217F1F8FA143003F99E0000087FE40303FF9FEF088820FBFF1FD07F00FE800FFE7D7F903FE07E00C00187B8040820003FF936AAAAAA0260F0783E0F8FC004FFF80F878E612B2D5E70587576EA671CA8E8B8D45109D2576C5BFDD658F34E631C738CCD9926B25B16F6B4B464D827FC0F099AD7EC64BDB9EBA2689B03E28DB8A6B58B4EC16771B6EC8FE772C899064CC99311CE1E0007C66649D4A919D10563B780E25AB410996D503DCEA9CDF73775554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "CC5CE65908295FEFFF0F07CC2D2262C49A64C969297B51EA8D5CA10721DFEBE68B111688A654602781FFE11619915EF3A3CFFA27C83F3F586A5487C721A7EFCF7F038B30F26E9F008A2C440C48E0CA6FFB41D00453D759BC75A067AEA6AF60F32692D40B33864C99DBA52544578C345E157CBEBE5A2CC5559015948D9B8F26F07DB4BE90B09AED23F3BDE88601DCE4CFB1F009C6A2896954CEB0D25194C6E133C77C1FD05948FB46DE5401810CA1184FA38884AF4D08AE08ACC9F69D02B08E0D30770C9CE51BCE4003A3B19C9C3A1B09B647A66ED050EB3C48FA21A19F0E63F0E2B9A697870A0915A746A6BA8DF48BEAC015519139EB8539BD71C1E620649C04";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "88571747F7BCACD73F92750FF5A1AE7CFE99DE7C3CFCF9D260BCF7A4740DD86EB580D152753C3CD3CD57CABF41F589FE7E51062A25990E4C886D4B1F3B413D8C86D57C2FB0529C06BDA19C5467DEAD5AD513AC9228752ED7AC27C3DF8397D2064E537F7BE78312A91C3C32A7230283190C9C6361FAA3DBFB35F6337F3A649A4FBC83DDCE007B26D279D3A50799A8982B923F67A8E056A78A3BC1A9FA4EBBB573610D7925F2923A01C73E39FE2961B094090775763CC96E1E4AD4B69A923FDD508FA7AC7CBB8E6403BD3B642ABCE4C7A14E92E856F84E419CF35B4A18C62095CD04E4083A34CC2840572E66048516236794ECC81E7E7FFE9F416C6B70BB616412";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "CC5AE2A464FE7C7CD27E94A80B2CBE33208E6D4797E42675AC809E005C8E1B788234107CDC3C52B0BDA680424AC016866D57E0D21B166B84349380AA6744CFF944477385CB8BFFF5519D4C1A31187135C52BC517F8798361F317AA9E695D9C5903E15928B5846C7E2E4697859CFB12CCB1255BF4875BC0F2CC74EAAE5FE00EFBA4F76B7AEEB8BFDD3305D8E20EC71D68BB4D1278B2DDEC077966936A0FC270B9FE67B3169596E592AFB3176EC65B99D4BDBE65B1F32487468E969A0D6BFD0ECA70B7DB17F5E8C09E19611E613828C7E04B2691AB28AF4C2F4C7E7EBB584F9037391CBB31266AB334CFAD4516CF4E1AD7107EF8974F4339BCB0FB1EDB0A38916E";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "6EE471F2D8E5FC8C801CB031537D55DF4BFCD44E7E25A22652B7FFD22F230382B20959B2AB5DC2ACCD1A4C2008EC800CE17253724EFFF810FCC1B2A8AFD8607466BDBCADEB32434CBEFF499DBDC036F6D48B231ED6CCD5043E004CAEABBEF1E212DB16A605187EEE77F7305C2CBCBE989F14FD0DCCE531A3016516264B5F2178AF691CE432000926165FD2BC8EA4180512FBF369E4D8348953FBE8E872A5947A81D3464D665972AED5407EFD954CCB24D4EBA3B6D4117DA2A4666CE9A7E0000F8C6F3776C0D4094C0CFB2BB7A76F097FB3B3F201E7DC51D5F35CD9CD99C06D45534AA9164C55CAA267645976F5814A0A70ABE31687AE061F52861A4755AB2CC1";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( 
// ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h0A225F220A775F77;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N27
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout  ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout  ) + ( \Add0~46  ))

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "BD900BDC5173604DD4E0F4310AA235F299A6B2D1EE3399BE1834ED5B6B68308706D974FFBBC29CCDF4DC4D36EA63B3E431610B396315D1BE8007BFC071CE55C131DF5822C3B69F08E85FF09B48D617E14489CDE8A24B0CB6AD8306080F427FAB352046025D50D93E3EFCBCC21C61DFA3031998D47E0D54BE7A0F005A78FEE35E0F5EE681D59B3631B0753811C6A3C422EFD61973DACC4D5E633FECC2839E31F3FF6781041DC560CD0FC3EE47BC2C361DC751E86F9F0C73C30B8D1D83F77A0661C0B7972807E3DEEAEDEB8816C46E7AEDE3603E10863D37BFA4ED424F93E5E6FC01AB2B14DB319DF272184020F2ACEA34A52FE6F638CF1BF84A44F9B618183BF6";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "4A7DE544991ACF920190C12E96DCF301D55800E3CCF46F03F47EE84007C91418067FCBBF45C3599B77689BF48285B637EDEC652DCD9E34F511891CA467ED9E08DA8203A70F1C46BB54CDCABC048E0EEAE3B5B980DD130ADC3946E8463FE40FD9BB47BAD3891339BA57308F3DFFBDB3C1DAD602F15C554837D9D8AE8C7F133CA595AF60AF6023CF8CFF99209003829FE403FFFFEEB3E2F1C7A79250CBAE8BF9880608128A32F4F071F3CCA998AA7C1C284FE87D81EA2370FACABB3847CF906E741C0EE51BF3B46F6781CF00ED3B76B07068EE1E31CCCE07E003FC078E23263484CD93DE20F780EFC74B871B8D836651F5DE5CBAB43D153ED20E38E30DF131D763";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "798AF5FF6726580CDA8431CAE098D4437CFA8F9867706509079A9F8D9D4FF8F21A849F815E12052E9EFE44ABCDC132B5139B71EA6F6774E61991A1A12F2985635E74ABDFAA646CB429B031FA6DB6DEECD7C78E79B27A3A40EC7FDB977A4F51B661EBDE1E3F2FF9FDC13419B5B595FC7DADE778F69EBD127643557CA9BC3CE028C871652F43C61522EAE054490298786320821A9F852AFFC03FEE61BBCD5555556A69172CC07F4C0B091080000071F30012382C54691C985F589A8005F81CC180000151C10E800022B0D82AA2AA2C6500FE0781ECB9532A8001FFF28C42AAAAA000061FE011FC01FF0300D78600AC5954D407DC01FDFC6F8E3E7FE18000000201";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "F1FFFF57DBF555A00000000F887F800FFC001FF00FF77FFC400002711F87C3870780807E07D4E0D5DA22E0003F8388FEEFB0DEE67BFFF0003BFFFC8000007FFFD80000FE30DDE07FC108F007F8D7CFFC0661FFFFFFFFE40000000000008020FBFFFFDE7FFF00000FFE7E80103FFF8000C000000000082000000686AAAAA9FD600FF801FF803FFFFFFFF007F07EB43063DFE24D612078F04894DF9CBE91F4539221190618F081E703F07C3C78E18E388E318C73E3C7E003F00E1CE4C94BAA4BC8A013FF8AD311DC68D114F1DFF3302C986F80F13878E1C3C78F0FC1FE0007F878711932529CA9F2CB4027A24FF18E0D11ADE49B8EC73021554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "34C6E17A8718FF900330FF9ED27E31FC19B28795D0A4122CE99740A410DE67E5B9CCE1811C547021807F31DB5E161D3CA1AF81C4C43E78F596D67F8039C73BF061FC8F3E1D91A03F18A4403F08E58C0CA371899BA8300E7C749FE3B778B780FCFF017BD0C36868E1E2C5467950C3BC78256C6E71DC4B9269E076F2A54B6499F04E273F01F0861A67844632C41BE4173C09800E08F961FEE3ED02F27D63C87711480C00A13ED1D87C47F80E0330B11DF0DF000460C3FC27B174BE1B366478D4023A1F02EC1D35B800F0B9880383FED3F63DFC1CE257B7EBDCC0A3BF31C9EFE3D337D6D2FAA5F76F53C57182AB31FEA0CA01FCB5EEC96DFE778F20586C0C912339";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "64BF18C07804FCFB4BEF06003A205E7FFF851989130AB61B848FFCB583263428F07F89AD126D97583269E65F4D6BBDE7170C45E3C19EFFCA87F447229A627B7B76147C3D0F6DA79E887F44B260BC3B42E39DC0EDCF950300F0BA4AA6D317747ECD09A6A29F2E5FC585DFAFAE66167CA5F9D278E58FF32D9D20F9E8C0798439793C1F7F052604E1CD03A0FB38C7A9D876257EC3971D53CBF52001ABA5C101F9436A09057323ED33F8BBCEEC71D9A39C4D391E1F074661C8E30EF2BB1923741DCE886B99DE1270B02473E2282AFA783EC1569407DF8B3A380BEF5CAD02D6C15CAAFBEC0351214AC1409EF7E724B1D783134F5EEF86FDB1223BD840AF5992005C71";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "37B33FFD20AE964DA5D4DE039630D04E76592050A86E1F4B30F916834370C28DAD3EFFFD1B336DD3E2BE402CED566493747E0231F551F8CB6360921F3A4B81DC3A75E8C304655CFECF997BFEC20780037A4AA7FE1F1ECC81F5B452A81E83CB97B80688473B7BC38F7EB5599B88CC8EBE792E35B67FE724C408581C95F9AF9F63FBF812FAB7075AE2A37CA8A701D4F58B2F8D87BDC18B306899E333A561DF8B6CC11F59C8EA7A1910BF732E81B9C83A52F6A14ACC19048C3EA041FBB8C3268EFC7C7777426C24FC7E1F81D28F21E17AC0B359065CFAABE953F50DBF671DF3CC5EC62BD0C5D9E44300E4193EC7ED54FDE7D081F5C94953F9C125206C542E088680";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "839873795427C5E3D3F18FF5CC28CC207320A7807E1E3C387B2193A9246EFC1D8BD7BF7CFF33E6981FE78C20060E7CCC4FB5C9BA01FE99C783BF3ABD16B1BA07E753422B9F6CFEFF15E6EF8268603CF4E8C3DD84E50C9103E62F3334EDED7D20C8576532362C78A488BFB9833E007F79C5700D0990FEDB69457C6FC5958741870096F8E04F8C3A89E0572FCF0EC03BEE1905AC41F2F8AEC296F81C5B966C327821CD1A90E1C6ED632B4DFFF62E7173E4CCA3A3DE3082B5C5E87870F1C81FFFFF83E10ECE3BE6D7A833DC866263E4E97FF7BC0E01F8E19D9965A9529E06200EBCC6C6648ACAFD5D6183451E78C6326CFB0E061CC1B7F618F8DF7FFC3056D47006";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFC78001F3FFF8000000000000000000000000000001FFFFFF00001003FF7FFFFFFFFFFFFFC40000001E03FFFC7FFC00008000FFFFFFFFFFFFF8001FFF03C00001FFFFFFF7FFFFFAFFFDFE700078806000FFF7800001C1FFE50000021E381000000FF81FC7C0000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "03C3FFF00003F83FC1FFBFFF7FE03FE000FDFFE100FFE00180FFFC001FFE003F007F801000003FF801FFE01BEFCC0FFFF03000FFEFC00F0E079FBA00F800000F0FDFF001FC27C09FE003FF801FFE000FFF80007F0FFFE1FEFFFE0781FFFF071853FFF7D707E00FFF801FFE3D778E7C07F0FFF1FC00FC077FFEFFF01800E0FDCE1861F8030E5FE1F000FF1805B023FE1FF00CF0700700FC3FE06773001FE78FF30F7860603C00F8C1AC30200019CFFF1C00FE33FF0E7E03C001D8190EC3A7998183FC9861CC414E88AA72DC067FE81EEEBFF99DBBF32C19E493843880FFFFC39FFF733C002A7B050F3E02643FCF7EB005FEFCEDE7FDB43E1F6003CF3427FC3CF0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "379B89B7C2D1FDDABD27DF9FFF030387E3FE3FF3E4FE623C0878FFD13FCA07FE30C3F001FEF83F743E41CCF3E278F0FF12011003FF9FE1EB7F7C3CE6E1C0318038F6CC162E63FC38FA781EEC9F5CC617BFDF2182E0200FFFE000FFC1FECEC4CF00E05DF3E38400000E3E2398E3F7AFFD21C33F07959F8CF3C03F94E1E4398EB03FE3F83F3A1FE2BA6677F0F3C434E1047C07BFC003FE1B8183E003889758316065FFEEC19D7DFC8E0F9B81C0C3E196CAABCE18646C73575DDF0FCD77B98EC0F7FE1E2D2BC70BE63B357767618C14817FC9AC0E859DFBC03D087DB93E9C06694AA2E93337578DE59FD01DB9F20BE440BC1508E64F9FC635B064E7CCFC4BE6AF39";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N18
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "34C6E17A8718FF900330FF9ED27E31FC19B28795D0A4122CE99740A410DE67E5B9CCE1811C547021807F31DB5E161D3CA1AF81C4C43E78F596D67F8039C73BF061FC8F3E1D91A03F18A4403F08E58C0CA371899BA8300E7C749FE3B778B780FCFF017BD0C36868E1E2C5467950C3BC78256C6E71DC4B9269E076F2A54B6499F04E273F01F0861A67844632C41BE4173C09800E08F961FEE3ED02F27D63C87711480C00A13ED1D87C47F80E0330B11DF0DF000460C3FC27B174BE1B366478D4023A1F02EC1D35B800F0B9880383FED3F63DFC1CE257B7EBDCC0A3BF31C9EFE3D337D6D2FAA5F76F53C57182AB31FEA0CA01FCB5EEC96DFE778F20586C0C912339";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "64BF18C07804FCFB4BEF06003A205E7FFF851989130AB61B848FFCB583263428F07F89AD126D97583269E65F4D6BBDE7170C45E3C19EFFCA87F447229A627B7B76147C3D0F6DA79E887F44B260BC3B42E39DC0EDCF950300F0BA4AA6D317747ECD09A6A29F2E5FC585DFAFAE66167CA5F9D278E58FF32D9D20F9E8C0798439793C1F7F052604E1CD03A0FB38C7A9D876257EC3971D53CBF52001ABA5C101F9436A09057323ED33F8BBCEEC71D9A39C4D391E1F074661C8E30EF2BB1923741DCE886B99DE1270B02473E2282AFA783EC1569407DF8B3A380BEF5CAD02D6C15CAAFBEC0351214AC1409EF7E724B1D783134F5EEF86FDB1223BD840AF5992005C71";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "37B33FFD20AE964DA5D4DE039630D04E76592050A86E1F4B30F916834370C28DAD3EFFFD1B336DD3E2BE402CED566493747E0231F551F8CB6360921F3A4B81DC3A75E8C304655CFECF997BFEC20780037A4AA7FE1F1ECC81F5B452A81E83CB97B80688473B7BC38F7EB5599B88CC8EBE792E35B67FE724C408581C95F9AF9F63FBF812FAB7075AE2A37CA8A701D4F58B2F8D87BDC18B306899E333A561DF8B6CC11F59C8EA7A1910BF732E81B9C83A52F6A14ACC19048C3EA041FBB8C3268EFC7C7777426C24FC7E1F81D28F21E17AC0B359065CFAABE953F50DBF671DF3CC5EC62BD0C5D9E44300E4193EC7ED54FDE7D081F5C94953F9C125206C542E088680";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "839873795427C5E3D3F18FF5CC28CC207320A7807E1E3C387B2193A9246EFC1D8BD7BF7CFF33E6981FE78C20060E7CCC4FB5C9BA01FE99C783BF3ABD16B1BA07E753422B9F6CFEFF15E6EF8268603CF4E8C3DD84E50C9103E62F3334EDED7D20C8576532362C78A488BFB9833E007F79C5700D0990FEDB69457C6FC5958741870096F8E04F8C3A89E0572FCF0EC03BEE1905AC41F2F8AEC296F81C5B966C327821CD1A90E1C6ED632B4DFFF62E7173E4CCA3A3DE3082B5C5E87870F1C81FFFFF83E10ECE3BE6D7A833DC866263E4E97FF7BC0E01F8E19D9965A9529E06200EBCC6C6648ACAFD5D6183451E78C6326CFB0E061CC1B7F618F8DF7FFC3056D47006";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFC78001F3FFF8000000000000000000000000000001FFFFFF00001003FF7FFFFFFFFFFFFFC40000001E03FFFC7FFC00008000FFFFFFFFFFFFF8001FFF03C00001FFFFFFF7FFFFFAFFFDFE700078806000FFF7800001C1FFE50000021E381000000FF81FC7C0000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "03C3FFF00003F83FC1FFBFFF7FE03FE000FDFFE100FFE00180FFFC001FFE003F007F801000003FF801FFE01BEFCC0FFFF03000FFEFC00F0E079FBA00F800000F0FDFF001FC27C09FE003FF801FFE000FFF80007F0FFFE1FEFFFE0781FFFF071853FFF7D707E00FFF801FFE3D778E7C07F0FFF1FC00FC077FFEFFF01800E0FDCE1861F8030E5FE1F000FF1805B023FE1FF00CF0700700FC3FE06773001FE78FF30F7860603C00F8C1AC30200019CFFF1C00FE33FF0E7E03C001D8190EC3A7998183FC9861CC414E88AA72DC067FE81EEEBFF99DBBF32C19E493843880FFFFC39FFF733C002A7B050F3E02643FCF7EB005FEFCEDE7FDB43E1F6003CF3427FC3CF0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "379B89B7C2D1FDDABD27DF9FFF030387E3FE3FF3E4FE623C0878FFD13FCA07FE30C3F001FEF83F743E41CCF3E278F0FF12011003FF9FE1EB7F7C3CE6E1C0318038F6CC162E63FC38FA781EEC9F5CC617BFDF2182E0200FFFE000FFC1FECEC4CF00E05DF3E38400000E3E2398E3F7AFFD21C33F07959F8CF3C03F94E1E4398EB03FE3F83F3A1FE2BA6677F0F3C434E1047C07BFC003FE1B8183E003889758316065FFEEC19D7DFC8E0F9B81C0C3E196CAABCE18646C73575DDF0FCD77B98EC0F7FE1E2D2BC70BE63B357767618C14817FC9AC0E859DFBC03D087DB93E9C06694AA2E93337578DE59FD01DB9F20BE440BC1508E64F9FC635B064E7CCFC4BE6AF39";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "BD900BDC5173604DD4E0F4310AA235F299A6B2D1EE3399BE1834ED5B6B68308706D974FFBBC29CCDF4DC4D36EA63B3E431610B396315D1BE8007BFC071CE55C131DF5822C3B69F08E85FF09B48D617E14489CDE8A24B0CB6AD8306080F427FAB352046025D50D93E3EFCBCC21C61DFA3031998D47E0D54BE7A0F005A78FEE35E0F5EE681D59B3631B0753811C6A3C422EFD61973DACC4D5E633FECC2839E31F3FF6781041DC560CD0FC3EE47BC2C361DC751E86F9F0C73C30B8D1D83F77A0661C0B7972807E3DEEAEDEB8816C46E7AEDE3603E10863D37BFA4ED424F93E5E6FC01AB2B14DB319DF272184020F2ACEA34A52FE6F638CF1BF84A44F9B618183BF6";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "4A7DE544991ACF920190C12E96DCF301D55800E3CCF46F03F47EE84007C91418067FCBBF45C3599B77689BF48285B637EDEC652DCD9E34F511891CA467ED9E08DA8203A70F1C46BB54CDCABC048E0EEAE3B5B980DD130ADC3946E8463FE40FD9BB47BAD3891339BA57308F3DFFBDB3C1DAD602F15C554837D9D8AE8C7F133CA595AF60AF6023CF8CFF99209003829FE403FFFFEEB3E2F1C7A79250CBAE8BF9880608128A32F4F071F3CCA998AA7C1C284FE87D81EA2370FACABB3847CF906E741C0EE51BF3B46F6781CF00ED3B76B07068EE1E31CCCE07E003FC078E23263484CD93DE20F780EFC74B871B8D836651F5DE5CBAB43D153ED20E38E30DF131D763";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "798AF5FF6726580CDA8431CAE098D4437CFA8F9867706509079A9F8D9D4FF8F21A849F815E12052E9EFE44ABCDC132B5139B71EA6F6774E61991A1A12F2985635E74ABDFAA646CB429B031FA6DB6DEECD7C78E79B27A3A40EC7FDB977A4F51B661EBDE1E3F2FF9FDC13419B5B595FC7DADE778F69EBD127643557CA9BC3CE028C871652F43C61522EAE054490298786320821A9F852AFFC03FEE61BBCD5555556A69172CC07F4C0B091080000071F30012382C54691C985F589A8005F81CC180000151C10E800022B0D82AA2AA2C6500FE0781ECB9532A8001FFF28C42AAAAA000061FE011FC01FF0300D78600AC5954D407DC01FDFC6F8E3E7FE18000000201";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "F1FFFF57DBF555A00000000F887F800FFC001FF00FF77FFC400002711F87C3870780807E07D4E0D5DA22E0003F8388FEEFB0DEE67BFFF0003BFFFC8000007FFFD80000FE30DDE07FC108F007F8D7CFFC0661FFFFFFFFE40000000000008020FBFFFFDE7FFF00000FFE7E80103FFF8000C000000000082000000686AAAAA9FD600FF801FF803FFFFFFFF007F07EB43063DFE24D612078F04894DF9CBE91F4539221190618F081E703F07C3C78E18E388E318C73E3C7E003F00E1CE4C94BAA4BC8A013FF8AD311DC68D114F1DFF3302C986F80F13878E1C3C78F0FC1FE0007F878711932529CA9F2CB4027A24FF18E0D11ADE49B8EC73021554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X62_Y24_N12
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout  & 
// !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout  & !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h0344CF440377CF77;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N30
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFF000000000003FFFFFE0000FFFF800000003FFFFE00001BFFF3F0000FCFFFFFEFC00F0FFFE00000F800000000200FFFFC203F7FE00000001FFFFFF00000007F0FFFE1FFFFFFF87E0000F8E7FFFFFFD7FFFFFFFF800001C28070000000000000000000800100001FFF00FDFFFFE1F80001A01E0FFFFFF8018FDFFE000FFF0F8007FF003FFFF8FCFFFFFF8FF30F7FE07FFC3FFFC1FFCFDFFFFFFFFF1FFF01C000F1FE0003FE20000FC3DF9F8183FC8019D0404331EE1C3FF8000800117FF86584803001E0EFF80080FFFFC38000FCFFFFD784050F3FFDFBC030819603FE031DE7FC44000080000F3C07E0000F";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "C07C7047C30EFE3B3C20000000F0FC7FFFFE3FFC18FF9C000007FFCFFFC00001CF3C0FFFFFF83F7C3FFE3003E078F0FF1DFFE000007FE000C08000E7E1FFF1FFF8F83F080E0003F807F80103E0200607BFFFDE02FFC00FFFE0000000011EC0F0FF1FE3F01FFC0000003E2007E00F8000B8003FF8679FFFFFFFFFEF01F83E0EBFFFE007FF3E1FFFC206700FF03C0BE00383F8000003FFE401FC00000780F80F7F99FBF0FE1C7C0C81007F81C0FC01878F9C3E079BE84C9AB81F0FF39A7E703F0001E1C3C7FF0801C409F40781FFE88081F81FDF6A7C07FC3D7781FECE1FF90E9ADE1E0C0BD871E1C00FFDBE46F3E380FFF90F06701FFE3F8FE41FCC003C18400E";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "838FC3D07B4722FC4C1806CE0345C67CE1C73BFD51F78E79B80FF3487B7EFCA7FFE73CD0781CE9F5C8DC42F226118FE5120293DE3C53600201FFFFFF802E143F33DFFE1CBCBC98F8E83FC6D38F11CAECC387C3F7A973CF38CDFEDE07FFC001CE96C0960B3B004C7E01EC4C00C789E3C3C840782C01FF462083F0BEDE007E1F21F87ECBF58C78AE0D3319C1FEBE9FC41C0F03D60FA43F7E7F9C7FC33F7C7E300C009F8100D5067EE407F00E7FE013C3BDC70E9BE060707FFC03F01E2CF00787DF003C7307FFFC1F0AF89F0C1BCA060523E0E01FECF8F8EE6C9C1DD47003FAEA1060E3EBCD0ED74A307DA64DB00B78F7E0EAC00870A7C0078049D7B77FF98FD3C7";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "8C1AC0F34CE36988BC73C1B6D1E31627D3883F104107CF0FFC1E103CFFFB979514710C207CC576593D5D50A167DE8C080FEBFEEFFFE9BF180141961EAB7FB9E5924E33F9F01FF8F57FC40252FB82F1B605EE12EFE6197BC00626F00431E01E5E3BB72F03F11C3E3C795EB332F61BF8C0DFF1BF08AFCDDE10F43922D187EC009DEB6721FF87A5B48C248637D78FBA600003FFFFE11D01B0C06191EF3C599A12CFF9F609380CF600F9838F305CCE4FCD09AEFD27401E1F083511E27733052CF6101F3704FF804B8D7801FBCCA64BB8EEAA2BD81FC1F00FF80003FC007E1F1E739DC392D0DFF7800038AC062421FDF8F9D66F2BBA60436C3B29FE07E0FC10381A8C";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "3661B43CE0E1C7D0C338460A16A8C6726B017F87E0B7F6AE18086D847B607C13F031A9A1F31EB5F89A0C0F983C338BE61C1C199A1F1F0A64E1E1C78E5F1784DC64879BCE4C378EC8EAF1F039E38E3394A807F07E0E04E01FCD7DA8B34E3D32DC3AAAF020C421D403C0767438B34BC01A2BE0E49B8BBAD20FFA7F81F2403F020F680F21BF603712EE7A9A5A3A9CC07F87421005BF905500003F02D930265555556A96A633FF8391F43FFCA0000029D10012B334D52A2F083111AFFFFA01FDD57FFFF851C1FF7FFFD21877AAADB6D3F7E17FF8021F0926FCFFFE000BF47AAAAAA000061FFFEE0001FFFC00D7FFFBA140F90007C001FDFC699BC000000000000201";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "E1FFFEA9A8CD55A00000000BA807800003FFFFF000008003BFFFFD801FF803F807FF007FF877C89F243D00003F8388FEFFB0DE0000000FFFFFFFFC8000000000000000FFFF20007FFFC7F00007C400000000000000001BFFFFFFFFFFFF7FDF04000021800000000FFE7FFFEFC0000000C0000000000820000003FAAAAAA8009FFFF800007FFFFFFFFFFFF8007FC03F83E3E8BD68987FCF88FF1FD0409E106C0A2719E618F00018FFF003FC07E07E0781F07C0FE03FE000000FE0F8F18C330BDF5C37284F03E1E090F3FFF00F8E37E2B2D07FF007F81FC03F80FFC001FFF8007F81E1C39CE731FC703FE61E03FF87E8EAD362F9BEF83F3D554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "EC271E808F07819FFF3FFFFF873E00039F63333DF83F93CF0E1800C4FFDE1FE447FC007FFFA48021807FCDED206E1C0F5F8FFFFB03C1003382C4FFFFCE07C3FF800070C1E00040000723BFFF08E20FEF3F7E0607F80FFFFC747FEF57FF47FF000167E03FC3E068FE03058781AF003C781AE3E1F0200CE471FFF58E6338E387F070383FFE0F7E07E787F83F07E3FBF8007E7FF00F03E1E00FD0C70C7B15CE830F39480F7F1FC1C47C7F800FFCFF511BFF3F0003E03FFF303E3B0FF037E61F1302E206FE03F60807FF0C838600700223FFC403CCE1D00FDBF3C09C403E01F1FC13C7EE631EBBCC1F5684F071CBC001CFCA07FBF1FF088FF87040FD2015C3323F46";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "60F00FC00004C30DE67EF83C3BA01E7FFF7C00710CC23FE4044FFC3C071F3F1F77FFBA20F01DF054F0701BE04E8C6F80F8C0381C01E000C9F9FBBF025F987F04CA55E3C3F38F87FEF8AC088E07003E7CFDE10033E07301C0FF7A2C689317618144086D827FEC60F9823EEC915FE1FF3E0155824133FD1006E0CCF7806FABCA7BFB9FBCC94C601FCF3C79FF08405327F8C8DCC42F9EE7329FB8A4D8933F7FF7338C0F781E2315D218FFF1F067E61F8CBCFEC9FCE83E78000CCF0AC3E5C0439A46381C7A7E7C530009E1F31BD7F8077A3EA5760003B83DFF925C5FD9821ABEFF33F9EBF09CBFB78383DE1E074B82078108C23EA19F7ECEF2645FFF336163804300";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "F99360232373F88E80A5BD2211C30B9090ACDB72FFF7D0BDC09E11008016FC6E430E0FFC1F3F7009FF9E000F71E787A07D87975F0F2FE79BA33D8FE73E43FE9DFE43CBFE4E691CC3806107FD000019687C7727981F20F001F1673D5A071FC4EF78799870C447BFFF3E3366078FCC3F79E11D00D27827B7271001F07C379F807F32FE1DFB23FF34866B03989EFFC405F3CC0E07FC006703E0061C2CCDA021F8EFFE05E21FFC0DFF1140F321BF8838F86758C070000E858231A0800433CF0776F07C07CF21E3E03C01E601E10F21E78103C77E67EC0A2CEF9CB1C07EF8E3FFFF2EFE305FFDFFE0030F1784FB7A10A77907EF001226D31039FE39C3779DA879C2CC";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "05878AF31C27BC7FC00F800C47183C007C3F07FF81FFC03F9C3F829023E1FFE3B3D11E00FF00C5619873CFE0006FFFC38E2E47F5C0019F907FCB22E674E1C2018048FDD7FF1801C3881E278F048040F8FF03FE78F80C1F001E10CFC269B47E06CE370432394B80E0F03FC7E1C2FCFFE644F00DF1E0FFC718C37C7FC532F8FFFFFFCD1F00536C007818E433FA6EFFFBE3E601BFB100F928ECE707FBD831E38F9841C30DA59E3FE0E2E8C3FFF8378183C40363DBD69A1374B86F807F01F00000007FE0FE3E0786E7CC3FFBE7EE1F1C197FF04001FE00FE1E1E79CE6313C01FF003CE3E1C79C6333B669576607F07C38F03FE01FFC07781E2F9DC00002FA724407F";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N6
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \p2_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "EC271E808F07819FFF3FFFFF873E00039F63333DF83F93CF0E1800C4FFDE1FE447FC007FFFA48021807FCDED206E1C0F5F8FFFFB03C1003382C4FFFFCE07C3FF800070C1E00040000723BFFF08E20FEF3F7E0607F80FFFFC747FEF57FF47FF000167E03FC3E068FE03058781AF003C781AE3E1F0200CE471FFF58E6338E387F070383FFE0F7E07E787F83F07E3FBF8007E7FF00F03E1E00FD0C70C7B15CE830F39480F7F1FC1C47C7F800FFCFF511BFF3F0003E03FFF303E3B0FF037E61F1302E206FE03F60807FF0C838600700223FFC403CCE1D00FDBF3C09C403E01F1FC13C7EE631EBBCC1F5684F071CBC001CFCA07FBF1FF088FF87040FD2015C3323F46";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "60F00FC00004C30DE67EF83C3BA01E7FFF7C00710CC23FE4044FFC3C071F3F1F77FFBA20F01DF054F0701BE04E8C6F80F8C0381C01E000C9F9FBBF025F987F04CA55E3C3F38F87FEF8AC088E07003E7CFDE10033E07301C0FF7A2C689317618144086D827FEC60F9823EEC915FE1FF3E0155824133FD1006E0CCF7806FABCA7BFB9FBCC94C601FCF3C79FF08405327F8C8DCC42F9EE7329FB8A4D8933F7FF7338C0F781E2315D218FFF1F067E61F8CBCFEC9FCE83E78000CCF0AC3E5C0439A46381C7A7E7C530009E1F31BD7F8077A3EA5760003B83DFF925C5FD9821ABEFF33F9EBF09CBFB78383DE1E074B82078108C23EA19F7ECEF2645FFF336163804300";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "F99360232373F88E80A5BD2211C30B9090ACDB72FFF7D0BDC09E11008016FC6E430E0FFC1F3F7009FF9E000F71E787A07D87975F0F2FE79BA33D8FE73E43FE9DFE43CBFE4E691CC3806107FD000019687C7727981F20F001F1673D5A071FC4EF78799870C447BFFF3E3366078FCC3F79E11D00D27827B7271001F07C379F807F32FE1DFB23FF34866B03989EFFC405F3CC0E07FC006703E0061C2CCDA021F8EFFE05E21FFC0DFF1140F321BF8838F86758C070000E858231A0800433CF0776F07C07CF21E3E03C01E601E10F21E78103C77E67EC0A2CEF9CB1C07EF8E3FFFF2EFE305FFDFFE0030F1784FB7A10A77907EF001226D31039FE39C3779DA879C2CC";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "05878AF31C27BC7FC00F800C47183C007C3F07FF81FFC03F9C3F829023E1FFE3B3D11E00FF00C5619873CFE0006FFFC38E2E47F5C0019F907FCB22E674E1C2018048FDD7FF1801C3881E278F048040F8FF03FE78F80C1F001E10CFC269B47E06CE370432394B80E0F03FC7E1C2FCFFE644F00DF1E0FFC718C37C7FC532F8FFFFFFCD1F00536C007818E433FA6EFFFBE3E601BFB100F928ECE707FBD831E38F9841C30DA59E3FE0E2E8C3FFF8378183C40363DBD69A1374B86F807F01F00000007FE0FE3E0786E7CC3FFBE7EE1F1C197FF04001FE00FE1E1E79CE6313C01FF003CE3E1C79C6333B669576607F07C38F03FE01FFC07781E2F9DC00002FA724407F";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFF000000000003FFFFFE0000FFFF800000003FFFFE00001BFFF3F0000FCFFFFFEFC00F0FFFE00000F800000000200FFFFC203F7FE00000001FFFFFF00000007F0FFFE1FFFFFFF87E0000F8E7FFFFFFD7FFFFFFFF800001C28070000000000000000000800100001FFF00FDFFFFE1F80001A01E0FFFFFF8018FDFFE000FFF0F8007FF003FFFF8FCFFFFFF8FF30F7FE07FFC3FFFC1FFCFDFFFFFFFFF1FFF01C000F1FE0003FE20000FC3DF9F8183FC8019D0404331EE1C3FF8000800117FF86584803001E0EFF80080FFFFC38000FCFFFFD784050F3FFDFBC030819603FE031DE7FC44000080000F3C07E0000F";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "C07C7047C30EFE3B3C20000000F0FC7FFFFE3FFC18FF9C000007FFCFFFC00001CF3C0FFFFFF83F7C3FFE3003E078F0FF1DFFE000007FE000C08000E7E1FFF1FFF8F83F080E0003F807F80103E0200607BFFFDE02FFC00FFFE0000000011EC0F0FF1FE3F01FFC0000003E2007E00F8000B8003FF8679FFFFFFFFFEF01F83E0EBFFFE007FF3E1FFFC206700FF03C0BE00383F8000003FFE401FC00000780F80F7F99FBF0FE1C7C0C81007F81C0FC01878F9C3E079BE84C9AB81F0FF39A7E703F0001E1C3C7FF0801C409F40781FFE88081F81FDF6A7C07FC3D7781FECE1FF90E9ADE1E0C0BD871E1C00FFDBE46F3E380FFF90F06701FFE3F8FE41FCC003C18400E";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "838FC3D07B4722FC4C1806CE0345C67CE1C73BFD51F78E79B80FF3487B7EFCA7FFE73CD0781CE9F5C8DC42F226118FE5120293DE3C53600201FFFFFF802E143F33DFFE1CBCBC98F8E83FC6D38F11CAECC387C3F7A973CF38CDFEDE07FFC001CE96C0960B3B004C7E01EC4C00C789E3C3C840782C01FF462083F0BEDE007E1F21F87ECBF58C78AE0D3319C1FEBE9FC41C0F03D60FA43F7E7F9C7FC33F7C7E300C009F8100D5067EE407F00E7FE013C3BDC70E9BE060707FFC03F01E2CF00787DF003C7307FFFC1F0AF89F0C1BCA060523E0E01FECF8F8EE6C9C1DD47003FAEA1060E3EBCD0ED74A307DA64DB00B78F7E0EAC00870A7C0078049D7B77FF98FD3C7";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "8C1AC0F34CE36988BC73C1B6D1E31627D3883F104107CF0FFC1E103CFFFB979514710C207CC576593D5D50A167DE8C080FEBFEEFFFE9BF180141961EAB7FB9E5924E33F9F01FF8F57FC40252FB82F1B605EE12EFE6197BC00626F00431E01E5E3BB72F03F11C3E3C795EB332F61BF8C0DFF1BF08AFCDDE10F43922D187EC009DEB6721FF87A5B48C248637D78FBA600003FFFFE11D01B0C06191EF3C599A12CFF9F609380CF600F9838F305CCE4FCD09AEFD27401E1F083511E27733052CF6101F3704FF804B8D7801FBCCA64BB8EEAA2BD81FC1F00FF80003FC007E1F1E739DC392D0DFF7800038AC062421FDF8F9D66F2BBA60436C3B29FE07E0FC10381A8C";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "3661B43CE0E1C7D0C338460A16A8C6726B017F87E0B7F6AE18086D847B607C13F031A9A1F31EB5F89A0C0F983C338BE61C1C199A1F1F0A64E1E1C78E5F1784DC64879BCE4C378EC8EAF1F039E38E3394A807F07E0E04E01FCD7DA8B34E3D32DC3AAAF020C421D403C0767438B34BC01A2BE0E49B8BBAD20FFA7F81F2403F020F680F21BF603712EE7A9A5A3A9CC07F87421005BF905500003F02D930265555556A96A633FF8391F43FFCA0000029D10012B334D52A2F083111AFFFFA01FDD57FFFF851C1FF7FFFD21877AAADB6D3F7E17FF8021F0926FCFFFE000BF47AAAAAA000061FFFEE0001FFFC00D7FFFBA140F90007C001FDFC699BC000000000000201";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "E1FFFEA9A8CD55A00000000BA807800003FFFFF000008003BFFFFD801FF803F807FF007FF877C89F243D00003F8388FEFFB0DE0000000FFFFFFFFC8000000000000000FFFF20007FFFC7F00007C400000000000000001BFFFFFFFFFFFF7FDF04000021800000000FFE7FFFEFC0000000C0000000000820000003FAAAAAA8009FFFF800007FFFFFFFFFFFF8007FC03F83E3E8BD68987FCF88FF1FD0409E106C0A2719E618F00018FFF003FC07E07E0781F07C0FE03FE000000FE0F8F18C330BDF5C37284F03E1E090F3FFF00F8E37E2B2D07FF007F81FC03F80FFC001FFF8007F81E1C39CE731FC703FE61E03FF87E8EAD362F9BEF83F3D554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N30
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p1_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout ) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\p1_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout  & !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout )) ) ) ) # ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout )) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h0F330F33550055FF;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N33
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout  ) + ( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout  ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout  ) + ( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout  ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "607FC3DF9F071DC3C3F805F003F80780FE07C381B00F8007F80000A87B80CF87FFDF0CCFF800F1FA00DC3FF1E1F07FE42C7C1C1FC06080C600000000000E1400CC2000007FBC80071800071C0FEFC61C3F803FFFCC7C0FC0F2063E00003FFE73A0CF3C1480FFC001FFFC0C00F80E03FC097BF803FFFF58C0FC007E21FFFE00FFF8610FC203F841FDCC1E00007E803BFFF0ED20001FFF7380007FFFFFFFFE300000007EFF16078103FFF00E7FE0000062273F87E0007F800003FFE0100FFFF81FFFC3F0FFFFFFE00D071FF01DD67E00DFE01FFFFF00FFE1E383FDD87FFC00E20800E61893606FBBF0BF983C4FFC0F0218EC301FF71FC00000301F00FFF9F01C07";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "F007DC0FC0038E704C0FC1B910FFF1002FE7C00FC7F80F0FFC1E003C00199013D881F03F83308C795A69107F7FC0FFFFF01000100009C017FF3E7600EDFF681A35C1FC3E001FFF0289BD02677F81C07E061FF0F007F7043FFFF97805CC1C01BFC4082003FEE03FC07EE5430209F8003FDF103985F03DC1F073F8D8FE07FFFF7D9F1F1DF007DE044C389FC79B4F82000003FFFFE1FE3F8FC01F9000FFF80414CFFFFFF80630F61881FC0FC07913B002086869E8C001FF07F00E85898C0FF8F9EFE33C1407F80FF081FE863327EBC0C1F46A781FFE000FFFFFFC03FFFE00FE0F83C06C20FFF780000029F99E11FE00FE15FF0B1FCEE2033D07FE001FFC0FDE1C03";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "40198BFC1FE03F805C3F87F6936988E36600007FE00FC7301FF99C7C0760076C003C21DFD15D8A1F61F0CC7803F000C7E01F957A00FF01EA81FE064600FF83967F04493FF141F0FF780FF007E07E0E7AFFF8007FD90CF2618B81782706030C3A9ECD83C0F82DB4003FF786C1B9C3CD66381FE35C725D19FFD86001FF003FFCBF1800A19FDC37E7E1FF12605866E07FF9A2C1ACC05E27FFFFC0FBDED7E85555556AFC2AB87FFDBC07F9E2BFFFFFADCAFFE238BB546BF286F1B42FFFFFFDFECAFFFFFFAE3E000000029E602AAF113507FF80000015E65C00FFFFFFF0EF82AAAAA000061FFFFFFFFE000000D7FFFA630C1BFFF83FFE020393ABFFFFFFFFFFFFFDFE";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "1E0000C605D555A00000000797F87FFFFFFFFFF000000000000000001FFFFC0007FFFF80007638C0C0EFFFFFC07C7701004F21FFFFFFFFFFFFFFFC8000000000000000FFFFFFFF800003F0000038000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFF3FFFFFFFFFF7DFFFFFFF6AAAAAA800000007FFFFFFFFFFFFFFFFFFFF80003FFC030BFD66C07FFFF7001F2DFF60107FCAE0F879E70FFFFFFFF00003FFE001FF800FFC001FFFE000000FFF00FE0FC3EB0E00031B6FFC0201008B7FF00062F01E8200000FFFF8003FFF80003FFFFFFFFF8001FE03E0F83E3C8FFFE601FFF07F8B1CDF1E87C8FFC02D554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFC0000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFF07FFFFFFFFFFFFFFFC2000001FFFFFFFE00000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFF0200001E07FFFFFFFFFFFFFFF801800001FFFFFFFFFFF800003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E000000000800000007FA7F0FC001E0FFFFFF7F00003C7FFFFFFFFFFFFFFAF0C0000000000069FFFE00021803FBFFFFFFFFF0C3F81FFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFF83C00FFFBC3DFFFFFFFFFFFFFFFFE3FFFFF0000000000003FFFC00000000000000007C083C0000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFF1FFFFF80007FFFFFFFFF9F840000002FFFFF0001FFFFFFFFFE13F000000000FFFFC0000003E20001FFF800040003FFFF860000000000001FFC00EBFFFE00000C1E000020670000FFC001FFFFFFFFFFFFC000001FFFFFFFF8007FF7FFE03FF001C7C037F00007E3F0001878F8001FFFFEFBFE2601F0FFF1DFFFFFFFFFFFFFFFFFF08000001F7F801FFFF7FFFF8003FE003FFFC3D7FFE000E1FFF0FC501FFFFFC2001E1C0000241F9FC1FFF00010FF9801FFE3F801BFFCC000000000F";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "F3F8007070FFFF9FFF3FFFFF873E000060E3F0C207C013F00FE000FBFFDE001BFFFC000000040021807FFDF0FF81E3FFFF8FFFFFFFFF000F82CB00000FF803FFFFFFFFFFFFFFFFFFFFDFFFFF08E00FEFC080000007FFFFFC74001FF7FFF800000081FFFFC3E068FFFC05F801FFFFC387FFE01FF0000F0781FFF47E1F07E07FF07FC03FFFFFFE001878003FF803FFFFFFFFFFFFF003E1E0003FFFFF82F93E00FF07B80000E03E3F8380000FFFFFF1180000FFFFE00000C03FC00FF037E7FFEFFDFDE60100087FFFFFFF7C7FFFFFFDFC000400031FD0003BF03F7FFFC001FFFFEC07F183E14003FF29840FFFF401FF0035FFFFF1FFF7F0078FC000FFFBFFCFC080";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "60F0003FFFFB0001E07E000038201E7FFFFDFFFEFF3DC000040FFC3C07000FFFF7FF841FF0020FAF0F8003FFB00FF000003FFFFFFE0000C8061FFF3DDC0780FFC22A1FFFF3F07801071FC08180003F80FE01FFC01FF0FFC0FFFDF01063177FFFBC07E38200107F0180006F808007FFC3FE287C5E03FF1FFFE0C00001904F07838060003E1C7FFFCF0007FF07C007000073DCC7DFE007CF3E26E1388F00FFF073F010987CE3CDF3F8FFFFFF8000007C83F83803E006780FFF3002FC01FF80184107FFF87FFFB03FF0001B07FE07FF813FF809FFC387FFFF83BFA0018399BFFE661810001FC0787FFFE1E6070FBFF780F83E01619E7F3C0207DF803C81FC7FBF00";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "0072E01F20021F0F0FF8595BEFFFFD37EF93F88F7FE7EF01FF6010000008FFEFF0F1FFFC1F3F7FF9E07E000F81F807BF8207871F00FFE0641CFF801F3E4FFF05FE4FF7FF9F911CFFFFFEFFFC00001EEF807FD8601F3F0001F118FFF8061FC00F0780678F037F8000C1C080007033C0001EFCFFAA1FC7C4381F81FFFC0F807F803CFFE0041C00E1FE64FF877E003BFA03F00FF803FFE0FFE000003FF2200007EFFFF9FC1F000000EFFFF3207F87F8F87F80FF8000007B81CFA0FFFFC03307F9007C07C0FFE01FFC000001FFF0DE1FFFFFFF7FE7F3F166EFE0F1C001F800000018FE3FEFFDFFE00300087C0101F007FE07FFFFF01FC0EFC6003E0387E2287F110C";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "06F80400E3D87BFFC0007FFC40F803FF803FF8000000003FE03F8380DFE0000043DF1FE0FF00C7E01873CFE0001000300FDFBFF03FFF9F900008C2C078FEFDFE0047FC0000F8003F80061F8CDC007F00FFFC0000FC0C1F0001FFFFFF11BB80F1D608FBCDC08800E0FFC000000100001FC40FF201FF003F07C0838005CF000000003DE000431C07F800043C03F100041FFFFE400100F9D0F0F80007C7F01F8007FE3F007DE0001FE2183FFFFFC7FE03FBFFE3FC604C1C0A9E10007FFE00000000001FFE01FFF907F3C007E01E00FC06800FFFFFFFFF001FE07E0F83E0000000003E01FC07C1F0F8E679787F8007FC0FFC01FFFFC0087FFEFA1FFFFFC007F87F80";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N54
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h220A770A225F775F;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFC0000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFF07FFFFFFFFFFFFFFFC2000001FFFFFFFE00000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFF0200001E07FFFFFFFFFFFFFFF801800001FFFFFFFFFFF800003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E000000000800000007FA7F0FC001E0FFFFFF7F00003C7FFFFFFFFFFFFFFAF0C0000000000069FFFE00021803FBFFFFFFFFF0C3F81FFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFF83C00FFFBC3DFFFFFFFFFFFFFFFFE3FFFFF0000000000003FFFC00000000000000007C083C0000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFF1FFFFF80007FFFFFFFFF9F840000002FFFFF0001FFFFFFFFFE13F000000000FFFFC0000003E20001FFF800040003FFFF860000000000001FFC00EBFFFE00000C1E000020670000FFC001FFFFFFFFFFFFC000001FFFFFFFF8007FF7FFE03FF001C7C037F00007E3F0001878F8001FFFFEFBFE2601F0FFF1DFFFFFFFFFFFFFFFFFF08000001F7F801FFFF7FFFF8003FE003FFFC3D7FFE000E1FFF0FC501FFFFFC2001E1C0000241F9FC1FFF00010FF9801FFE3F801BFFCC000000000F";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "607FC3DF9F071DC3C3F805F003F80780FE07C381B00F8007F80000A87B80CF87FFDF0CCFF800F1FA00DC3FF1E1F07FE42C7C1C1FC06080C600000000000E1400CC2000007FBC80071800071C0FEFC61C3F803FFFCC7C0FC0F2063E00003FFE73A0CF3C1480FFC001FFFC0C00F80E03FC097BF803FFFF58C0FC007E21FFFE00FFF8610FC203F841FDCC1E00007E803BFFF0ED20001FFF7380007FFFFFFFFE300000007EFF16078103FFF00E7FE0000062273F87E0007F800003FFE0100FFFF81FFFC3F0FFFFFFE00D071FF01DD67E00DFE01FFFFF00FFE1E383FDD87FFC00E20800E61893606FBBF0BF983C4FFC0F0218EC301FF71FC00000301F00FFF9F01C07";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "F007DC0FC0038E704C0FC1B910FFF1002FE7C00FC7F80F0FFC1E003C00199013D881F03F83308C795A69107F7FC0FFFFF01000100009C017FF3E7600EDFF681A35C1FC3E001FFF0289BD02677F81C07E061FF0F007F7043FFFF97805CC1C01BFC4082003FEE03FC07EE5430209F8003FDF103985F03DC1F073F8D8FE07FFFF7D9F1F1DF007DE044C389FC79B4F82000003FFFFE1FE3F8FC01F9000FFF80414CFFFFFF80630F61881FC0FC07913B002086869E8C001FF07F00E85898C0FF8F9EFE33C1407F80FF081FE863327EBC0C1F46A781FFE000FFFFFFC03FFFE00FE0F83C06C20FFF780000029F99E11FE00FE15FF0B1FCEE2033D07FE001FFC0FDE1C03";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "40198BFC1FE03F805C3F87F6936988E36600007FE00FC7301FF99C7C0760076C003C21DFD15D8A1F61F0CC7803F000C7E01F957A00FF01EA81FE064600FF83967F04493FF141F0FF780FF007E07E0E7AFFF8007FD90CF2618B81782706030C3A9ECD83C0F82DB4003FF786C1B9C3CD66381FE35C725D19FFD86001FF003FFCBF1800A19FDC37E7E1FF12605866E07FF9A2C1ACC05E27FFFFC0FBDED7E85555556AFC2AB87FFDBC07F9E2BFFFFFADCAFFE238BB546BF286F1B42FFFFFFDFECAFFFFFFAE3E000000029E602AAF113507FF80000015E65C00FFFFFFF0EF82AAAAA000061FFFFFFFFE000000D7FFFA630C1BFFF83FFE020393ABFFFFFFFFFFFFFDFE";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "1E0000C605D555A00000000797F87FFFFFFFFFF000000000000000001FFFFC0007FFFF80007638C0C0EFFFFFC07C7701004F21FFFFFFFFFFFFFFFC8000000000000000FFFFFFFF800003F0000038000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFF3FFFFFFFFFF7DFFFFFFF6AAAAAA800000007FFFFFFFFFFFFFFFFFFFF80003FFC030BFD66C07FFFF7001F2DFF60107FCAE0F879E70FFFFFFFF00003FFE001FF800FFC001FFFE000000FFF00FE0FC3EB0E00031B6FFC0201008B7FF00062F01E8200000FFFF8003FFF80003FFFFFFFFF8001FE03E0F83E3C8FFFE601FFF07F8B1CDF1E87C8FFC02D554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "F3F8007070FFFF9FFF3FFFFF873E000060E3F0C207C013F00FE000FBFFDE001BFFFC000000040021807FFDF0FF81E3FFFF8FFFFFFFFF000F82CB00000FF803FFFFFFFFFFFFFFFFFFFFDFFFFF08E00FEFC080000007FFFFFC74001FF7FFF800000081FFFFC3E068FFFC05F801FFFFC387FFE01FF0000F0781FFF47E1F07E07FF07FC03FFFFFFE001878003FF803FFFFFFFFFFFFF003E1E0003FFFFF82F93E00FF07B80000E03E3F8380000FFFFFF1180000FFFFE00000C03FC00FF037E7FFEFFDFDE60100087FFFFFFF7C7FFFFFFDFC000400031FD0003BF03F7FFFC001FFFFEC07F183E14003FF29840FFFF401FF0035FFFFF1FFF7F0078FC000FFFBFFCFC080";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "60F0003FFFFB0001E07E000038201E7FFFFDFFFEFF3DC000040FFC3C07000FFFF7FF841FF0020FAF0F8003FFB00FF000003FFFFFFE0000C8061FFF3DDC0780FFC22A1FFFF3F07801071FC08180003F80FE01FFC01FF0FFC0FFFDF01063177FFFBC07E38200107F0180006F808007FFC3FE287C5E03FF1FFFE0C00001904F07838060003E1C7FFFCF0007FF07C007000073DCC7DFE007CF3E26E1388F00FFF073F010987CE3CDF3F8FFFFFF8000007C83F83803E006780FFF3002FC01FF80184107FFF87FFFB03FF0001B07FE07FF813FF809FFC387FFFF83BFA0018399BFFE661810001FC0787FFFE1E6070FBFF780F83E01619E7F3C0207DF803C81FC7FBF00";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "0072E01F20021F0F0FF8595BEFFFFD37EF93F88F7FE7EF01FF6010000008FFEFF0F1FFFC1F3F7FF9E07E000F81F807BF8207871F00FFE0641CFF801F3E4FFF05FE4FF7FF9F911CFFFFFEFFFC00001EEF807FD8601F3F0001F118FFF8061FC00F0780678F037F8000C1C080007033C0001EFCFFAA1FC7C4381F81FFFC0F807F803CFFE0041C00E1FE64FF877E003BFA03F00FF803FFE0FFE000003FF2200007EFFFF9FC1F000000EFFFF3207F87F8F87F80FF8000007B81CFA0FFFFC03307F9007C07C0FFE01FFC000001FFF0DE1FFFFFFF7FE7F3F166EFE0F1C001F800000018FE3FEFFDFFE00300087C0101F007FE07FFFFF01FC0EFC6003E0387E2287F110C";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "06F80400E3D87BFFC0007FFC40F803FF803FF8000000003FE03F8380DFE0000043DF1FE0FF00C7E01873CFE0001000300FDFBFF03FFF9F900008C2C078FEFDFE0047FC0000F8003F80061F8CDC007F00FFFC0000FC0C1F0001FFFFFF11BB80F1D608FBCDC08800E0FFC000000100001FC40FF201FF003F07C0838005CF000000003DE000431C07F800043C03F100041FFFFE400100F9D0F0F80007C7F01F8007FE3F007DE0001FE2183FFFFFC7FE03FBFFE3FC604C1C0A9E10007FFE00000000001FFE01FFF907F3C007E01E00FC06800FFFFFFFFF001FE07E0F83E0000000003E01FC07C1F0F8E679787F8007FC0FFC01FFFFC0087FFEFA1FFFFFC007F87F80";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N0
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \p2_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout  & 
// \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N36
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  ) + ( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  ) + ( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E0000001C0FFFFFFFEC000FFFFF000021FFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF00007D3FFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC7400000800000000000000003C1F97000005FFFE00000000001FFFF0000FF801FFF401FF001FFFF07FFFC0000001FFFFFFFFC00003FFFFFFFFFFFFFFFC1E1FFFFFFFFFFC010E0000FFF800000000000000000FFFFFF118000000001FFFFFFFC0000FF037E7FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFD000040FFFFFFFFFFE00000007FFFC00000000FF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFBF003C3F8FFFFFFF7FF80000FFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF37FFFFFF3FDFFFFFFFC20000000C00000000003F7FFFFFC000FFFE0000000FFFC0FFFFFFFFFCE8800003FFE07DFFFF80018000107FFFF800000000004003FF1FFFE0C00001FFF000038000000003800030FFFFFF003FFF0000001CC7FFFFF8003FDF1E077F00000F8C001FE7801C020C07000000000000037FF807FFE006780FFFFFFD0001FFFFE7BFFFFFF87FFFF3FFFFFFFCFFFE0000003FFFFFFFC38000007C000001839FBF0C5E1800001FFFFFFFFFFFF9F8F040087FF801FFE19E7FFFFDF820003FFE000000FF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FFF3E000DFFDE00FFF002084000000E1FF8007FFFFE7FFFE000010000000FFEFFFFFFFFC1F3F7FF9E001FFF001FFF8400007871F00001FFFFFFF8000C1B0000201BFFFFFFFFEE30000000003FFFFE010007FFFFFE0C00001F1000007F9E03FF0FFFFFFFFFF7F800000000000000000000003FF820007FBC01FFE0003FF8000003F000000000000019FFF8001FFFFFFFC000FFFFFFFE0001FFFFFC000200000100001FFE000000000000CDFFF8007078000FFFFFFFFFF80005F0000000307FFFF83F83FFFE00003FFFFFE0000000000000080180003E71000F1C00007FFFFFFFF01C00002001FFCFFFFFC00FFF007FFF800000FFFC00000003FFC07FFD787EFF3";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "F8800000000000003FFFFFFC4007FFFFFFC000000000003FFFC07C7FFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF00000606FFFF7FD007F00FFFFFFBFFC000007FFFF800600703C007FFF00000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF003FFFFFFA00000000003DFFFFBCFC0007FFFBC003FFFFFFFFFFFFFFFEFF0600FF0000003FF0007FFFFFFF00021FFFFFE207FFFFFFF80003FFFFE3FFF8301FFF7FFFFF800000000000000001FFFFFFF80000001FFE0003FFFFFFFFFFFFFFFFE0007FF003FFFFFFFFFFFE0003FFC00FF819FE807FFFF8000FFFFFFFFFC0000001042000000007FF8000";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000007FFFFFFFC0000000000000000001FFFFF140001FFFFFFFFFFFFDF98FFFFFFC0000000000000000000001FFFFFFFF800000800003FFFFE383FFFF000000000001878F80000000100002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFE0000000007FFFFE0000003C28000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFE001C07FFFFFCC000000000F";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "1FFFC3DFE0F8FFC03FF8040003FFF800FFF80381F0007FFFF80000087BFF0087FFC0FCC007FF01FFFF23FFF01FF0001BC07FE01FFF8F0001FFFFFFFFFFF1EBFFFFFFFFFFFFBC800007FFF81FF0003E03FF8000000F800FFF0001FE0000000003BB03C3E1FFFFC0000003F3FF000FFC000887F8000000A0FF000001FFFFFE000007800FFFFFF80002001FFFFFFE800000000F000000008000007FFFFFFFFE30000000000017F80000000FF1801FFFFFFFE7007FE0007FFFFFFC0000000000001FFFFFF0000000000FFFE0001FDE7E00001FFFFFFFFF001FE07FFDDF800000E20000E3FB5F6000040F3F8003FFFFF003FF1000000FFFC000000010000006001FF8";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00003C003FFC0FFFF3FFC1BFEF000F000000000038000F0FFC1E003C00066FEFEF01FFC0000FFC791E79D3FF7FC0FFFFFFFFFFFFFFF6001000FFF600EEF0F7F80FC0003FFFE00000007DFD807F800001F800030007F0FFFFFFFF87FBFC03FFFFFFFFDFFC00003FFF800403020007FFFFDFF02001FFFDC00FF007F8FFF80000027F00FE0007FFFBF3C09FF860F07DFFFFFC00001E003F803FFF90000007FFEF30000007FE30F618FE000FFF8603FFFFF7EFEEEFC00000FFF00087F8000CFF000000C3F400000FFFFFFF81FFD87400FF306F87E000000FFFFFFFFFFFFE0001FF803FFFFF00087FFFFFD5FFFFFE0000FFEBC0F738797CF0C0FFFE000003FFE01FF0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "80078003FFE00060A03FF80384D5418281FFFFFFE00007C01FF87C03FF600780003C219FEFA07FFFFFFFCC07FFF00307FFE01305FFFF001301FFF821FFFF80187FF837000079FF0018000FFFE001FE0CFFFFFF8038FCFD818FFEF7C0DE00FF30C71183FF002BEC00000818FE43C37481C7FFE021FC1C17FFDD8001FFFFC001AF07FFDE5FBFC8001FFBC2807806FF80037A1843802147FFFFFFFDDF90105555556AFFB2387FFE8FC290014000002C4400023838546BFD13CF8470FFFFFC0003000000000000000002A2802AAFF03207FFFFFFFFE38640F0FFFFFFFF4C02AAAAA000061FFFFFFFFFFFFFFF2800041F0023FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFF47E1C555A00000000CC00000000000000FFFFFFFFFFFFFFFFFE000000007FFFFFFFF8818C03A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFC18029EE07FFFFFFFE00D0000107FF61FF98000000000000FFFFFFFE000007FFFFC0000001FFFFFF00000FFF003F4460008786E000000B888FFF0001DEFFE8CFFFFFFFFF80000007FFFFFFFFFFFFFFFFE0003FF003FC0400019FFFFF0006A60EEFE8068FFFFDD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N18
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout ) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout )) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & \p1_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( 
// !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout )) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "1FFFC3DFE0F8FFC03FF8040003FFF800FFF80381F0007FFFF80000087BFF0087FFC0FCC007FF01FFFF23FFF01FF0001BC07FE01FFF8F0001FFFFFFFFFFF1EBFFFFFFFFFFFFBC800007FFF81FF0003E03FF8000000F800FFF0001FE0000000003BB03C3E1FFFFC0000003F3FF000FFC000887F8000000A0FF000001FFFFFE000007800FFFFFF80002001FFFFFFE800000000F000000008000007FFFFFFFFE30000000000017F80000000FF1801FFFFFFFE7007FE0007FFFFFFC0000000000001FFFFFF0000000000FFFE0001FDE7E00001FFFFFFFFF001FE07FFDDF800000E20000E3FB5F6000040F3F8003FFFFF003FF1000000FFFC000000010000006001FF8";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00003C003FFC0FFFF3FFC1BFEF000F000000000038000F0FFC1E003C00066FEFEF01FFC0000FFC791E79D3FF7FC0FFFFFFFFFFFFFFF6001000FFF600EEF0F7F80FC0003FFFE00000007DFD807F800001F800030007F0FFFFFFFF87FBFC03FFFFFFFFDFFC00003FFF800403020007FFFFDFF02001FFFDC00FF007F8FFF80000027F00FE0007FFFBF3C09FF860F07DFFFFFC00001E003F803FFF90000007FFEF30000007FE30F618FE000FFF8603FFFFF7EFEEEFC00000FFF00087F8000CFF000000C3F400000FFFFFFF81FFD87400FF306F87E000000FFFFFFFFFFFFE0001FF803FFFFF00087FFFFFD5FFFFFE0000FFEBC0F738797CF0C0FFFE000003FFE01FF0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "80078003FFE00060A03FF80384D5418281FFFFFFE00007C01FF87C03FF600780003C219FEFA07FFFFFFFCC07FFF00307FFE01305FFFF001301FFF821FFFF80187FF837000079FF0018000FFFE001FE0CFFFFFF8038FCFD818FFEF7C0DE00FF30C71183FF002BEC00000818FE43C37481C7FFE021FC1C17FFDD8001FFFFC001AF07FFDE5FBFC8001FFBC2807806FF80037A1843802147FFFFFFFDDF90105555556AFFB2387FFE8FC290014000002C4400023838546BFD13CF8470FFFFFC0003000000000000000002A2802AAFF03207FFFFFFFFE38640F0FFFFFFFF4C02AAAAA000061FFFFFFFFFFFFFFF2800041F0023FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFF47E1C555A00000000CC00000000000000FFFFFFFFFFFFFFFFFE000000007FFFFFFFF8818C03A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFC18029EE07FFFFFFFE00D0000107FF61FF98000000000000FFFFFFFE000007FFFFC0000001FFFFFF00000FFF003F4460008786E000000B888FFF0001DEFFE8CFFFFFFFFF80000007FFFFFFFFFFFFFFFFE0003FF003FC0400019FFFFF0006A60EEFE8068FFFFDD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000007FFFFFFFC0000000000000000001FFFFF140001FFFFFFFFFFFFDF98FFFFFFC0000000000000000000001FFFFFFFF800000800003FFFFE383FFFF000000000001878F80000000100002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFE0000000007FFFFE0000003C28000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFE001C07FFFFFCC000000000F";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E0000001C0FFFFFFFEC000FFFFF000021FFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF00007D3FFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC7400000800000000000000003C1F97000005FFFE00000000001FFFF0000FF801FFF401FF001FFFF07FFFC0000001FFFFFFFFC00003FFFFFFFFFFFFFFFC1E1FFFFFFFFFFC010E0000FFF800000000000000000FFFFFF118000000001FFFFFFFC0000FF037E7FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFD000040FFFFFFFFFFE00000007FFFC00000000FF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFBF003C3F8FFFFFFF7FF80000FFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF37FFFFFF3FDFFFFFFFC20000000C00000000003F7FFFFFC000FFFE0000000FFFC0FFFFFFFFFCE8800003FFE07DFFFF80018000107FFFF800000000004003FF1FFFE0C00001FFF000038000000003800030FFFFFF003FFF0000001CC7FFFFF8003FDF1E077F00000F8C001FE7801C020C07000000000000037FF807FFE006780FFFFFFD0001FFFFE7BFFFFFF87FFFF3FFFFFFFCFFFE0000003FFFFFFFC38000007C000001839FBF0C5E1800001FFFFFFFFFFFF9F8F040087FF801FFE19E7FFFFDF820003FFE000000FF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FFF3E000DFFDE00FFF002084000000E1FF8007FFFFE7FFFE000010000000FFEFFFFFFFFC1F3F7FF9E001FFF001FFF8400007871F00001FFFFFFF8000C1B0000201BFFFFFFFFEE30000000003FFFFE010007FFFFFE0C00001F1000007F9E03FF0FFFFFFFFFF7F800000000000000000000003FF820007FBC01FFE0003FF8000003F000000000000019FFF8001FFFFFFFC000FFFFFFFE0001FFFFFC000200000100001FFE000000000000CDFFF8007078000FFFFFFFFFF80005F0000000307FFFF83F83FFFE00003FFFFFE0000000000000080180003E71000F1C00007FFFFFFFF01C00002001FFCFFFFFC00FFF007FFF800000FFFC00000003FFC07FFD787EFF3";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "F8800000000000003FFFFFFC4007FFFFFFC000000000003FFFC07C7FFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF00000606FFFF7FD007F00FFFFFFBFFC000007FFFF800600703C007FFF00000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF003FFFFFFA00000000003DFFFFBCFC0007FFFBC003FFFFFFFFFFFFFFFEFF0600FF0000003FF0007FFFFFFF00021FFFFFE207FFFFFFF80003FFFFE3FFF8301FFF7FFFFF800000000000000001FFFFFFF80000001FFE0003FFFFFFFFFFFFFFFFE0007FF003FFFFFFFFFFFE0003FFC00FF819FE807FFFF8000FFFFFFFFFC0000001042000000007FF8000";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N54
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) ) ) ) # ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((\p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout  & !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout  & 
// ((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout  & !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ((\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N39
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFC3DFFFFFFFC00007FBFFFC000000FFFFFC7E0FFFFFFFF80000087BFFFF78003FFCC0000001FFFFFFFFF0000FFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE00007FFFFFF0000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFF7FFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700001FFF800000000000000000001FFFFFF0000000000FFFFFFFE02181FFFFFFFFFFFFFFFFFFE0000220000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFEFFFFFF600EFFFFFF8003FFFC000000000000200007F800000000003FFF80FFFFFFFFFFFFFFC0000000000000000003FFFFFFBFCFDFFFFFFFFDFF03FFE00023FFFF00007000000000000FFFFFFF8000000009FFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9000000000000000000001CF09E700000FFFFFFC0000001010103FFFFFFFF00087F8000C00000000000BFFFFF00000007FFFFF8000FFCC57FFFFFFFFF0000000000001FFFFFF800000000000000000020000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFF8000001FFFFF003FFFFC783E3FFDFFFFFFFFE00007FFE007FC00009FF800003C219FFFFFFFFFFFFFCC00000FFC07FFFFEF000000FFFC01FFFFE000007FE07FFFFF00007E000007FFFFFFE00001F0FFFFFFFFF80300018FFFFFFFC1FFFFCF000183FFFFD61C0000001F00003C83FFFFFFE000001C1000200001FFFFFFFE6F0000001FFFFFFFFFFBC2007806FFFFFCFD9FFF800087FFFFFFFFDF90005555556AFF82387FFF8F008E000000002A4000023838546BFF18780430FFFFFC003C00000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80001007FFFFFFFFFFDFFFFEF8001FFF9FFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFF000003FFBE0003F991FFFFFFC770000FFFFE1FFE80FFFFFFFFF80000000000000000000000000003FFFFC0003FFFFFFFFFF000147F02017FF0FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFE000BFFFF0000000F80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF1FFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFC7FFFFFFFFFFFFFFFFFFFFF000000FFFFFFE338000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FF987F00000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF800001E618000000000003FFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000180000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFF878E0FFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFE0EFFFFFFFFFFFFFFFFFFFFFFFF7F800000000000000000000000007DFFF800001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFF0E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FF80000000000003FFFFFFFC00007FFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FF7FFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFF0000000003FFFFFFFFFF8006000003FF800000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFF00000000001DFFFFFFFFFFFFFC00001C0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFC000000000001FFFFFFC00007FFFFFF800000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N42
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & \p1_bomb|altsyncram_component|auto_generated|ram_block1a62~portadataout ) ) ) ) # ( 
// !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h272700AA272755FF;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFE000BFFFF0000000F80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF1FFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFC7FFFFFFFFFFFFFFFFFFFFF000000FFFFFFE338000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FF987F00000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF800001E618000000000003FFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000180000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFF878E0FFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFE0EFFFFFFFFFFFFFFFFFFFFFFFF7F800000000000000000000000007DFFF800001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFF0E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FF80000000000003FFFFFFFC00007FFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FF7FFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFF0000000003FFFFFFFFFF8006000003FF800000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFF00000000001DFFFFFFFFFFFFFC00001C0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFC000000000001FFFFFFC00007FFFFFF800000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFC3DFFFFFFFC00007FBFFFC000000FFFFFC7E0FFFFFFFF80000087BFFFF78003FFCC0000001FFFFFFFFF0000FFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE00007FFFFFF0000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFF7FFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700001FFF800000000000000000001FFFFFF0000000000FFFFFFFE02181FFFFFFFFFFFFFFFFFFE0000220000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFEFFFFFF600EFFFFFF8003FFFC000000000000200007F800000000003FFF80FFFFFFFFFFFFFFC0000000000000000003FFFFFFBFCFDFFFFFFFFDFF03FFE00023FFFF00007000000000000FFFFFFF8000000009FFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9000000000000000000001CF09E700000FFFFFFC0000001010103FFFFFFFF00087F8000C00000000000BFFFFF00000007FFFFF8000FFCC57FFFFFFFFF0000000000001FFFFFF800000000000000000020000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFF8000001FFFFF003FFFFC783E3FFDFFFFFFFFE00007FFE007FC00009FF800003C219FFFFFFFFFFFFFCC00000FFC07FFFFEF000000FFFC01FFFFE000007FE07FFFFF00007E000007FFFFFFE00001F0FFFFFFFFF80300018FFFFFFFC1FFFFCF000183FFFFD61C0000001F00003C83FFFFFFE000001C1000200001FFFFFFFE6F0000001FFFFFFFFFFBC2007806FFFFFCFD9FFF800087FFFFFFFFDF90005555556AFF82387FFF8F008E000000002A4000023838546BFF18780430FFFFFC003C00000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80001007FFFFFFFFFFDFFFFEF8001FFF9FFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFF000003FFBE0003F991FFFFFFC770000FFFFE1FFE80FFFFFFFFF80000000000000000000000000003FFFFC0003FFFFFFFFFF000147F02017FF0FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N48
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a62~portadataout ) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|ram_block1a62~portadataout  & \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h0033550FFF33550F;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N42
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout  ) + ( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout  ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout  ) + ( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout  ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000000000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8000000000000000000000000000000000001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800600000000000000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N42
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\p1_bomb|altsyncram_component|auto_generated|ram_block1a87~portadataout ) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & \p1_bomb|altsyncram_component|auto_generated|ram_block1a87~portadataout ) ) ) ) # ( 
// !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h447703034477CFCF;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000000000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8000000000000000000000000000000000001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800600000000000000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N48
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( (\p2_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout  & !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h330033FF550F550F;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N45
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  ) + ( \Add0~22  ))

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000000000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8000000000000000000000000000000000001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800600000000000000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N12
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout ) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout  & !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .lut_mask = 64'h3300550F33FF550F;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000000000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8000000000000000000000000000000000001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800600000000000000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N36
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .lut_mask = 64'h04C407C734F437F7;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N48
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout  ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout  ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000000000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8000000000000000000000000000000000001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800600000000000000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N6
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout ) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \p2_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout  & \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\p2_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .lut_mask = 64'h5533000F5533FF0F;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000000000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8000000000000000000000000000000000001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800600000000000000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N0
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a65~portadataout ) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout )) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & \p1_bomb|altsyncram_component|auto_generated|ram_block1a65~portadataout ) ) ) ) # ( 
// !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout )) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N51
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout  ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout  ) + ( \Add0~14  ))

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000000000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8000000000000000000000000000000000001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800600000000000000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N39
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a66~portadataout ) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// \p1_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout )) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & \p1_bomb|altsyncram_component|auto_generated|ram_block1a66~portadataout ) ) ) ) # ( 
// !\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout )) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .lut_mask = 64'h353500F035350FFF;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000000000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8000000000000000000000000000000000001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800600000000000000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y19_N0
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (\p2_bomb|altsyncram_component|auto_generated|ram_block1a18~portadataout ) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \p2_bomb|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .lut_mask = 64'h00CC474733FF4747;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N54
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout  ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout  ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode293w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000000000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8000000000000000000000000000000000001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800600000000000000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p2_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[1][12]~q ,\play_counters[1][11]~q ,\play_counters[1][10]~q ,\play_counters[1][9]~q ,\play_counters[1][8]~q ,\play_counters[1][7]~q ,\play_counters[1][6]~q ,\play_counters[1][5]~q ,\play_counters[1][4]~q ,\play_counters[1][3]~q ,\play_counters[1][2]~q ,
\play_counters[1][1]~q ,\play_counters[1][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p2_bomb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .init_file = "bomb.mif";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p2_bomb|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: LABCELL_X64_Y16_N30
cyclonev_lcell_comb \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 (
// Equation(s):
// \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout  = ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \p2_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\p2_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout ) ) ) ) # ( \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p2_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # 
// (\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\p2_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) ) ) ) # ( !\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\p2_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\p2_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout  & \p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datae(!\p2_bomb|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\p2_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000000000000003BFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFBEFF80E02041400001A3FFFFFFFE1C0000000000000000000000000000000000001011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF80000000000000000000000000001F80000000000000000060FFE002007EFFFFFFFFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFBF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFE03E00FFFFFFFFFFFFFFFFFFF800000000000000000000000000000703FFFFFFFFFFFFDF54000000207F03C0000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000040E001E000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000040000000000C03C01E3F0FFFFFFFFFFFFFFFFFFFFFFFFF87EFFFFFFFFFC3C37F01C00000000000000303FFFFFFFF000000000000003FFFFFFFFFFFFFFF8380000000000001FFBFFFFFFFFFFFFFF7F0018000000000003EBFFFFFFFFFFFFFFFFE1E10000000000000000000040FFFFFFFFFFFFFFFFFF8002000001C3C3FDFEFE020000000000000000000000000000083FFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000001E03FFFC7FFC0000800000000000000000001FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE700000000000FFFFFFFFFFFFFFE500000000000000000FF81FC7C0000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "000000000003F83FC1FFBFFF7FE03FE000FDFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000001BFFFFFFFFFFFFFFFFEFC00F0FFFFFFFFFFFFFFFFFFFFFFFFFFC20000000000000000000000000007F0FFFE1FFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000003FFFFFFFFFFFFF8FF30F7FE07FFC3FFFC1FFFFFFFFFFFFFF1FFFFFFFFFFFFE00000000000FC3FF9F8183FC8001C04040380E0000000008000000000000000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "000000000000FFFBFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003E078F0FF1FFFFFFFFFFFE000000000E7E1FFF1FFF8FFFFFFFFFFFFF8000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003E200000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFF800000000003FFFFFFFFFFFF000000000001878F80000000000002001F0FFF1FFFFFFFFFFFFFFFFFFF08000001F7FFFFFFFFFFFFFFFFFFE0000000000000000E1FFF0FC0000000000001E1C00000000000000000010FFFFFFFFFFFFFFFFFCC000000000F";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode284w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFF9FFF3FFFFF873E000000000000000000000FFFFFFFFFFFFFFFFFFC000000040021807FFDFFFFFFFFFFFF8FFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF08E00FEFFFFFFFFFFFFFFFFC740000000000000000000000000000000005FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFF118000000000000000000000FF037E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000000007FFFFFFFFFFFFFF8400000001FFFFFFFFFFF1FFFFFFFFFFC000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "60F0000000000001E07E000038201E7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF3FDFFFFFFFC2000000000000000000000000000000FFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFE0000000000180000000000000000000004003FF1FFFE0C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFF87FFFF3FFFFFFFFFFFE0000003FFFFFFFC380000000000001839FBFFC7E1800001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFF3E0000000000FFFFFFFFFFFFFFFFFFF80000000000000000010000000FFEFFFFFFFFC1F3F7FF9E000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8000000000000000000000000000000000001FFFFFFFFF8000003FFFFFFFFFFFFFFFFFFF800000000000000FFFFFFFE0000000000000200000000001FFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFF8000000000000307FFFFFFFFFFFFE000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFC40000000000000000000003FFFFFFFFFFFE0000003DF1FE0FF00C7E01873CFE0000000000FFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800600000000000000000000FC0C1F000000000001BFFFFFDE000000000800E0FFFFFFFFFFFFFFFFC4000001FFFFFF000000000000000000003DFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFC0000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\p1_bomb|altsyncram_component|auto_generated|rden_decode|w_anode270w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFC3DFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF80000087BFFFFFFFFFFFCC0000001FFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC80000000001FFFFFFE000000000000000FFFFFFFFE0000000003BFFFFFFFFFFFC00000000000000FFFFFFFFFF800000000FFFFFFFFFFFFFE000000000FFFFFF80000001FFFFFFE800000000F000000000000007FFFFFFFFE30000000000017FFFFFFFFFFFFFFFFFFFFFFE700000000000000000000000000001FFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000E20000E3FBDF600000003F800000000003FFFFFFFFFFFFC000000010000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFC0000000FFFFFFFC1BFFFFFFF000000000000000F0FFC1E003C000000000001FFFFFFFFFC791E79D3FF7FC0FFFFFFFFFFFFFFFFFFFFFFFFF600EFFFFFF80000000000000000000000007F800000000003FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFDFF03FFFFFFFFFFFF0000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00087F8000C0000000000000000000000000000000000FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFF38787FFFFFFFFE00000000001FFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFF800000000000003FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFC0000000000003C219FFFFFFFFFFFFFCC0000000007FFFFFF000000000001FFFFE0000000007FFFFF00007FFFFFFFFFFFFFE0000000FFFFFFFFF80000018FFFFFFFC0000000000183FFFFFFFC0000001FFFFFFFFFFFFFFFE000001C1000000001FFFFFFFFEF0000001FFFFFFFFFFBC2007806FFFFFFFF9FFF800007FFFFFFFFDF90005555556AFF82387FFF8F008000000000284000023838546BFF18780430FFFFFC000000000000000000000282002AAFF03007FFFFFFFFFFFE4000FFFFFFFF0C02AAAAA000061FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFF";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFC7E1C555A00000000C000000000000000000000000000000000000000007FFFFFFFFFFF8C0020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2AAAAA8000000000000000000000000000000003FFFFFF80000007FFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000003FFFE0003F9FFFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFF000007FFE000000FFFFFD554AAAC00000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\play_counters[0][12]~q ,\play_counters[0][11]~q ,\play_counters[0][10]~q ,\play_counters[0][9]~q ,\play_counters[0][8]~q ,\play_counters[0][7]~q ,\play_counters[0][6]~q ,\play_counters[0][5]~q ,\play_counters[0][4]~q ,\play_counters[0][3]~q ,\play_counters[0][2]~q ,
\play_counters[0][1]~q ,\play_counters[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p1_bomb|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .init_file = "bomb.mif";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 32768;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \p1_bomb|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28000000000000000000000000000000000000000001F3FDFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N30
cyclonev_lcell_comb \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 (
// Equation(s):
// \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout  = ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\p1_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\p1_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \p1_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// !\p1_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\p1_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) ) ) ) # ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\p1_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\p1_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0] & (\p1_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) ) ) )

	.dataa(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\p1_bomb|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datae(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\p1_bomb|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y16_N57
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \p1_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout  ) + ( \p2_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout  ) + ( \Add0~6  ))

	.dataa(!\p2_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\p1_bomb|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Add0~1_sumout ,\Add0~5_sumout ,\Add0~9_sumout ,\Add0~13_sumout ,\Add0~17_sumout ,\Add0~21_sumout ,\Add0~25_sumout ,\Add0~29_sumout ,\Add0~33_sumout ,\Add0~37_sumout ,\Add0~41_sumout ,\Add0~45_sumout ,\Add0~49_sumout ,
\Add0~53_sumout ,\Add0~57_sumout ,\Add0~61_sumout ,\Add0~65_sumout ,\Add0~69_sumout ,\Add0~73_sumout ,\Add0~77_sumout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( 
// \SW[0]~input_o  ) ) ) # ( !\codec|Equal3~1_combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \SW[0]~input_o  ) ) ) # ( \codec|Equal3~1_combout  & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( ((!\codec|Equal3~0_combout  & ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout )))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|Equal3~1_combout  & 
// ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\codec|Equal2~0_combout ),
	.datac(!\codec|Equal2~1_combout ),
	.datad(!\codec|Equal3~0_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFDFDFD5555555555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N1
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N4
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N7
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N10
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N16
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N19
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N29
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// ((!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|Audio_Out_Serializer|left_channel_was_read~q )) # (\SW[0]~input_o ) ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  ) ) ) # 
// ( \codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(gnd),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'h3333333333333B3B;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # 
// ((!\codec|done_dac_channel_sync~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((\codec|Audio_Out_Serializer|left_channel_was_read~q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h5555555555755545;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \SW[0]~input_o  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) ) # ( !\SW[0]~input_o  & ( 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q ))) ) ) ) # ( \SW[0]~input_o  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'h0000FFFF0020FFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N55
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( (!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # ((!\codec|done_dac_channel_sync~q ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( (\codec|Audio_Out_Serializer|left_channel_was_read~q  & (\codec|done_dac_channel_sync~q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00000010FFEFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N58
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # ((!\codec|done_dac_channel_sync~q ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (\codec|Audio_Out_Serializer|left_channel_was_read~q  & (\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00000100FEFFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N7
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N40
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( (!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # ((!\codec|done_dac_channel_sync~q ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( (\codec|Audio_Out_Serializer|left_channel_was_read~q  & (\codec|done_dac_channel_sync~q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00000010FFEFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N10
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = (!\SW[0]~input_o  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N22
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( (!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # 
// ((!\codec|done_dac_channel_sync~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( (\codec|Audio_Out_Serializer|left_channel_was_read~q  & (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\codec|done_dac_channel_sync~q  & 
// !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00000100FEFFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  & ( 
// !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h00000000CCCCCCCC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N37
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # 
// ((!\codec|done_dac_channel_sync~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (\codec|Audio_Out_Serializer|left_channel_was_read~q  & (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00000010FFEFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N16
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = (!\SW[0]~input_o  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N19
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # ((!\codec|done_dac_channel_sync~q ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (\codec|Audio_Out_Serializer|left_channel_was_read~q  & (\codec|done_dac_channel_sync~q  & (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00000100FEFFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Add0~1_sumout ,\Add0~5_sumout ,\Add0~9_sumout ,\Add0~13_sumout ,\Add0~17_sumout ,\Add0~21_sumout ,\Add0~25_sumout ,\Add0~29_sumout ,\Add0~33_sumout ,\Add0~37_sumout ,\Add0~41_sumout ,\Add0~45_sumout ,\Add0~49_sumout ,
\Add0~53_sumout ,\Add0~57_sumout ,\Add0~61_sumout ,\Add0~65_sumout ,\Add0~69_sumout ,\Add0~73_sumout ,\Add0~77_sumout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y12_N14
dffeas \codec|Bit_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_BCLK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|Bit_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N38
dffeas \codec|Bit_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Bit_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|Bit_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~26 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~26_combout  = ( \codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\codec|Audio_Out_Serializer|data_out_shift_reg [1] & 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ((!\codec|Bit_Clock_Edges|last_test_clk~q ) # (\codec|Bit_Clock_Edges|cur_test_clk~q )))) ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [1] & ((!\codec|Bit_Clock_Edges|last_test_clk~q ) # (\codec|Bit_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [1] & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ((!\codec|Bit_Clock_Edges|last_test_clk~q ) # (\codec|Bit_Clock_Edges|cur_test_clk~q )))) ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( 
// !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\codec|Audio_Out_Serializer|data_out_shift_reg [1] & ((!\codec|Bit_Clock_Edges|last_test_clk~q ) # (\codec|Bit_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\codec|Bit_Clock_Edges|last_test_clk~q ),
	.datab(!\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .lut_mask = 64'h0B0B0B000B0B000B;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~25_combout  = ( !\SW[0]~input_o  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( (((\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0])) # (\codec|Audio_Out_Serializer|read_left_channel~combout )) # (\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ) ) ) ) # ( !\SW[0]~input_o 
//  & ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (((\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0])) # (\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .lut_mask = 64'h5700000057FF0000;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N26
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~24 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~24_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] ) ) # ( 
// !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [1])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]))) ) )

	.dataa(!\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .lut_mask = 64'h4747474700FF00FF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg[22]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout  = ( \codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & !\codec|Audio_Out_Serializer|left_channel_was_read~q ))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  
// ) ) ) # ( \codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & !\codec|Audio_Out_Serializer|read_left_channel~0_combout )) # (\SW[0]~input_o ) ) ) ) # ( 
// !\codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22]~1 .lut_mask = 64'h00FF44FF00FF80FF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg[22]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout  = ( \codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # ((\codec|Bit_Clock_Edges|last_test_clk~q  
// & !\codec|Bit_Clock_Edges|cur_test_clk~q ))) # (\SW[0]~input_o ) ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((\codec|Bit_Clock_Edges|last_test_clk~q  & !\codec|Bit_Clock_Edges|cur_test_clk~q )) # 
// (\SW[0]~input_o ) ) ) ) # ( \codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (((\codec|Bit_Clock_Edges|last_test_clk~q  & !\codec|Bit_Clock_Edges|cur_test_clk~q )) # 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) # (\SW[0]~input_o ) ) ) ) # ( !\codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( ((\codec|Bit_Clock_Edges|last_test_clk~q  & 
// !\codec|Bit_Clock_Edges|cur_test_clk~q )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\codec|Bit_Clock_Edges|last_test_clk~q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22]~2 .lut_mask = 64'h737373FF7373FF73;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N52
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~23 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~23_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] ) ) # ( 
// !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [2])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [2])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|data_out_shift_reg [2]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .lut_mask = 64'h272700002727FFFF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N49
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~22 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~22_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [3])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [3])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [3]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N16
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~21_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [4] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [4] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .lut_mask = 64'h052705278DAF8DAF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N14
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~20 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~20_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [5])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [5]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [5]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N41
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~19 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~19_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [6] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [6] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .lut_mask = 64'h025702578ADF8ADF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N38
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~18 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~18_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [7])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [7])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [7]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .lut_mask = 64'h058D058D27AF27AF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N5
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[8] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~17_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [8])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [8]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [8]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N2
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[9] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~16 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~16_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [9]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [9]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [9]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .lut_mask = 64'h028A028A57DF57DF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N58
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[10] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~15 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~15_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [10])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [10])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [10]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N56
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[11] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~14 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~14_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [11]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [11]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [11]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .lut_mask = 64'h028A028A57DF57DF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N23
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[12] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~13_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [12]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [12]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [12]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .lut_mask = 64'h028A028A57DF57DF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N19
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~12 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~12_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [13])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [13]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [13]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N47
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[14] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~11 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~11_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [14])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [14])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [14]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .lut_mask = 64'h058D058D27AF27AF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N44
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[15] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~10 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~10_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [15])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [15]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [15]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N10
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[16] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~9_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [16])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [16])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [16]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N8
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~8 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~8_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] ) ) # ( 
// !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [17])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|data_out_shift_reg [17]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datae(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .lut_mask = 64'h272700FF272700FF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N31
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[18] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~7 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~7_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [18]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [18]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [18]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .lut_mask = 64'h048C048C37BF37BF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N2
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[19] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [19])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [19])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [19]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .lut_mask = 64'h038B038B47CF47CF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N47
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[20] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [20]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [20]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [20]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .lut_mask = 64'h048C048C37BF37BF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N44
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[21] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [21])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [21])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [21]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N10
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [22])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [22])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [22]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .lut_mask = 64'h038B038B47CF47CF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N8
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[23] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [23])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [23])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [23]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N4
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[24] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|serial_audio_out_data~feeder (
// Equation(s):
// \codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|serial_audio_out_data~feeder .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|serial_audio_out_data~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \codec|Audio_Out_Serializer|serial_audio_out_data~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \codec|Audio_Out_Serializer|serial_audio_out_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|serial_audio_out_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|serial_audio_out_data .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|serial_audio_out_data .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
