$comment
	File created using the following command:
		vcd file classes.msim.vcd -direction
$end
$date
	Sun Jan 14 11:44:34 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ex09_full_adder_vhd_vec_tst $end
$var wire 1 ! c_in $end
$var wire 1 " c_in1 $end
$var wire 1 # c_in2 $end
$var wire 1 $ c_out $end
$var wire 1 % s $end
$var wire 1 & x $end
$var wire 1 ' y $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_x $end
$var wire 1 2 ww_y $end
$var wire 1 3 ww_c_in $end
$var wire 1 4 ww_c_in1 $end
$var wire 1 5 ww_c_in2 $end
$var wire 1 6 ww_s $end
$var wire 1 7 ww_c_out $end
$var wire 1 8 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 9 \c_in2~input_o\ $end
$var wire 1 : \c_in1~input_o\ $end
$var wire 1 ; \y~input_o\ $end
$var wire 1 < \c_in~input_o\ $end
$var wire 1 = \x~input_o\ $end
$var wire 1 > \half4|sum~combout\ $end
$var wire 1 ? \c_out~0_combout\ $end
$var wire 1 @ \ALT_INV_c_in~input_o\ $end
$var wire 1 A \ALT_INV_y~input_o\ $end
$var wire 1 B \ALT_INV_x~input_o\ $end
$var wire 1 C \ALT_INV_c_in1~input_o\ $end
$var wire 1 D \ALT_INV_c_in2~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
1&
0'
0(
1)
x*
1+
1,
1-
1.
1/
10
11
02
03
04
05
16
07
x8
09
0:
0;
0<
1=
1>
0?
1@
1A
0B
1C
1D
$end
#130000
1!
13
1<
0@
#250000
0!
1"
03
14
1:
0<
1@
0C
0>
1?
17
06
1$
0%
#440000
0"
1#
04
15
19
0:
1C
0D
#640000
0#
05
09
1D
1>
0?
07
16
0$
1%
#1000000
