#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Feb 12 14:41:49 2018
# Process ID: 2467
# Log file: /users/btech/hritvikt/Desktop/CS220/Lab4/1/encoder/planAhead_run_1/planAhead.log
# Journal file: /users/btech/hritvikt/Desktop/CS220/Lab4/1/encoder/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /users/btech/hritvikt/Desktop/CS220/Lab4/1/encoder/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {led[0]}]]
set_property package_pin "" [get_ports [list  {led[1]}]]
startgroup
set_property package_pin F12 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {led[7]}]
endgroup
set_property iostandard LVTTL [get_ports [list {led[7]}]]
set_property iostandard LVCMOS25 [get_ports [list {led[3]}]]
set_property iostandard LVTTL [get_ports [list {led[3]}]]
startgroup
set_property package_pin C9 [get_ports clock]
endgroup
startgroup
set_property package_pin C9 [get_ports clock]
endgroup
startgroup
set_property package_pin K18 [get_ports rota]
endgroup
startgroup
set_property package_pin G18 [get_ports rotb]
endgroup
save_constraints
set_property iostandard LVCMOS25 [get_ports [list {led[4]}]]
set_property iostandard LVTTL [get_ports [list {led[2]}]]
set_property iostandard LVTTL [get_ports [list {led[1]}]]
set_property iostandard LVTTL [get_ports [list {led[0]}]]
set_property iostandard LVTTL [get_ports [list {led[4]}]]
set_property iostandard LVTTL [get_ports [list {led[5]}]]
set_property iostandard LVTTL [get_ports [list {led[6]}]]
set_property iostandard LVCMOS25 [get_ports [list clock]]
save_constraints
