# Moore-FSM-Coin-Toss-Consecutive-Head-Detection
Verilog code to detect 3 consecutive heads in a sequence of random trials of tossing a fair coin. The Moore FSM states are representated using one-hot representation.
