# Generated by Yosys 0.7+     188 (git sha1 fad52abf, clang 8.1.0 -fPIC -Os)

.model chip
.inputs BUT[0] BUT[1] clk
.outputs ADR[0] ADR[1] ADR[2] ADR[3] ADR[4] ADR[5] ADR[6] ADR[7] ADR[8] ADR[9] ADR[10] ADR[11] ADR[12] ADR[13] ADR[14] ADR[15] ADR[16] ADR[17] ADR[18] DAT[0] DAT[1] DAT[2] DAT[3] DAT[4] DAT[5] DAT[6] DAT[7] DAT[8] DAT[9] DAT[10] DAT[11] DAT[12] DAT[13] DAT[14] DAT[15] RAMOE RAMWE RAMCS PMOD[0] PMOD[1] PMOD[2] PMOD[3] PMOD[4] PMOD[5] PMOD[6] PMOD[7] PMOD[8] PMOD[9] PMOD[10] PMOD[11] PMOD[12] PMOD[13] PMOD[14] PMOD[15] PMOD[16] PMOD[17] PMOD[18] PMOD[19] PMOD[20] PMOD[21] PMOD[22] PMOD[23] PMOD[24] PMOD[25] PMOD[26] PMOD[27] PMOD[28] PMOD[29] PMOD[30] PMOD[31] PMOD[32] PMOD[33] PMOD[34] PMOD[35] PMOD[36] PMOD[37] PMOD[38] PMOD[39] PMOD[40] PMOD[41] PMOD[42] PMOD[43] PMOD[44] PMOD[45] PMOD[46] PMOD[47] PMOD[48] PMOD[49] PMOD[50] PMOD[51] PMOD[52] PMOD[53] PMOD[54] PMOD[55]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=BUT[0] I1=$false I2=$false I3=$false O=flipflop.set
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=BUT[1] I1=$false I2=$false I3=$false O=flipflop.reset
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_LUT4 I0=flipflop.outi I1=$false I2=$false I3=$false O=flipflop.out_bar
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.gate SB_DFFS C=flipflop.reset D=$false Q=flipflop.outi S=flipflop.set
.attr src "../../../src/edsac/misc/flipflop.v:11|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.names $false ADR[0]
1 1
.names $false ADR[1]
1 1
.names $false ADR[2]
1 1
.names $false ADR[3]
1 1
.names $false ADR[4]
1 1
.names $false ADR[5]
1 1
.names $false ADR[6]
1 1
.names $false ADR[7]
1 1
.names $false ADR[8]
1 1
.names $false ADR[9]
1 1
.names $false ADR[10]
1 1
.names $false ADR[11]
1 1
.names $false ADR[12]
1 1
.names $false ADR[13]
1 1
.names $false ADR[14]
1 1
.names $false ADR[15]
1 1
.names $false ADR[16]
1 1
.names $false ADR[17]
1 1
.names $false ADR[18]
1 1
.names $false DAT[0]
1 1
.names $false DAT[1]
1 1
.names $false DAT[2]
1 1
.names $false DAT[3]
1 1
.names $false DAT[4]
1 1
.names $false DAT[5]
1 1
.names $false DAT[6]
1 1
.names $false DAT[7]
1 1
.names $false DAT[8]
1 1
.names $false DAT[9]
1 1
.names $false DAT[10]
1 1
.names $false DAT[11]
1 1
.names $false DAT[12]
1 1
.names $false DAT[13]
1 1
.names $false DAT[14]
1 1
.names $false DAT[15]
1 1
.names $undef PMOD[0]
1 1
.names $undef PMOD[1]
1 1
.names $undef PMOD[2]
1 1
.names $undef PMOD[3]
1 1
.names $undef PMOD[4]
1 1
.names $undef PMOD[5]
1 1
.names $undef PMOD[6]
1 1
.names $undef PMOD[7]
1 1
.names $undef PMOD[8]
1 1
.names $undef PMOD[9]
1 1
.names $undef PMOD[10]
1 1
.names $undef PMOD[11]
1 1
.names $undef PMOD[12]
1 1
.names $undef PMOD[13]
1 1
.names $undef PMOD[14]
1 1
.names $undef PMOD[15]
1 1
.names $undef PMOD[16]
1 1
.names $undef PMOD[17]
1 1
.names $undef PMOD[18]
1 1
.names $undef PMOD[19]
1 1
.names $undef PMOD[20]
1 1
.names $undef PMOD[21]
1 1
.names $undef PMOD[22]
1 1
.names $undef PMOD[23]
1 1
.names $undef PMOD[24]
1 1
.names $undef PMOD[25]
1 1
.names $undef PMOD[26]
1 1
.names $undef PMOD[27]
1 1
.names $undef PMOD[28]
1 1
.names $undef PMOD[29]
1 1
.names $undef PMOD[30]
1 1
.names $undef PMOD[31]
1 1
.names $undef PMOD[32]
1 1
.names $undef PMOD[33]
1 1
.names $undef PMOD[34]
1 1
.names $undef PMOD[35]
1 1
.names $undef PMOD[36]
1 1
.names $undef PMOD[37]
1 1
.names $undef PMOD[38]
1 1
.names $undef PMOD[39]
1 1
.names $undef PMOD[40]
1 1
.names $undef PMOD[41]
1 1
.names $undef PMOD[42]
1 1
.names $undef PMOD[43]
1 1
.names $undef PMOD[44]
1 1
.names $undef PMOD[45]
1 1
.names $undef PMOD[46]
1 1
.names $undef PMOD[47]
1 1
.names $undef PMOD[48]
1 1
.names $undef PMOD[49]
1 1
.names $undef PMOD[50]
1 1
.names $undef PMOD[51]
1 1
.names flipflop.out_bar PMOD[52]
1 1
.names flipflop.out_bar PMOD[53]
1 1
.names flipflop.outi PMOD[54]
1 1
.names flipflop.outi PMOD[55]
1 1
.names $true RAMCS
1 1
.names $true RAMOE
1 1
.names $true RAMWE
1 1
.names flipflop.outi flipflop.out
1 1
.names flipflop.outi out
1 1
.names flipflop.out_bar out_bar
1 1
.names flipflop.reset reset
1 1
.names flipflop.set set
1 1
.end
