#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001906ded7360 .scope module, "tb_link_top" "tb_link_top" 2 2;
 .timescale -9 -12;
v000001906dec3840_0 .var "clk", 0 0;
v000001906dec38e0_0 .net "done", 0 0, v000001906debb230_0;  1 drivers
v000001906dec3980_0 .var "rst", 0 0;
S_000001906ded74f0 .scope module, "dut" "link_top" 2 6, 3 1 0, S_000001906ded7360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "done";
v000001906dec3d40_0 .net "ack", 0 0, v000001906dec2f30_0;  1 drivers
v000001906dec37a0_0 .net "clk", 0 0, v000001906dec3840_0;  1 drivers
v000001906dec3c00_0 .net "data", 7 0, v000001906de92bf0_0;  1 drivers
v000001906dec3340_0 .net "done", 0 0, v000001906debb230_0;  alias, 1 drivers
v000001906dec3de0_0 .net "last_byte", 7 0, v000001906dec3b60_0;  1 drivers
v000001906dec3fc0_0 .net "req", 0 0, v000001906decc890_0;  1 drivers
v000001906dec4060_0 .net "rst", 0 0, v000001906dec3980_0;  1 drivers
S_000001906decc700 .scope module, "u_master" "master_fsm" 3 10, 4 1 0, S_000001906ded74f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /OUTPUT 1 "req";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "done";
P_000001906ded7680 .param/l "DROP" 0 4 14, C4<011>;
P_000001906ded76b8 .param/l "FINISH" 0 4 16, C4<101>;
P_000001906ded76f0 .param/l "IDLE" 0 4 11, C4<000>;
P_000001906ded7728 .param/l "NEXT" 0 4 15, C4<100>;
P_000001906ded7760 .param/l "SEND" 0 4 12, C4<001>;
P_000001906ded7798 .param/l "WAIT_A" 0 4 13, C4<010>;
v000001906de7bdc0_0 .net "ack", 0 0, v000001906dec2f30_0;  alias, 1 drivers
v000001906deba070_0 .var "byte_idx", 1 0;
v000001906de7baf0 .array "byte_mem", 3 0, 7 0;
v000001906de92e70_0 .net "clk", 0 0, v000001906dec3840_0;  alias, 1 drivers
v000001906de92bf0_0 .var "data", 7 0;
v000001906debb230_0 .var "done", 0 0;
v000001906debb2d0_0 .var "next_state", 2 0;
v000001906decc890_0 .var "req", 0 0;
v000001906decc930_0 .net "rst", 0 0, v000001906dec3980_0;  alias, 1 drivers
v000001906decc9d0_0 .var "state", 2 0;
E_000001906deb5260 .event posedge, v000001906de92e70_0;
v000001906de7baf0_0 .array/port v000001906de7baf0, 0;
v000001906de7baf0_1 .array/port v000001906de7baf0, 1;
v000001906de7baf0_2 .array/port v000001906de7baf0, 2;
E_000001906deb52a0/0 .event anyedge, v000001906deba070_0, v000001906de7baf0_0, v000001906de7baf0_1, v000001906de7baf0_2;
v000001906de7baf0_3 .array/port v000001906de7baf0, 3;
E_000001906deb52a0/1 .event anyedge, v000001906de7baf0_3, v000001906decc9d0_0, v000001906de7bdc0_0;
E_000001906deb52a0 .event/or E_000001906deb52a0/0, E_000001906deb52a0/1;
S_000001906dec2da0 .scope module, "u_slave" "slave_fsm" 3 15, 5 1 0, S_000001906ded74f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "ack";
    .port_info 5 /OUTPUT 8 "last_byte";
P_000001906decca70 .param/l "ASSERT" 0 5 12, C4<01>;
P_000001906deccaa8 .param/l "DROP" 0 5 14, C4<11>;
P_000001906deccae0 .param/l "HOLD" 0 5 13, C4<10>;
P_000001906deccb18 .param/l "WAITREQ" 0 5 11, C4<00>;
v000001906dec2f30_0 .var "ack", 0 0;
v000001906dec2fd0_0 .net "clk", 0 0, v000001906dec3840_0;  alias, 1 drivers
v000001906dec3070_0 .net "data_in", 7 0, v000001906de92bf0_0;  alias, 1 drivers
v000001906dec3110_0 .var "hold_cnt", 1 0;
v000001906dec3b60_0 .var "last_byte", 7 0;
v000001906dec3660_0 .var "next_state", 1 0;
v000001906dec3e80_0 .net "req", 0 0, v000001906decc890_0;  alias, 1 drivers
v000001906dec3700_0 .net "rst", 0 0, v000001906dec3980_0;  alias, 1 drivers
v000001906dec3f20_0 .var "state", 1 0;
E_000001906deb4b60 .event anyedge, v000001906dec3f20_0, v000001906decc890_0, v000001906dec3110_0;
    .scope S_000001906decc700;
T_0 ;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001906de7baf0, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001906de7baf0, 4, 0;
    %pushi/vec4 162, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001906de7baf0, 4, 0;
    %pushi/vec4 163, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001906de7baf0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001906decc700;
T_1 ;
    %wait E_000001906deb5260;
    %load/vec4 v000001906decc930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001906decc9d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001906deba070_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001906debb2d0_0;
    %assign/vec4 v000001906decc9d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001906decc700;
T_2 ;
    %wait E_000001906deb52a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001906decc890_0, 0, 1;
    %load/vec4 v000001906deba070_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001906de7baf0, 4;
    %store/vec4 v000001906de92bf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001906debb230_0, 0, 1;
    %load/vec4 v000001906decc9d0_0;
    %store/vec4 v000001906debb2d0_0, 0, 3;
    %load/vec4 v000001906decc9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001906debb2d0_0, 0, 3;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001906decc890_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001906debb2d0_0, 0, 3;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001906decc890_0, 0, 1;
    %load/vec4 v000001906de7bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001906debb2d0_0, 0, 3;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000001906de7bdc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001906debb2d0_0, 0, 3;
T_2.9 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001906deba070_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001906debb2d0_0, 0, 3;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001906debb2d0_0, 0, 3;
T_2.12 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001906debb230_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001906debb2d0_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001906decc700;
T_3 ;
    %wait E_000001906deb5260;
    %load/vec4 v000001906decc930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001906deba070_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001906decc9d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001906deba070_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000001906deba070_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001906deba070_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001906deba070_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001906dec2da0;
T_4 ;
    %wait E_000001906deb5260;
    %load/vec4 v000001906dec3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001906dec3f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001906dec3110_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001906dec3660_0;
    %assign/vec4 v000001906dec3f20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001906dec2da0;
T_5 ;
    %wait E_000001906deb4b60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001906dec2f30_0, 0, 1;
    %load/vec4 v000001906dec3f20_0;
    %store/vec4 v000001906dec3660_0, 0, 2;
    %load/vec4 v000001906dec3f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001906dec3e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001906dec3660_0, 0, 2;
T_5.5 ;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001906dec2f30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001906dec3660_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001906dec2f30_0, 0, 1;
    %load/vec4 v000001906dec3110_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001906dec3660_0, 0, 2;
T_5.7 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001906dec3e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001906dec3660_0, 0, 2;
T_5.9 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001906dec2da0;
T_6 ;
    %wait E_000001906deb5260;
    %load/vec4 v000001906dec3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001906dec3110_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001906dec3f20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001906dec3110_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001906dec3f20_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001906dec3110_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001906dec3110_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001906dec2da0;
T_7 ;
    %wait E_000001906deb5260;
    %load/vec4 v000001906dec3f20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000001906dec3070_0;
    %assign/vec4 v000001906dec3b60_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001906ded7360;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001906dec3840_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v000001906dec3840_0;
    %inv;
    %store/vec4 v000001906dec3840_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001906ded7360;
T_9 ;
    %vpi_call 2 16 "$dumpfile", "handshake.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001906ded7360 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001906dec3980_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001906dec3980_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_link_top.v";
    "link_top.v";
    "master_fsm.v";
    "slave_fsm.v";
