// Seed: 2197747885
`define pp_0 0
`default_nettype wire `timescale 1ps / 1ps
module module_0;
  assign id_0[1'b0] = 1;
  logic id_2;
  logic id_3, id_4;
endmodule
