================================================================================ 
Commit: 4199c428bd0de79d67368a8f727ed035247efa05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:55:31 2023 +0530 
-------------------------------------------------------------------------------- 
Code clean up. Added SiPkg.dec file

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLib.c
ClientOneSiliconPkg/SiPkg.dec
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.c
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.h
Features/Manageability/MeExtMeasurementFeaturePkg/AmtExtConfigDxe/AmtExtConfigDxe.inf
Features/Manageability/MeExtMeasurementFeaturePkg/Include/Dsc/MeExtMeasurementFeature.dsc
Features/Manageability/MeExtMeasurementFeaturePkg/Include/Fdf/MeExtMeasurementPostMem.fdf
Features/Manageability/MeExtMeasurementFeaturePkg/Include/MeExtMeasurementConfigVariable.h
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.c
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.h
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementDxe/MeExtMeasurementDxe.inf
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementFeaturePkg.ci.yaml
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementFeaturePkg.dec
Features/Manageability/MeExtMeasurementFeaturePkg/MeExtMeasurementFeaturePkg.dsc
Features/Manageability/MeExtMeasurementFeaturePkg/Readme.md

================================================================================ 
Commit: 8051b9491c1b8a8cd9eee0c3d69b8079c350a5bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:40 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3064_81

Hsd-es-id: N/A
Original commit date: Fri Feb 10 23:14:41 2023 -0800
Original commit hash: 3112c207cb5f66168cf749941b8c5eacbfe21540

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 36671824f987b40aa34ff056e82c62f6c68f3a47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:36 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Bios Guard Module Alpha RSA3072 Update"

This reverts commit 992b504c40848c8ba39608332bfda0a2eb458f85.

Sat Feb 11 10:52:04 2023 +0530
Original commit date: Sat Feb 11 10:52:04 2023 +0530
Original commit hash: 955e8b82be4c4f449270911351caae8deda6b5a0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: fb7870833cce72a7965e5a9cabfb370efcaaa43f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:33 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3064_80

Hsd-es-id: N/A
Original commit date: Thu Feb 9 09:40:51 2023 -0800
Original commit hash: 0dfb3d44b16faf1bcff8fa66ac660353932022a7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8b91bc99f73b93855844568ec702adf50ce6b782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:30 2023 +0530 
-------------------------------------------------------------------------------- 
MTL Program Branch BIOS ID Minor Version Update

[Feature Description]
MTL Program Branch BIOS ID Minor Version Update

Package/Module:

[Impacted Platform]
MTL

Hsd-es-id: NA
Original commit date: Thu Feb 9 22:53:47 2023 +0530
Change-Id: I0ace97a1225cc818fd7ebde5c1c17432ba2fadc2
Original commit hash: 62835d82df694e1ae0e04ef2307120fd48cd3db2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2d2c1bff11bade1519694ab016ef585310aad27b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:26 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3064_01

Hsd-es-id: N/A
Original commit date: Thu Feb 9 16:50:08 2023 +0000
Original commit hash: 2ce09e012b3f089f84a8d20768a663074de5c609

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7f1947ef115ddeaa61a96f9ef85ceb570c29c4d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.10.0

Fri Feb 3 00:43:29 2023 -0800
Original commit date: Fri Feb 3 00:43:29 2023 -0800
Original commit hash: 8ff696d70f562219686003648d72805a21117efc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e61d5cae67e54718b9108384c7d26b7d7f512030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.36

Hsd-es-id: N/A
Original commit date: Thu Feb 2 18:35:41 2023 -0800
Change-Id: Icf416b6b4188d6d62c15de5a03671cf942b28748
Original commit hash: 2a5beb7613de40c9867adfb6882ddef2a99dfd6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 511b26050ec83eee571775afe658de8e9fdea507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Change top frequency to 4800 for DDR5

[Feature Description]
Limit DDR5 default max frequency to 4800.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016608099
Original commit date: Thu Feb 2 16:28:04 2023 -0800
Change-Id: I1d931da8d5c0ce1f12afcf7be5bee92880215862
Original commit hash: 749ebca53b80a6740c531d389b556a70e820a080

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 6ab5d4c4311b6f65f172fb1588b790f9d5531642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.35

Hsd-es-id: N/A
Original commit date: Wed Feb 1 20:18:26 2023 -0800
Original commit hash: ef397782ec653b6f6f8b94b4ebe4f57d314ab4a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97c0bda5462d6c8c6a0287b7fa59b8fd43303da7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] - Remove McSafeMode[9] from WRTRETRAIN

[Feature Description]
Remove McSafeMode from write retraining. Allow WRTRETRAIN to control
write retraining, so that retraining values do not get overwritten by
safe values.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016104006
Original commit date: Fri Jan 27 12:42:53 2023 -0700
Change-Id: Ie3fa64f7d6a140504d660dea1976912815917fdc
Original commit hash: 438a0951a0e427e42f2c3c17bc0f13be787c27ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: 3543ac89f5efb10ddb885c43e69dc9cd94b8497a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.34

Hsd-es-id: N/A
Original commit date: Wed Feb 1 18:40:28 2023 -0800
Original commit hash: b2ad774679a6148885a5e07c34f93343209ffdb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db1b2a19c070661f6b081e3cb01e3dedb983b40b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:49:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Disable SAGV for DDR5 2R and limit max
frequency to 4400 for ES2

[Feature Description]
Currently DDR5 2R systems SAGV is not working and Datarate > 4400
is not stable, therefore DDR5 2R systems need to have SAGV disabled
and max datarate limited to 4400-G4.
Additional setting for DDR5 2R systems need to set
DDRDATA_CR_DDRCrDataControl0_0_0_0_MCHBAR ForceRxOn = 0
If (DDR5 AND 2R):
SAGV disabled
max frequency = 4400
Gear = 4
ForceRxOn = 0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016563033
Original commit date: Tue Jan 31 22:43:32 2023 -0800
Change-Id: I695f060eb559a6091a36eed5e5e32ca0416300d6
Original commit hash: 9aff1efeeafa6ced4dfc62093419f284e6e20694

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 435b68efb0781aafe16a3ec57d6064e9f7ba4147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.33

Hsd-es-id: N/A
Original commit date: Wed Feb 1 16:04:23 2023 -0800
Original commit hash: 54f37412ac90ed4ed533b40f908cd4319dafc602

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23a9849fa592e47b1ade392497c3db37ead33329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Increase top frequency to 5600 for DDR5

[Feature Description]
MTL-P:
DDR5 {3200-G4, 4800-G4, 5600-G4, 4400-G2} : MaxFreq 5600G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 14018570179
Original commit date: Tue Jan 31 10:14:41 2023 -0800
Change-Id: I7b2149f95bb40c0e2fac3ca82cb4db5394c3b8eb
Original commit hash: 7c699648dac52a4f4532564e001071af7fa63bde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 87c4301ebb6fe135e13575bcd4fb4487a2c2d202 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.32

Hsd-es-id: N/A
Original commit date: Tue Jan 31 13:05:40 2023 -0800
Original commit hash: cb690adc71e3290fdf4f83b651d4f5e289adc11f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a1651044057566189d5463875192059b934718ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] DCC init hang if MC0 is unoccupied

[Feature Description]
If MC0 unoccupied, the comp logic will be clock gated. Therefore when
running DCC init the forcecompupdate will not take effect due to the
clkgating that occurs due to empty phy channels [3:0]. In order to fix
this behavior phy CMISCS_WRITECFGCH{7:0}.RptChRepClkOn field bit
needs to be set to keep the repeater channels forced on, so the logic
will properly update the comp values and DCC will converge to
proper values.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018560582
Original commit date: Mon Jan 30 14:28:36 2023 -0800
Change-Id: Ia4953fd5a302f48142e6a16dd1da1968ee06caf9
Original commit hash: 89e1a49d83028516dd28376ce74916d35ca3d7cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: a1d4469b7f2faea0e38ad55f29d4c9c473388093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.31

Hsd-es-id: N/A
Original commit date: Tue Jan 31 09:40:42 2023 -0800
Original commit hash: 544816cbb831bd840522bad0cd2ed88455c9845d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67dc26b991d499a49e0407e4c014b0ce46f49838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.30

Hsd-es-id: N/A
Original commit date: Tue Jan 31 07:57:51 2023 -0800
Original commit hash: 12ac0fa0e513ebcd4f912c6ab57e9e54487e2827

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e67afdc3afbac49a8f8c5afef0fcc4f3ea7c0e65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Fixes for 2DPC 1R1R Failures

[Feature Description]
Change RttNomWr and RttWr to fix 1R1R Unmatched WrT Failure
1. Change RttNomWr to 80
2. Change RttWr to 120
Change CA Ron to 25 to fix 1R1R ECT Failure
1. Change CA Ron from 30 to 25 for 2DPC config

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22016567988
Original commit date: Thu Jan 26 15:40:35 2023 -0700
Change-Id: I8c545bb8afdf8eac53a04cc7a3789029f7f3fa32
Original commit hash: 60bde681bb1dac4dd4fca634dfc7dea0fdb4ad78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 197930c50eb0fd17484d793849300908772beec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.29

Hsd-es-id: N/A
Original commit date: Mon Jan 30 23:35:05 2023 -0800
Original commit hash: 20e504f2d9c22ef8254b71d1aea75a5665e12c5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d289aa84c9f6d7c4ff99e7896d73914946ac2086 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.28

Hsd-es-id: N/A
Original commit date: Mon Jan 30 12:01:58 2023 -0800
Original commit hash: 29af2b56f477ae1dbcd2283aeb6b8cccbbb249e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e3e9a2dbec119a5c9570bd6200b83950b273b966 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:25 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPR Part 2: Create Detection Code

[Feature Description]
- Implements Advanced Memory Testing for detecting bad row addresses,
and will track failed address for PPR sequence to repair

Package/Module: ClientOneSiliconPkg/, MeteorLakeFspPkg/,
MeteorLakePlatSamplePkg/

[Impacted Platform]
All

Hsd-es-id: 22013949119
Original commit date: Wed Dec 14 17:03:45 2022 -0800
Change-Id: I43f9827a086fab62c585c2299f2147234400a00d
Original commit hash: ceb4241d30cc65a894370f25ce17285b01a734f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcAmt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ab36b7d3c34f2bbae5fc29c4316b58431b3b72bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.27

Hsd-es-id: N/A
Original commit date: Mon Jan 30 11:24:44 2023 -0800
Original commit hash: ed5939c6234df2b18c61a17c8540a78d1c78dd7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 754b1ddf97ff58ac8fe18306d3e829a9a89d2d58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.26

Hsd-es-id: N/A
Original commit date: Mon Jan 30 10:16:48 2023 -0800
Original commit hash: 4e5c54b44f42a99fcfd0557c1a2986c12b9c2720

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59be7eab72b067a1cfdfffda346257f41718f8bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Target NUI should not be overwritten in
Rx Unmatched Calibration

[Feature Description]
The Unmatched Calibration FSM expects the Target NUI to always be the
same across all bytes. Therefore, MRC should only override the Offset
NUI value when forcing each byte to the minimum NUI requirement.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016572664
Original commit date: Fri Jan 27 14:52:51 2023 -0800
Change-Id: I59d95f90ad18b4f328cd01f2f94d8f4932db5a4a
Original commit hash: 4944b091569300250fdf9b224ed46d4c0d889f19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.c

================================================================================ 
Commit: 46a5bde74c52d6c9a091945005086ff3944ceab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:06 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.25

Hsd-es-id: N/A
Original commit date: Fri Jan 27 06:43:18 2023 -0800
Original commit hash: 1f5af896fb6a2aabf34bc76aa38fa5d6a010acc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16dfbe440d8bc0c5c7414be440eca3d0513969a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:48:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC fix request for FFcode
(phdrvg) saturation bug during DVFS

[Issue Description]
During DFVS, the compenstation code tends to become saturated to the
maximum.

[Resolution]
Set the ffphdrvg bit to overcome the saturation.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14018391311
Original commit date: Tue Jan 24 07:58:23 2023 -0800
Change-Id: I3645d845d613c661ffabe0d9146f01f081d1468a
Original commit hash: 03697f48476db4b315174c9323aed1b541ebca6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: dab30a11a68752692b8e7a2bdbbdabd47169c136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] BIOS/MRC should expose higher
memory frequency limits (IDC Gaming Lab)

[Feature Description]
This is porting from RPL, BIOS menu and MRC should support
maximum memory frequency(DdrFreqLimit) up to 12800 MT/s
in 200 increments for MTL (refer to HSD comment).

Package/Module: MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 14018497997
Original commit date: Wed Jan 25 16:34:53 2023 -0800
Change-Id: Ia907346d387f26b4f0478fe88afcc5dcee86086a
Original commit hash: 65ac76fd5ce352e9cb8fc31f53c0129336a35f00

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1fd6be2e4c96ff209fbd0cbdb62bf710040f68bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Update RdOdt and DIMM ODT Settings for NMOS Driver

[Feature Description]
Update the RdOdt and DIMM ODT settings to support LP5 NMOS Driver:
RdOdt = 60

{ RttWr, RttWck, RttCa, RttCa2RByteMode, RttCs, RttCa2RByteMode}
/// 1DPC 1R, 1DPC 2R
{{120, 120, 240, 0, 240, 0}, {120, 120, 240, 240, 240, 240}}

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016527360
Original commit date: Wed Jan 18 08:57:29 2023 -0800
Change-Id: I328b360d351bee3ea6011dfea30721493c41b22c
Original commit hash: 5e34f19ccc9e517a39933fd6b5d4183a7e246f6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 161b12d8fdad72b4bd3ab47fa039455896bbc476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.24

Hsd-es-id: N/A
Original commit date: Thu Jan 26 07:10:58 2023 -0800
Original commit hash: 9a96d738645391b46251fb75badca1daa5519fc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6cff7f7f6aa39db83c9e0e8acf4ecd0ff6f945f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.23

Hsd-es-id: N/A
Original commit date: Thu Jan 26 07:01:20 2023 -0800
Original commit hash: acff6b44e5929047b545726ce1a26dce531218fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e6404caf93a72ad8040c1ab41b8563e47584020 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Choose mimimum number of UIs across all
bytes for unmatched Rx Delay

[Feature Description]
When certain Bytes want to lock to different UIs, choose the minimum
UI across all bytes, to be the UI that all bytes lock too.
Currently the code is choosing the maximum UI across all bytes but
this creates issues when some bytes want to lock to 2UI and some want
to lock to 3UI due to the fact that EarlyDQS is only works for 3UI+.
This will cause a byte that ideally wants to lock to 2UI to enable
EarlyDQS which could result in issues.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016562360
Original commit date: Wed Jan 25 07:22:56 2023 -0800
Change-Id: I91b51c7d0048e24039c3ca8d6e822497353fbd4e
Original commit hash: 06bdc52ca2d2fb51f746a8bd0e807c7f9a2863d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatched.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUnmatchedPrivate.h

================================================================================ 
Commit: 31a902ca6ff96ff071acfedca2f5fc5a70f2d07f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.22

Hsd-es-id: N/A
Original commit date: Wed Jan 25 13:17:44 2023 -0800
Original commit hash: 2cd5c96509cea2b0d11c725a2bd53dc9d6280519

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 780f88472c3d45d40d4c7f7502c9e03baf28553f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Need to set ForceRxOn CR to 1 for
LP5 in MTLM-A0 and MTLM-B0

[Feature Description]
Due to bug in the DQ pad mux where vref input to the DQ SAL does not
charge up in time, therefore remove the DDR_SAFE_ODT_SENSEAMP SafeMode
dependency and functional runs of MTLM-A0 and B0 should set forcerxon
with the following condition:
DDRCrDataControl0.forcerxon = (LP5 & (MTLM-A0 | MTLM-B0)) ? 1 : 0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018341497
Original commit date: Tue Jan 24 09:32:15 2023 -0800
Change-Id: Ie852569cbe2170981e578f940f577c1b51424585
Original commit hash: e379201b57130749a2e6348fbfa06c29c13d2278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f7a9c7679ba73bb402134e0f14baf38d596c867c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.21

Hsd-es-id: N/A
Original commit date: Mon Jan 23 12:34:51 2023 -0800
Original commit hash: 443a0de23aad5da660a91aeab855efbabbbb25be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f00db2f03fe7439213743b4ff446a50ad6ccf12b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.20

Hsd-es-id: N/A
Original commit date: Wed Jan 18 16:54:45 2023 -0800
Original commit hash: 44587f718d554bb786cc01280edf6ed21adcc69f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad6742a0df902164ad99fa6e6b35773ea62bc77b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:21 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Configure RdEarlyDqs CR for B0/S0

[Feature Description]
Set DataControl6.RdEarlyDQS = 1 if !DdrIoMbA0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15011298212
Original commit date: Tue Jan 17 10:52:34 2023 +0800
Change-Id: Ib18adfbc2aff3048216feeda3129b2476751bcbd
Original commit hash: ffc0bb98b3119e885aa2acc4de96c34d7cef5cd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 08e3ed0d8d45038cdec75f9cd98588c466a8e2e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:17 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Increase FSPM size for adopting MRC 0.7.10.0

[Feature Description]
Increase FSPM size for adopting MRC 0.7.10.0

Package/Module: MeteorLakeFspPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012773952
Original commit date: Thu Feb 9 21:19:20 2023 +0800
Change-Id: I7c4d6f1c90492e0c5409fe15ec9f6c4a8f0654ec
Original commit hash: 53b658febbdaa5ac7a5c1b520e313a74d3c0fe3e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 583853a4fe74a28e9c20e8ccbdbc6962548a42c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Bios Guard Module Alpha RSA3072 Update

[Feature Description]
Update Bios SVN and Hashkey to align with MTL Bios Guard
Module alpha version 2.1.190 supporting RSA3072 key
signatures.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14018349087
Original commit date: Tue Feb 7 12:26:57 2023 -0800
Change-Id: I324c002e5202acb14a9b1721f22fb008282a0bb4
Original commit hash: 992b504c40848c8ba39608332bfda0a2eb458f85

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: db0c1b11bd41ef88986cc376752f341cb486d167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update postbuild.bat to have MTLI prefix for NEX
MTL-S BIOS

[Feature Description]
NEX BIOS file name has the prefix of MTLI. Hence
apply the same to NEX MTL-S BIOS too.

Package/Module:
BIOS ROM image name

[Impacted Platform]
MTL-S

Hsd-es-id: 15012029982
Original commit date: Thu Feb 9 14:09:50 2023 +0800
Change-Id: Ib4649c1072772a4d02dd371e7272e47360136513
Original commit hash: 0775a11aa330ff34a5801a84fd29d4a43eaccd3f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: a6d4f4495a7cf865a7d0d5012a9bb8817adf9a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:07 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Fix an issue about PCH debug SerialIo UART PCI mode"

[Issue Description]
Unable to see debug prints once FSP debug lib gets control in coreboot.

[Resolution]
The original patch fix an issue about PCH debug SerialIo UART PCI mode,
but need FSP-S UART policy setting in SiPolicy.
But therey is maybe some issue for such setting with coreboot.
Now remove the support for PCH debug SerialIo UART PCI mode.

This reverts following commit:
"Fix an issue about PCH debug SerialIo UART PCI mode"

And in FspLpssUartDebugGetDeviceConfig(), does not call
GetSerialIoConfig() now.

Package/Module:
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib

[Impacted Platform]
ALL

Hsd-es-id: 16019396213
Original commit date: Fri Feb 3 19:35:09 2023 +0800
Change-Id: I58883694ad0a9bbf4723c3285ce58e7e6a62810a
Original commit hash: 361b02e7910cd3e9d92f6e3b6496a05abd3a79fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf

================================================================================ 
Commit: 1307dcf7b2d78aea7db3611914a8112bef1ba6c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:47:02 2023 +0530 
-------------------------------------------------------------------------------- 
SoC PXPA.1 reset policy not programmed.

[Issue Description]
PXPA.1 Reset Policy registers are not programmed correctly.

[Resolution]
During debug it was determined that RPR register should be
programmed on per-port basis, while remaining ones per-controller.
This change corrects this.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18026770492
Original commit date: Mon Jan 30 19:51:26 2023 +0100
Change-Id: I7767fc977bb81d6b278bbe836630bf9e599add26
Original commit hash: 9295eb19f70394f15bfe6fbfbc391c766d557ee0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: d3c6165dae7111ca033fddf65d9c67cc3e30d1ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.19

Hsd-es-id: N/A
Original commit date: Wed Jan 18 16:03:45 2023 -0800
Original commit hash: 4ddecd661662327a42eb4e0d03950f7eded221f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e97908023f0dc4ab37e589991042a8af5f66495e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Clean duplication of MrcTimimg
from MrcSaveData

[Feature Description]
Remove the MrcTiming from MrcDimmOut, as it goes to MrcSave as well.
It is enough to have MrcTiming per Channel.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018366438
Original commit date: Wed Jan 11 15:32:23 2023 -0800
Change-Id: I58fd3fb95dda10c8d3c0e27438c35948de46328f
Original commit hash: 41354a11aa362865f8056a1bf1f0e3194cce9639

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: c1121d8fc317f4fb9dba60b9862b2e4d12075d80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.18

Hsd-es-id: N/A
Original commit date: Wed Jan 18 15:56:55 2023 -0800
Original commit hash: 67d1619ebfbcaa7fd34d916e4823a72c5050e521

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fba7b46b8011497e260a9d0630595a4e50e00037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RCOMP target values not applied properly
when SaGv is enabled

[Issue Description]
With SaGv enabled and with different RCOMP target values for each SAGV
points, MRC is not using proper RCOMP target values in few SaGv points.
MRC uses RCOMP target values from 'Input' structure which are updated in
first SaGv point training and uses the same values in rest of the SaGv
points. This results in wrong RCOMP target values being used in second
and subsequent SaGv point if RCOMP target values are different than
first SaGv point.

[Resolution]
Add RCOMP target variable in 'Outputs' structure which gets updated in
every SaGv point and consume the same in rest of the training.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 22016486989
Original commit date: Tue Jan 10 16:45:47 2023 -0700
Change-Id: Ia4832485c235cf7a9e1c32ce38769dc2cbae129e
Original commit hash: 9b758736bd29e57cd4aa28deedbf59dd72b99813

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 7081aa2ecef0346febda93411c54040a3760fe12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.17

Hsd-es-id: N/A
Original commit date: Wed Jan 18 12:49:20 2023 -0800
Original commit hash: 883fec04e04bce58a968c8e61800f6724e84aa2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e3c3adb791b9ef9639779c0cf3bfbac4d9f82575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.16

Hsd-es-id: N/A
Original commit date: Wed Jan 18 12:16:52 2023 -0800
Original commit hash: 7e59ba0df6a708e399ebaad2c3fbd83aa39ba556

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a03ab95891aeb1ab138da00017daabc89be2c1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:23 2023 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - Normal Mode memory test failure after Warm reset

[Issue Description]
Normal mode memtest failure after DDR5 Warm flow.

[Resolution]
Set McInitState.SRX_reset after registers restore but
before the first RCOMP, in Warm/S3 flows. This ensures that MC
keeps DRAM in SR until SRX in MrcNormalMode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14018366376
Original commit date: Tue Jan 10 15:22:29 2023 -0800
Change-Id: I68d7b3323194e539eed8b562c3164acffb2d074f
Original commit hash: 50f52faa46202cc2b65e81ca72a204c1ec07f8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: c3eb0980d18bd4e7dde71597162d6eaa641fa7c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.15

Hsd-es-id: N/A
Original commit date: Wed Jan 18 12:07:22 2023 -0800
Original commit hash: d484638e6e49760abc742fdfa577bcb0fa25d7ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3367fba5652cf93fed0839a35e559f063055d362 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Write0 should be disabled when
TME enabled

[Issue Description]
This task is ported from ADL.
Write0 feature stays enabled when user enables TME in BIOS setup.
Write0 is supposed to be disabled in this case.

[Resolution]
Move TmeEnable variable to MrcSaveData and force cold boot if it
changed from previous boot.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018229482
Original commit date: Fri Jan 6 11:47:25 2023 -0800
Change-Id: Iff9d632ccb560b86dd6daa51aa9714c076480ba0
Original commit hash: a138780412658163fc0edc8884d1ae839d0a4e77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: bad5de2e83ad95b096476cc88f2ebfe00198d4a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.14

Hsd-es-id: N/A
Original commit date: Wed Jan 18 10:46:06 2023 -0800
Original commit hash: aa18c0dd569e00e959abe4485d89c3f82f4c91ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0875d4a05841304faeb0797cccde8b751717f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-ALL | DDR5 LP5] TxDqDelay out of range warnings during WRTC

[Issue Description]
Porting ADL fix for MRC issues "out of range warning" for TxDqDelay
during EWRTC2D / WRTC on DDR5 in asymmetrical config. ChangeMargin with
WrTUnMatched param accesses all ranks instead of populated ranks only.

[Resolution]
Add a populated rank check inside ChangeMargin.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/MTL/

[Impacted Platform]
ALL MTL

Hsd-es-id: 14018365008
Original commit date: Wed Jan 11 10:04:10 2023 -0700
Change-Id: I5d255512916bb0af0779228d8f9e1fee01c30af9
Original commit hash: e164ec2e4ee939d3102c385d39ede75f17d4e282

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 06ba12b05016ea430590a5faae7d22528730c875 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:46:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.13

Hsd-es-id: N/A
Original commit date: Fri Jan 13 15:11:36 2023 -0800
Original commit hash: 29ce55b4ad7cbf0b839b576ba2e6db90c6d95670

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: accda1a0d5e743361d5a99fa9eebad44d6edc680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.12

Hsd-es-id: N/A
Original commit date: Fri Jan 13 14:49:34 2023 -0800
Original commit hash: 5c08b50afc003dd8e73b16854c97a3244e1bfbb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f3676374a6cfb8989338cd6b7c7f416ca57876e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.11

Hsd-es-id: N/A
Original commit date: Fri Jan 13 13:22:16 2023 -0800
Original commit hash: 81f8a2435cc1d8e3c985314cf7a2e3c488cfd278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae929387454b380506eab841d6526b6a554f5708 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.10

Hsd-es-id: N/A
Original commit date: Thu Jan 12 09:19:24 2023 -0800
Original commit hash: 1433189a5241f6ac77b5681248ea748b28e02698

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5d2ea31bd0e1ce7379b1582b69c2634553a12e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.9

Hsd-es-id: N/A
Original commit date: Wed Jan 11 20:10:48 2023 -0800
Original commit hash: ff22f345b7a955d668c03fd115ed22c19d7486d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d586af6ab11141758b25806bdce29eb5db08a69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Disclose Memory Turnaround Timing for vendors

[Feature Description]
Expose Memory Turnaround Timing in BIOS Setup for vendors

Package/Module: BIOS

[Impacted Platform]
MTL.

Hsd-es-id: 14018341782
Original commit date: Mon Jan 9 14:20:48 2023 +0800
Change-Id: Iec2c7594318ab969156de0aa0c2f105d850b51ec
Original commit hash: 0d360d203b4dd75dfc3d826078dd530418876425

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: f0ca701b11f3fdf5487183a728516b2566619d6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.8

Hsd-es-id: N/A
Original commit date: Wed Jan 11 17:31:50 2023 -0800
Original commit hash: 45f4557cf2fe161c32dfe960f38270197797ed9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b671ee10000991cd44a35ea09d5b7d2fc54988ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.7

Hsd-es-id: N/A
Original commit date: Wed Jan 11 17:00:35 2023 -0800
Original commit hash: 73f5efca25f75eac8a0b7178e55f989a6726bffc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc07ecab3b71f23d45b97b78bb895a29437a0496 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.6

Hsd-es-id: N/A
Original commit date: Wed Jan 11 14:13:25 2023 -0800
Original commit hash: 0a05d58365b29d8d7d6cf7807b9c9655ddc4a655

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad2a9145258e747cc071d6a899e4ca2038029a46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MRC fails in ECT when mixing x16 with x8
DIMMs

[Issue Description]
Port from ADL. ECT fails when mixing x16 with x8 DIMMs.

[Resolution]
Port the change from ADL to enable CpgcSeqCfgA.GLOBAL_STOP_BIND when
CpgcSeqCfgA.GLOBAL_START_BIND is enabled. This will ensure all channels
stop if one CPGC channel is manually stopped.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 14018366287
Original commit date: Tue Jan 10 15:43:35 2023 -0700
Change-Id: I399893399183ca4c7c57efc424ab692ea9b66f25
Original commit hash: df6eeadb61d15808495906570b9e2325ee1252c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c

================================================================================ 
Commit: 99955cbc960521913eb65f1750b48d31a87adbba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.5

Hsd-es-id: N/A
Original commit date: Tue Jan 10 11:47:39 2023 -0800
Original commit hash: ac63bea09a224c1d056012aa4ee6196b0314e407

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 051040cb68eefb4355432c5971ff1d47423a19db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.4

Hsd-es-id: N/A
Original commit date: Tue Jan 10 10:05:57 2023 -0800
Original commit hash: 705e9847582072db5be4b4af9d034a625a4bc425

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b76133b14fbd37edda4b0d2616bb50c98e64aba7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Make VTT Offset Cal not run in PM9
when Transitioning from Vtt Disabled GV Point to Vtt Enabled GV
Point A0 Only

[Feature Description]
The change in 22014671674 has been identified as only
being applicable to MTL-M/P A0.
A conditional has been added to enforce this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-M/P/S

Hsd-es-id: 22016080160
Original commit date: Wed Oct 26 10:41:56 2022 -0700
Change-Id: I0409c14199ba7e7434faf276999952af1bae5b57
Original commit hash: 6a09800015c4b10b7284c414f15f2f62e2f2d525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 39e492a0a1f11369051f7023e45395816abd7553 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:09 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.3

Hsd-es-id: N/A
Original commit date: Tue Jan 10 09:44:46 2023 -0800
Original commit hash: e43b29c97343297c19c4e6ba64b61d3afaf69766

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d4996ac625f3b77e413964de471df47782ed76c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] MultiCycle Vref Command Perm Change

[Feature Description]
The change in 22015066349 has been identified as permanent for
MTL. The relevant conditional needs to be removed to reflect this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22016058305
Original commit date: Fri Oct 21 10:12:19 2022 -0700
Change-Id: I8b553c6bdcb803877051d933732124c908855fc9
Original commit hash: fa403c05bdca8ffac2f258307e7980e7523850a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 0a6d0f769242994c47d3b327fd70315f75b36654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:45:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.2

Hsd-es-id: N/A
Original commit date: Mon Jan 9 12:06:50 2023 -0800
Original commit hash: f1371633098f384c372437cf407db950071681c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1992e6467a3f7b17c080387db729883909be6625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] ECT modification

[Feature Description]
Update ECT training to place Ca Per Lane fields to the middle of the
range when 1N mode is detected. Add PerBit storage on MrcData struct

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL, DDR5

Hsd-es-id: 22015710995
Original commit date: Fri Oct 21 15:17:22 2022 -0700
Change-Id: I6c022afafde7a5faeaee00b0be08cac9b38ff988
Original commit hash: a1746b54ec8ccc0d32e0d7aac52c30cba1314f04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 894114330c6277a8b3303aaa67ebbcd93d62731a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.9.1

Hsd-es-id: N/A
Original commit date: Mon Jan 9 11:21:14 2023 -0800
Original commit hash: d6e7ceba67a33753c6de51295172d662878bbe91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 18f90ac17105d013a61b16b46a8305d54cdd5f68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] RMT to store lanes from 0 through 31 with
byte information in BDAT structure

[Feature Description]
For Per Bit output to BDAT, continue to increment Lane based on Byte
info

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016262617
Original commit date: Fri Dec 2 19:34:01 2022 -0800
Change-Id: Iec362402172fb63404b16beb53ac329b05551a63
Original commit hash: c3f92fb977fc8fe0c87213496fc52dbb0506cc8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c

================================================================================ 
Commit: 39dac48810a57ac7f36ac3b15065ba5d05a01901 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.9.0

Original commit date: Mon Jan 9 13:03:16 2023 -0800
Change-Id: I62438c9dd3d19651ab0b48eef99f1637692e3bd9
Original commit hash: a65aec6968dfaa710145ad6901f23ed01cd52f92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d71659f3106d5bdca51a480a822114c201b433fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3064_00

Hsd-es-id: N/A
Original commit date: Thu Feb 9 04:31:09 2023 +0000
Original commit hash: bcc30e4d005158c1c30e1a7cdda0affa056ebad8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4118c68d9bb21b67c0f499d137a79517a96117bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enable backup after ssd migration unlock success.

[Issue Description]
BIOS should trigger backup after pin key unlock the SSD

[Resolution]
Change backup condition , add unlock scenario

Package/Module: Features/FirmwareGuard/CapsuleFeaturePkg/

[Impacted Platform]
ALL

Hsd-es-id: 15012745510
Original commit date: Tue Feb 7 12:04:34 2023 +0800
Change-Id: Ibc49f1578b5be3c9d3389840636b988da8447135
Original commit hash: 77250b15d9714b1bfa8758a2e44913084d6e2bcf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiForm.vfr
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiFormStrings.uni
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiFormValues.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: 021bf500e2e68751c554471efb02da151efafb8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:34 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3063_02

Hsd-es-id: N/A
Original commit date: Wed Feb 8 14:21:21 2023 -0800
Original commit hash: 6197e45fdb0355d8a2c2372efcfc4a4ae5d69be1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1bf77cf13760b8dbf8126407882c4bc9572a4829 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:29 2023 +0530 
-------------------------------------------------------------------------------- 
Sporadically S0i2.0/S0I2.1 not hitting
with Corp BTG 0 profile

[Issue Description]
Sporadically S0i2.0/S0I2.1 not hitting
with Corp BTG 0 profile

[Resolution]
Program RXLTRMDECH to 0 for SOC DMI

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S, H

Hsd-es-id: 16019500133
Original commit date: Thu Feb 9 00:17:18 2023 +0530
Change-Id: Ic8b263d63f8b8d7e8231edea948912ec7f47e916
Original commit hash: 099cd2074897945abcc47d58250f4f72b88b17f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: 94202f6ac015d2bda9b23d51bb785427ff0e202f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:24 2023 +0530 
-------------------------------------------------------------------------------- 
Latency config for low power states and PS_ON

[Feature Description]
Updating the values as per BWG

Package/Module:ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
S

Hsd-es-id: 16019689651
Original commit date: Wed Feb 8 21:39:35 2023 +0530
Change-Id: I384683de6ba6b8d273b817f7edd2f6aff8c51053
Original commit hash: 02e8ef795096c523a283dab750572d0ff5bc8a65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/PmcRegsMtlSoc.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 44165b05be53ffc661a92d9382dd318dc1069343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:19 2023 +0530 
-------------------------------------------------------------------------------- 
Fix SUT cannot enter S5 from EFI shell when power button press.

[Issue Description]
SUT cannot enter S5 from EFI shell when power button press.

[Resolution]
Check power button status in SMM library.

Package/Module:
C1S/SMM

[Impacted Platform]
MTL-S

Hsd-es-id: 16019480245
Original commit date: Wed Feb 8 09:29:27 2023 -0800
Change-Id: I10f2658132138be396b9a28df9a050673fc82612
Original commit hash: 625c4cc663e1d7ba209e864de340e673eedb0a83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchDieSmm.h
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmCore.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/Mtls/PchSmmPowerButton.c

================================================================================ 
Commit: 09571e26f04ea8550b6ac009aca5c20d820cf457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:15 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][A0][PO] S0ix and Sx.ix Entry blocked due to AON3 and AON3_SPI
are active

[Feature Description]
PMC WA on issue "Second PECI over eSPI commands stuck"
polling with 1ms interval on ESPI SB SPI_MSI_STS_OOB.SMBUS_AVA
regularly and disable it during s0ix.
Timer for polling will be enabled at c10 exit,disable during c10 entry.
wa will inform PMC (through IPC command) to stop polling on S0ix entry.
On S0ix exit, BIOS will need to inform PMC again to start the polling.

Package/Module:
EcFeaturePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012689179
Original commit date: Tue Jan 24 16:34:50 2023 +0530
Change-Id: If1e12c1c154490f44524717ef5e9d086929891c5
Original commit hash: 522f67292eb0cac53a64547ef47e9b52c4b0f7df

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl

================================================================================ 
Commit: e6d185853ad0b6f5ac8900f9c0353706246a3e31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:12 2023 +0530 
-------------------------------------------------------------------------------- 
Add BIOS options for games that use Denuvo DRM

[Feature Description]
Denuvo DRMs use undocumented instruction capabilities that are supported
on Core but not Atom. When an Atom module attempts to execute the
instructions, it crashes. This patch adds an option to provide a hotkey
to park Atom cores.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019122531
Original commit date: Wed Feb 1 09:28:40 2023 +0800
Change-Id: Ib4491c5e38054bfae8aacbd80aaca8acab1a15fd
Original commit hash: 8516fa2d08b32be611e02f8d7f9eb0da2d874617

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/Ps2IoTrapHandler.c
MeteorLakePlatSamplePkg/Setup/AcpiSetup.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: ecb3e04e3643a226f125fb03238be3a891d18e39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:07 2023 +0530 
-------------------------------------------------------------------------------- 
Wrong parameters when calling IO Enable Decode

[Issue Description]
It was found during review that wrong order of parameters is passed to
LpcEspiIoEnableDecodingSetHelper() to enable IoDecode for CS1. This
leads to different values programmed into register or totally skipping
the IO Enable Decode.

[Resolution]
Changed order of parameters to match LpcEspiIoEnableDecodingSetHelper()
parameters

Package/Module:
ClientOneSiliconPkg/Fru/MtlSoc/Library/.../PchCycleDecodingLib.c

[Impacted Platform]
MTL

Hsd-es-id: 18027305498
Original commit date: Wed Feb 8 12:47:58 2023 +0100
Original commit hash: 4261542943d8e9c8df7abc90eab3f7fd1d69f495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

================================================================================ 
Commit: 11789abe4cfc75af92666a71c961ddc085b89c46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:44:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update postbuild.bat to have MTLI prefix for NEX
MTL-S BIOS.

[Feature Description]
NEX BIOS file name has the prefix of MTLI. Hence
apply the same to NEX MTL-S BIOS too.

Package/Module:
BIOS ROM image name

[Impacted Platform]
MTL-S

Hsd-es-id: 15012029982
Original commit date: Tue Feb 7 20:43:50 2023 +0800
Change-Id: I016f0b24c14704755cdfe1f11e93c81cec32fb1d
Original commit hash: 58fc0b6cd46f9668d3dad682160a37dc5948949f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 2c80ceb13db6d9de08c010826062e4d6f9789e5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:59 2023 +0530 
-------------------------------------------------------------------------------- 
Revert ""Minor Version revert in Program branch""

This reverts commit 01e8c8190578e58a3091ebe2dcfaab875ebad114.

Thu Feb 9 22:22:25 2023 +0530
Original commit date: Thu Feb 9 22:22:25 2023 +0530
Original commit hash: 0a3e00980d62c8666e26dd37fa2e566817cf185f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 50a04207b892a8d4e735754ddf4be46e653b02d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:55 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3063_80"

This reverts commit d406f8fff04a3dc218f2242ed00a8dafb276a04b.

Thu Feb 9 22:22:19 2023 +0530
Original commit date: Thu Feb 9 22:22:19 2023 +0530
Original commit hash: 44aa4b5215ea77ba8ce0c28b3ed00fea83600f65

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 64503550406125c00d23a085fe7edce28e4fd5a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:52 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3063_80

Hsd-es-id: N/A
Original commit date: Wed Feb 8 06:09:09 2023 -0800
Original commit hash: d406f8fff04a3dc218f2242ed00a8dafb276a04b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8379b29e6ca1b2178e93ec17b8beef203ffa68c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:48 2023 +0530 
-------------------------------------------------------------------------------- 
"Minor Version revert in Program branch"

Original commit date: Wed Feb 8 18:42:02 2023 +0530
Change-Id: I83d3dd2ccedf024bbc0e0f1c6cbd7c49c1285689
Original commit hash: 01e8c8190578e58a3091ebe2dcfaab875ebad114

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8db40ca016b2a412152d9fd1e95b280be1691511 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:44 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3063_01

Hsd-es-id: N/A
Original commit date: Wed Feb 8 11:49:02 2023 +0000
Original commit hash: f945b5152d11c6b651259a1a8607e97c48a87c0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 92e98e28e5d7e9f1f42104bf0109d4652d1fc41b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:40 2023 +0530 
-------------------------------------------------------------------------------- 
[Native] [PM] :on disabling PCIe root port with device connected ,
controller will not power gated after G3 blocking S0ix

[Feature Description]
Updated the function disable flow according to the latest bios writers
guide recommendation.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
Default ALL MTL

Hsd-es-id: 16019523753
Original commit date: Wed Feb 8 15:30:35 2023 +0530
Change-Id: I4d387f4d9bf2a504502f19921618bc2f4cd46ca8
Original commit hash: 4fe4d52a5bb02ce06498497cc2bad09b719b6e00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 56888886667026a94f83aaf3bf8f2eccb56233b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:36 2023 +0530 
-------------------------------------------------------------------------------- 
Intercept HttpProxyPkg for OCR HTTP Proxy feature

[Feature Description]
Intel repo changes to intercept Edk2Staging HttpProxyPkg

Package/Module: MeteorLakeBoardPkg/BoardPkg

[Impacted Platform]
All

Hsd-es-id: 14018606674
Original commit date: Fri Feb 3 15:15:04 2023 -0800
Change-Id: I11921767d592228065f56d143d8cebd5ef0cca2b
Original commit hash: ff6c9878386be0d1b8ab754225078c0e3eb1a2d1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf

================================================================================ 
Commit: 9b8bd27e11a722feddea256c8947d0a04bb93213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:31 2023 +0530 
-------------------------------------------------------------------------------- 
SerialIO defaults mismatches between setup and RC

[Issue Description]
There are differences between PCH setup default settings and these
provided by silicon reference code.

[Resolution]
Aligned default values to reflect POR configuration.

Package/Module: ClientOneSiliconPkg/PeiSerialIoPolicyLib

[Impacted Platform]
MTL

Hsd-es-id: 18027255158
Original commit date: Tue Feb 7 13:22:19 2023 +0100
Change-Id: I306f3c3f41d9b2376e90162e3936d433fbfc2834
Original commit hash: 0ac29daddf85ec67e6c5f49472a9ad912ebada39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 48a24fe4a65cffdca0b0b734186a6871e27c3ffa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:24 2023 +0530 
-------------------------------------------------------------------------------- 
USB HS endpoint enumerating as Offload capable with USB offload disabled

[Issue Description]
With USB Offload Disabled in BIOS, the USB HS endpoint should not
enumerate as an offload-capable endpoint on the Sound page.

[Resolution]
Use PCH NVS Region insted of SOC NVS Region.

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
MTL-S

Hsd-es-id: 16019443478
Original commit date: Tue Jan 31 04:12:43 2023 -0800
Change-Id: Idb8cb2ff31e041a4b28aba231530f26c18f11668
Original commit hash: a54a9dd4bf3e7def73921b8dc3fc6dbdb42e1085

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchHda.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSocHda.asl
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/Hda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaIda.asl
ClientOneSiliconPkg/IpBlock/Hda/AcpiTables/HdaSoundWireCtrl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 0851799399190be3e2bb1edefbdc3653b9141716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:20 2023 +0530 
-------------------------------------------------------------------------------- 
HidKbDxe: Fix avoiding Memory Corruption Due to Malformed HID Report

[Feature Description]
As per finding NCC-2022-WBA, malformed BLE KeyBoard HID Report
leads to out of bounds memory write. This adds additional check
before writing to memory and avoids memory corruption.

Package/Module:
BluetoothPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019217932
Original commit date: Mon Feb 6 13:27:36 2023 +0530
Change-Id: Icc2876168123cc7043837ad9cb07e2734ec1053d
Original commit hash: 6e25c7f17f350d67142912f7c96c74e7b18c73cf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/HidKbDxe/KeyBoard.c

================================================================================ 
Commit: 8cb9082ba4021f8d12ea0183e89d9106a698e6d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:16 2023 +0530 
-------------------------------------------------------------------------------- 
Dynamic MMIO Size calculation so that it will not collide with DRAM

[Issue Description]
With Lesser MMIO Size some of the design are collide with the DRAM
which is casuing the unexpacted behavior like the ASSERTs in different
modules.

[Resolution]
the Dynamic MMIO calculation is needed which is based on how much mmio
size is avaiable from TOULD

Package/Module: HostBridge

[Impacted Platform]
ALL

Hsd-es-id: 14018150546
Original commit date: Mon Nov 14 23:01:55 2022 +0530
Change-Id: I47613df39e5c47de114559c9932cd68051217b3f
Original commit hash: c835f8181a496bca27d74e1f7ac4a627cd1a58c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf

================================================================================ 
Commit: bcbf63bf05162d91391c78cb55fc15a21c8dd644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:12 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3063_00

Hsd-es-id: N/A
Original commit date: Wed Feb 8 04:31:11 2023 +0000
Original commit hash: d2e7e44253f05da10f3c97173e14dc3632f2edd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0b661833befd98dce2a92b1f45805f4d17fac5ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:08 2023 +0530 
-------------------------------------------------------------------------------- 
Remove U at the end of hex values SerialIoI3cRegs

[Feature Description]
Remove U at the end of hex values SerialIoI3cRegs

Package/Module: ClientOneSiliconPkg/Include

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Mon Jan 30 10:27:36 2023 +0530
Change-Id: Ia5c0c385e8ffe9424fb6186bef139d0c1f9d6123
Original commit hash: 0ef085b1c8df1288e022bf576d4806a1716d69e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SerialIoI3cRegs.h

================================================================================ 
Commit: 8aed3f5105b8758ed58a10ee9f5263db8f29d6e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:04 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3062_00

Hsd-es-id: N/A
Original commit date: Tue Feb 7 04:31:24 2023 +0000
Original commit hash: 44e511d272c1d70bc552dd95afd20dbc90b282b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 88e9da2edc88cebed28ace07373ef60d5049d5e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:43:00 2023 +0530 
-------------------------------------------------------------------------------- 
Assert error is observed after giving 3 times wrong HDD Password
while performing LPE flow

[Issue Description]
Storage password allocation is released twice and caused the error.

[Resolution]
Once the allocation is released, the pointer should be set to NULL
to prevent been released again.

Package/Module:
PlatSamplePkg/Features/PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 16019629482
Original commit date: Mon Feb 6 20:47:59 2023 +0800
Change-Id: I0695ad7e599156a8f0f2599d0d19a8568db4f7c2
Original commit hash: f74b5861b24e1c4848c4cb363dac8dc8b223d572

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c

================================================================================ 
Commit: 9a7f83a01d1cbbfda1929713eff57eec6471554d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:56 2023 +0530 
-------------------------------------------------------------------------------- 
Add OneClickRecovery HTTP Proxy support

[Feature Description]
Allow retrieving recovery images from endpoint server outside
the corporate network (via proxy server). The proxy information
is recieved from CSME via HECI.

Package/Module: MeteorLakePlatSamplePkg/Features/Amt

[Impacted Platform]
All

Hsd-es-id: 14018468451
Original commit date: Tue Jan 24 15:16:55 2023 -0800
Change-Id: I063a8f7ba12bd00474db5d18c7a84c4a08ec9240
Original commit hash: c9ffe6af7754f19efc82a3d4059e29f13dd93e1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h

================================================================================ 
Commit: 1debf1b336e1ddd2f8ed481e986b7df02570bef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS code update for new VR Spec WW05_23

[Feature Description]
BIOS code update for new VR Spec WW05_23

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012729756
Original commit date: Fri Feb 3 13:22:20 2023 +0800
Change-Id: If665e993ba984f660bc7f479c6f62721fdd3fc2a
Original commit hash: 5ff506809c157f5b1af56b7e0af1d07224ce7b8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 0a900e8f5f06f888dc2a9caef538d3c7478e9ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Support 6C+4A CPU (DID0:7D13h) and update corresponding VR data

[Feature Description]
Support 6C+4A CPU (DID0:7D13h) and update corresponding VR data.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012729756
Original commit date: Fri Feb 3 11:03:17 2023 +0800
Change-Id: Icd8b2fe47f8c038811518c97091a871fdc723a8d
Original commit hash: b83acc6b0ecffa6d597dd2f4b1e192e7d08f3a92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 9926fcf4e324b22e8a2fae5e75f92043505ebe75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:44 2023 +0530 
-------------------------------------------------------------------------------- 
Add a conditional check before locate latest Microcode

[Issue Description]
FSP is not doing conditional checking prior to locate latest Microcode
from flash. FSP is always assuming that boot loader will send a valid
microcode pointer with valid size. This assumption might not correct

[Resolution]
Introduce a conditional check before start locate latest Microcode
from flash.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019565298
Original commit date: Mon Jan 30 16:56:36 2023 +0530
Change-Id: I7c3f15140fed70638a9db4432928edae57c4a4e0
Original commit hash: 565a7aa0ee9df2e93900e1f0bf994651afe38061

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitLib/CpuInitPostMem.c

================================================================================ 
Commit: be9b5902edb7ee047e915b767e86153ca1fb64fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Disable ITBT and DMA controller in the MTL-M LP5x CONF1

[Feature Description]
Disable ITBT and DMA controller in the MTL-M LP5x CONF1

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL

Hsd-es-id: 15012659716
Original commit date: Fri Feb 3 21:29:35 2023 +0800
Change-Id: I0f5ba3804af466c24028f58de6dacaf414729b57
Original commit hash: 4592e245af2a4142eb554d462dadc644a3b134fc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 934f6d0888fc8bcd9ff5c8655082b8e5360b5002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:36 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3061_00

Hsd-es-id: N/A
Original commit date: Mon Feb 6 04:31:03 2023 +0000
Original commit hash: 84712d586e88fe10838f3340a3d37f99f86e2bf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 001258f1847d4dcd17609e5f7496eded35a7bf3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:32 2023 +0530 
-------------------------------------------------------------------------------- 
Disable IOP VTD PMR in PEI Phase

[Issue Description]
If PMR is enabled before Vtd PEI driver,
it needs to be disabled after DMAr is enabled.

[Resolution]
Disable PMR after DMAr is enabled

Package/Module: MeteorLakePlatSamplePkg/PlatformVTdSamplePei

[Impacted Platform]
ALL

Hsd-es-id: 16019602290
Original commit date: Thu Feb 2 10:45:42 2023 +0800
Change-Id: I80ae798c0c964cd39d0ea7e62cbd9e32b8202450
Original commit hash: 751fe49f98c60c32bbba684ad400a6f77ffb2255

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.c

================================================================================ 
Commit: 7160e97f301443848bc9e06326dd647efd166a51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:28 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3057_00

Hsd-es-id: N/A
Original commit date: Sun Feb 5 04:31:05 2023 +0000
Original commit hash: 2fa195d21ddafe3d1fcff362b76480c4a459d914

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4520cc9314df50ecc9d865e463cb294be224c286 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:24 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3056_00

Hsd-es-id: N/A
Original commit date: Sat Feb 4 04:31:05 2023 +0000
Original commit hash: a2b546cb036fc8b00010829411e09fde91e71886

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7eef05e00cefbef31379cc2ca0c377e693ef7034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:19 2023 +0530 
-------------------------------------------------------------------------------- 
MTL: Errors for retrieving MAC from PSS.

[Feature Description]
Array &NvmData of size 1 may use index value(s) -1..0

Package/Module: Features/MacUpdate/GbeFwUpdateHw

[Impacted Platform]
MTL

Hsd-es-id: 16017217979
Original commit date: Fri Feb 3 13:28:14 2023 +0530
Change-Id: I6ce28a792f030674481c55f900f8d3e317acd991
Original commit hash: b7d31261d6889b911226848c604f4e92319892b4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c

================================================================================ 
Commit: 1a7c01b2c33fdb5a8d57f7c59f4508ccdbd9ad3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:15 2023 +0530 
-------------------------------------------------------------------------------- 
[OC] Fixing BIOS failed to modify EPOC2 param for OC.

[Issue Description]
BIOS failed to program CPU BGREF Mode bit in EPOC2 register.

[Resolution]
Confirmed with the PMC owner that EPOC2 register can be programmed
irrespective of the EPOC2_EN bit status in EPOC register.
Hence removing the condition check for EPOC2_EN bit in EPOC register.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 22016607744
Original commit date: Thu Feb 2 15:46:14 2023 -0800
Change-Id: Ib0a2063bd5b7cd1ce9d225ae3bb5be0c4d07190a
Original commit hash: 9ff3ef42d0a02b16d6a9b352fe60b7d04eaded72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 6170fc378a26019206c7cc0096c1855562fef562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:11 2023 +0530 
-------------------------------------------------------------------------------- 
MTP-S PMC time sync IPC

[Feature Description]
This commit adds call IPC command execution that is forcing PMC time
sync to be performed.

Package/Module: ClientOneSiliconPkg/Fru/MtlPch

[Impacted Platform]
MTL-S

Hsd-es-id: 18026976950
Original commit date: Fri Jan 20 09:39:36 2023 +0100
Change-Id: If26d05bc77479d9c11bbad30fb38f5b574e8c07b
Original commit hash: 35af53b8a6312e62a38a7bff5d91db4521d10c14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: d454fdc3f03f070d7a79c7fcb9cb5fc5ddc9eb7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Fix the FWTS errors reported

[Feature Description]
Defined unique dummy packages for each of ART, TRT and PSVT when
referred from out of scope.

Package/Module: Thermal

[Impacted Platform]
All

Hsd-es-id: 16019548341
Original commit date: Fri Feb 3 12:38:25 2023 +0530
Change-Id: Ib1a13820a5f32d7d1208a435bc7defdc756f0d14
Original commit hash: 3cf0fa314c0ca3942f8ae9b6f91653b3c47a2f68

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/AcpiTables/Dptf.asl

================================================================================ 
Commit: 272a63023c88208afed1ccb8e5b23bd0258836b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:42:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Add SkuId for CpvCrbFab3

[Feature Description]
Adding SkuId for CpvCrbFab3 board with boardRev ID : 2.

Package/Module: MeteorLakeBoardPkg/

[Impacted Platform]
MTL-S

Hsd-es-id: 15012720129
Original commit date: Wed Feb 1 16:24:44 2023 +0800
Change-Id: Iaa66fa148ec642254d46f00e1be12658fad690b3
Original commit hash: 99ad459afea8fbc4630a323f1d3fd133065b9d62

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 1be7614909277659ce31462f5754cf5e43f92036 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:57 2023 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] [MTP-S] remove gpio locking procedure for MTL-PCH-S
from GpioV2WrapperLib

[Issue Description]
Since GPIO controller on MTL-PCH-S communicates with P2SB using
"message access" (not "mmio access") gpios must be locked before
P2SB is locked.

Gpio locking procedure can not be invoked neither
at gFspSiliconInitDonePpiGuid nor at gEfiEndOfPeiSignalPpiGuid signals
because registered callbacks are invoked after P2SB is locked.
For MTL-SOC it's not a problem because GPIO controller uses
"mmio access" to communicate with P2SB.

[Resolution]
Remove gpio locking procedure for MTL-PCH-S from GpioV2WrapperLib
Code cleanup for MTL-SOC - use GpioV2WrapperLib instead of directly
using GpioV2Services interface.

Package/Module:
GpioV2

[Impacted Platform]
MTL-PCH-S, MTL-SOC-S

Hsd-es-id: 18027086432
Original commit date: Tue Jan 31 12:59:33 2023 +0100
Change-Id: Ie4b6774a69b25564412f226bb49b12dff4cd6b68
Original commit hash: 409ceed7c433228401301201455077447e1bcbff

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Library/GpioV2WrapperLib.h
MeteorLakeBoardPkg/Library/PeiDxeGpioV2WrapperLib/PeiDxeGpioV2WrapperLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: fb12ecac263e07d0ae8c88b8cdbf399a336d340c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:52 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][PCIE][C1S] Handle new registers offset for TCSS IP

[Issue Description]
New offest for registers: CCFG, MPC2, MPC, SMSCS, SPR, RPDCGEN,
RPPGEN, LTRL, PWRCTL, DC, IPCS, PHYCTL2, PHYCTL3, IOSFSBCS,
MANID, STRPFUSECFG for New Intel Silicons.

[Resolution]
Use new offsets for New IOE Silicons in C and ASL code
The PCIE WB Update fixed in WW0504

Package/Module: TCSS

[Impacted Platform]
ALL

Hsd-es-id: 14018094891
Original commit date: Thu Feb 2 11:58:30 2023 +0100
Change-Id: Ib3193937a20adce8269856ade191814802326448
Original commit hash: 225838ca511f26205d0a839e4edc9497e5e2478b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/AcpiTables/SaNvs.asl
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/ItbtPcieRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtPcie.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtSipPcie.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/DxeTcssInitFruLib/DxeTcssInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 4c56fb50957733d7c2a0fe18cde9d3450f5a4f41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:46 2023 +0530 
-------------------------------------------------------------------------------- 
MeState is not suitable for MeMode

[Issue Description]
MeState is Enabled while MeMode is Temporarily Disabled.
But MeState should be suitable for MeMode.

[Resolution]
1. Set MeState disabled while MeMode is not normal mode.
2. Gray out MeState setting if MeMode is not normal or Temporarily
Disabled.

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019578186
Original commit date: Tue Jan 31 14:55:50 2023 +0800
Change-Id: I64554d4152dfcfece6b9c822912cc061d6654ec5
Original commit hash: 535e385fb50782ac81d4af66e1a696d3c171c5f9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/MeSetup.c
MeteorLakePlatSamplePkg/Setup/MeSetup.h
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: f9d34cf2c723326299009974630c7aa7bd8e02a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3055_00

Hsd-es-id: N/A
Original commit date: Wed Feb 8 18:35:16 2023 +0530
Change-Id: I01e7df9525dd64adf085873390fea21fe35dd93d
Original commit hash: 588757659d2287347d27c7b0600274fb5c46d194

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5a519796c7b7e5e32696ea56fcf535481d655697 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:37 2023 +0530 
-------------------------------------------------------------------------------- 
AhciPciHcPei: fix the hang issue when capsule retimer.

[Issue Description]
System 9C7F PC Hang Observed while updating retimer capsule
with SATA Enabled IFWI

[Resolution]
For AHCI host controller, the MAX_ATA_AHCI_HCS is 1.
so the size of the HcInfo structure is 1.
But when scan the pcie to find the sata controller, it scans all BDF.
After it finds the sata controller, still scans the remaining BDF,
although it can't find SATA controller, but reset the HcInfo,
it will access the buffer out of range.

Package/Module: SataFeaturePkg/AhciPciHcPei

[Impacted Platform]
MTL

Hsd-es-id: 22016539745
Original commit date: Thu Feb 2 13:10:11 2023 +0800
Change-Id: I318dd460fc61edd849a517661b0ca13b038424dd
Original commit hash: 546d9895dd514434d0a91c4d280ef506cb18f7ad

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.c
Features/Storage/SataFeaturePkg/AhciPciHcPei/AhciPciHcPei.c

================================================================================ 
Commit: 35d391f2c76c27192eef421b2affe60cc45d1f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:33 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Disable ITBT and DMA controller in the MTL-M LP5x CONF1"

This reverts commit 967ab2977c1a34622b96350728045c70a2b4d455.

Hsd-es-id: 22016595111
Original commit date: Thu Feb 2 14:21:27 2023 +0530
Change-Id: I19f6b5d68b0d357bd9251c52c467c1c4b7d949d0
Original commit hash: ecd11b151f8e4d892b44c86c35420bbba5c4b810

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 5007257ef9e4f5b60b3029ecbabe80841f4f3d5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:29 2023 +0530 
-------------------------------------------------------------------------------- 
Assert during EarlyDevicesLpssUart execution.

[Issue Description]
Assert during EarlyDevicesLpssUart execution.

[Resolution]
Fix singature for EFI_SERIAL_IO_PROTOCOL.

Package/Module:
ClientOneSilicone

[Impacted Platform]
ALL

Hsd-es-id: 16019473994
Original commit date: Thu Feb 2 16:01:44 2023 +0100
Change-Id: I19e6783c67b3ef5c799bc59e0be1b7a8980d855d
Original commit hash: 79d5cfb6c9fdfcfffd5a3b5859e408d774c428aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c

================================================================================ 
Commit: ff8689875999e1968f58ebb6db91e84f9508135f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:25 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS not programming GPIO Assertion in Link Down(GPIOALD) registers bit

[Feature Description]
BIOS needs to program GDR.GPIOALD = 1

Package/Module: PcieRp

[Impacted Platform]
MTL

Hsd-es-id: 16019592598
Original commit date: Wed Feb 1 10:44:11 2023 +0530
Change-Id: I063d88b6bd4a635bb97879c6c10fd0e685a79731
Original commit hash: 4c4d14f23a7be6ddf16bd857bcf9c43da180da68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 8388f36628d192047002f52b2aa5a507ff62e045 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:20 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS resigning Scripts

[Feature Description]
BIOS resigning Scripts
to Resign BIOS modifed with XML CLI

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019384687
Original commit date: Mon Oct 10 15:49:15 2022 +0530
Change-Id: I8a2164a5c68558afe48e00eee559f9a18f103b3c
Original commit hash: a0179ab65de3a6ce57ab91328c2c79e9d30ddf6e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prebuild.bat
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: cc82eabdbdadd1496ee74a9b81424ba4e2889416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:16 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3053_03

Hsd-es-id: N/A
Original commit date: Wed Feb 8 18:33:18 2023 +0530
Change-Id: I2ec03a7ad50ed45bfdf4c225c8879f2b5fd2aa5b
Original commit hash: f1ade794c221261cc5884edbd0f47f0baaf47de0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: feb3b9be55c9c1a7823003757b1cec6f494e1e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Enhance BCLK range up to 530 MHz and refine Discrete CLK Init

[Feature Description]
Use FOD registers instead of using built-in OC-Engine from RC2600x Chip

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
Meteorlake

Hsd-es-id: 22016574740
Original commit date: Wed Feb 1 10:40:13 2023 +0800
Change-Id: I01a5fe75591309d362aed902304ff59c63e8cae3
Original commit hash: 7635add5a6c3c778546e54a23adf0ca8fb96f6cd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Library/DccProgramLib.h
MeteorLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Setup/IccSetup.c

================================================================================ 
Commit: 90359dada0b18600211edc3443849bb2e5c5ebf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:09 2023 +0530 
-------------------------------------------------------------------------------- 
Multiple Port8xh Port get enabled causing Port8xh test to fail

[Issue Description]
Expected 'RPRDID' value is 0x4d1x/0x4d2x for PXPA/PXPB

[Resolution]
Changed RPR Destination ID (RPRDID) programming as per PSF HAS

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 15012588933
Original commit date: Sun Jan 29 14:38:21 2023 +0530
Change-Id: If6ca8129e3f398d9e6cc3dbda682fe7a6122c8d8
Original commit hash: 1f66eaba39085014f7bbe1cbdd42694d09991582

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: 702f3ae2955a67eb93f97b486c93a0a1d7fbd630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:04 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/Telemetry :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/Telemetry

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module: MeteorLakePlatSamplePkg/Telemetry

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 12:58:59 2022 +0530
Change-Id: I9f04b361b66b34f3b19d3a7cc974a1873cfc6f1b
Original commit hash: 8870c8e722797965b9a33f3ec9fcee661414f948

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: a3554f888254a3c84792476fa2efb9c142b477c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:41:00 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/BootGuard :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/BootGuard

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module:MeteorLakePlatSamplePkg/BootGuard

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 11:57:27 2022 +0530
Change-Id: I2dff43cacbf5820e38534796e5e36e5eea2b6f5a
Original commit hash: 1b3a2c1c1db14424e5dfb13b6e0fbb4d98c4d00f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: f64c778cdd1507d5bee8ba4937b2e3fb5980a2d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:56 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/Platform :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/Platform

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module:MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 02:58:11 2022 +0530
Change-Id: I7f121a3a0541530b3fe0440f1aaa80ab7a052476
Original commit hash: eedcd545d1c5297facf04575a1f7ff6a3a8bcec3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: e36f2a7d16f0d9812422168b58f2039acf0858b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:52 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/UiApp

[Resolution]
Fixed static code analysis errors like
DECODE/OVERRUN/SIZEOF_MISMATCH etc.. in
MeteorLakePlatSamplePkg/Features/UiApp

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 00:54:51 2023 +0530
Change-Id: I2a84db03aae008819597c987a7a8f6cc902d4760
Original commit hash: ef943434c70d6a894f62d014410ca132605808e6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: 8dd28c5cdb63aada47d354fd217f69ce5337b8a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:49 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/Usb

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/Usb

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:13:30 2023 +0530
Change-Id: If3ce39514f61ec380882085bd97d22eb000bc000
Original commit hash: 5055f362f6a743de85df9e226bf16c5cd873a9b1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: f290a147c70b34aaa69df097f678c04635abeed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:45 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/FastBoot and
MeteorLakePlatSamplePkg/Features/MacUpdate

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/FastBoot and
MeteorLakePlatSamplePkg/Features/MacUpdate

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:24:41 2023 +0530
Change-Id: Icc2f17eb2d95a892063fff21274d9f8cc7ce630e
Original commit hash: f2295481dfe6b37566d6e202120a5c5b9b542cdf

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: 3e1c771c2fb87e6e392343fa0416ac6fcbf7e4b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:41 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/Craslog,
OfflineCrashDump,PlatformErase, Pmic

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/Craslog,
OfflineCrashDump,PlatformErase, Pmic

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:31:07 2023 +0530
Change-Id: I99fe373fa444ed8c6375026d4ce75862c9d83f37
Original commit hash: d7236f6cf47e8d17eb435f34b9e3ecf6034bf6f8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 7c72c2bf5fb0c624892715597ea879dd7e743ff2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:37 2023 +0530 
-------------------------------------------------------------------------------- 
Move LpssUartDriver before EarlyDxeDevices.

[Issue Description]
Debug logs are not printed in early dxe stage.

[Resolution]
Move LpssUartDriver before EarlyDxeDevice to install
SerialIoProtocol as soon as possible.

Package/Module:
ClientOneSiliconePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019210971
Original commit date: Thu Jan 26 15:31:06 2023 +0100
Change-Id: I12c35571ca97e54d947672e8eb79119dfc250f71
Original commit hash: ced9dcdb303ad5940ffef0bb2a43c1a9e7911363

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchLpssUartSmm.c
ClientOneSiliconPkg/IpBlock/LpssUart/Include/LpssUart.h
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/LpssUartDriver.h
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.c
ClientOneSiliconPkg/IpBlock/LpssUart/LpssUartDriver/LpssUartDriver.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevicesLpssUart.c
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 7aaf526950c48bc317b671e6008b6625c34dd79a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][RCR] Address failures from EDKII CI tests on ClientOneSiliconPkg

[Feature Description]
Resolved Duplicate GUID in C1S package

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019516733
Original commit date: Tue Jan 24 19:44:16 2023 +0530
Change-Id: Ib3fb13fe9b898d66166ed1acbe9d7f990152765e
Original commit hash: 935f0df234edce7349d22de0a376085cc00aa9c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmSmbusInfoLib/MtlSmbusInfoLib.inf
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/BaseResetSystemLib/BaseResetSystemLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf

================================================================================ 
Commit: d31320c674eae0f274b24d8bf6d57d33a2bbd680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:29 2023 +0530 
-------------------------------------------------------------------------------- 
Revert ""Minor version to 80""

This reverts commit 08ef04c0636929435d2568a979a25915d1d5d1f2.

Wed Feb 8 17:51:01 2023 +0530
Original commit date: Wed Feb 8 17:51:01 2023 +0530
Original commit hash: 032b821a96026dac8f58c1b9d86d49cc81d52175

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 08b50bb955aaf0ee057b09a59376eeb210b63d46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:26 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/Telemetry :Fixed static code analysis errors"

This reverts commit d25a54673c2719bf47a7397b093d39cdf6d783a3.

Wed Feb 8 17:50:49 2023 +0530
Original commit date: Wed Feb 8 17:50:49 2023 +0530
Original commit hash: 5fb8433403f2e0ab4af0279f85286a40526dbab1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: 7ac7a9a9c06564aba2d6711c569dfd9ef31983c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:22 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/BootGuard :Fixed static code analysis errors"

This reverts commit f9d0b3980e4e9c82971a6af75bf9bb60d78a6dc2.

Wed Feb 8 17:50:41 2023 +0530
Original commit date: Wed Feb 8 17:50:41 2023 +0530
Original commit hash: 5725fe9aec43af57a70c7217ca860f414ecd6767

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 3d9cbe273ad3cc0f4e0949a594f9da33e7eefaab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:18 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/Platform :Fixed static code analysis errors"

This reverts commit d6d73e2783de63c5cc7f9e6757b8c77376c2579f.

Wed Feb 8 17:50:26 2023 +0530
Original commit date: Wed Feb 8 17:50:26 2023 +0530
Original commit hash: 16df91fd7377e740d0150bacc3620e232ece684b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: a27126e5b291d0a9a6c94b0b4f2fdb59a88c31a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:14 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 7e67df5652fbd4848173649bee994c81987c2bee.

Wed Feb 8 17:50:20 2023 +0530
Original commit date: Wed Feb 8 17:50:20 2023 +0530
Original commit hash: bd25c9e4760f3282515a17efc04ba874a8cf9959

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: c62067ff0608140ecdb996eafeb803f62142506a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:09 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit cb23e1700254572c5db6a32584b4075c68ba275a.

Wed Feb 8 17:50:11 2023 +0530
Original commit date: Wed Feb 8 17:50:11 2023 +0530
Original commit hash: e408df4c297fbaaf832d9dbbc282ee560ad28c25

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: bbc77b10aaa39ff71314f0211f34abbe0f867ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:05 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 0124296bd73e1ca5045d2ff5a55764f489ebc491.

Wed Feb 8 17:50:01 2023 +0530
Original commit date: Wed Feb 8 17:50:01 2023 +0530
Original commit hash: 4bfc16fad22506cd7f89a54a138bfd45aa36b197

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: a0472b094614f52f85b9db74c4889b1d7dd9dffe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:40:01 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 0e0fa999773b2077065407b47e9c8aaa470de594.

Wed Feb 8 17:49:54 2023 +0530
Original commit date: Wed Feb 8 17:49:54 2023 +0530
Original commit hash: 25ce5d8d12efcabd93f429fd6010d228aaee5588

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 5f154a4d1076a8ea27d2b7f0b097d0ba4af1cfe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:56 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_81"

This reverts commit 6930e8098d9db00407e777d443e029125243b5af.

Wed Feb 8 17:49:47 2023 +0530
Original commit date: Wed Feb 8 17:49:47 2023 +0530
Original commit hash: 06b6d95768c29b81d13115b0a0a8ff323f01af5c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b4c0e80f376ef587a5c3a67fab3967b2ff6e4455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:52 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Address code quality issues""

This reverts commit bd8b16e7605febc0e5f79d78060613300de71175.

Wed Feb 8 17:46:43 2023 +0530
Original commit date: Wed Feb 8 17:46:43 2023 +0530
Original commit hash: e0141477f7d15eb91fe2d72f74467d8d7a427e66

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: 9d4344f6a2326734c3fb3dd98464bd0b695f1032 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:48 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Add back new line at the end of file"

This reverts commit 1aee87165fed6fa2c15d8d86f22fe29929cb4252.

Wed Feb 8 17:46:40 2023 +0530
Original commit date: Wed Feb 8 17:46:40 2023 +0530
Original commit hash: 2095fc11698e116cf9d4ea462e05d241708be230

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: af9618ab092a1acee3a8c2d8aee9bfff4d703459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:44 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Address code quality issues""

This reverts commit 5dc227bd1d9245e990d1cc20d94d27e655764632.

Wed Feb 8 17:46:34 2023 +0530
Original commit date: Wed Feb 8 17:46:34 2023 +0530
Original commit hash: 4f576b60626f01cae2c68a6e7003addf2b79d936

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 5257b11ba897251f8e3ee1910b3040bf1d85c292 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:40 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Address code quality issues""

This reverts commit 8b01ebceb4fa8393137041b91dd14a8f4db8d046.

Wed Feb 8 17:46:31 2023 +0530
Original commit date: Wed Feb 8 17:46:31 2023 +0530
Original commit hash: cf65152c6fac940b113804898d2d64702972acca

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: 6e10874444b87c215cffd423fd6390207d40d46e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:36 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Address code quality issues""

This reverts commit 95f5faad1175966e9b71ce8bd404c166545a9acd.

Wed Feb 8 17:46:28 2023 +0530
Original commit date: Wed Feb 8 17:46:28 2023 +0530
Original commit hash: 3cfc33c0b1cd68b20581bca22f0c679aac8f1364

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: 023e1b498bb5c268ba7d1302dd06133c6fcee694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:32 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "MeteorLakePlatSamplePkg/Platform :Fixed static code analysis errors""

This reverts commit e11616dc06878ba7dd72cc74d86542e366926375.

Wed Feb 8 17:46:25 2023 +0530
Original commit date: Wed Feb 8 17:46:25 2023 +0530
Original commit hash: f9c45b9d8f01b777f892846f96dd8f31b3c14d99

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 3b6d9787443e0c8d7f5c28d78b23ed6282f2705d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:28 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "MeteorLakePlatSamplePkg/BootGuard :Fixed static code analysis errors""

This reverts commit 66e2580e662a5974d9d28b38e6c292d832cbd9a0.

Wed Feb 8 17:46:22 2023 +0530
Original commit date: Wed Feb 8 17:46:22 2023 +0530
Original commit hash: de12b3c66c11fe654b883db91dc3d80176ca8610

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 3a258414e1a1b787a7012e61ddfddd7f5c9fcbf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:25 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "MeteorLakePlatSamplePkg/Telemetry :Fixed static code analysis errors""

This reverts commit 8969ecd30784b961127fe8cc3fda778fd0d779b9.

Wed Feb 8 17:46:18 2023 +0530
Original commit date: Wed Feb 8 17:46:18 2023 +0530
Original commit hash: da0d3c7c3da1abc0533f7a6d9ca318750c583867

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: 5551128ee77cf210eea5db720ae1cf5ed2beee93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:21 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_82"

This reverts commit 5a4c7579c2a70a8f9e54c47ccc84d405f868005c.

Wed Feb 8 17:46:15 2023 +0530
Original commit date: Wed Feb 8 17:46:15 2023 +0530
Original commit hash: af77c2e9817485a12d30acbba5a3bf8648474dd7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: abfec9ae7c9898cd1e9eeb27b420913cc927eb4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:17 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[MTL] Disable ITBT and DMA controller in the MTL-M LP5x CONF1""

This reverts commit e05d598b6dae900a3b1f494ff363924fcbc0d9ed.

Wed Feb 8 17:46:08 2023 +0530
Original commit date: Wed Feb 8 17:46:08 2023 +0530
Original commit hash: 9037b8fedae54728baaf65dab9dc081e94623208

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 4d18cf1f180ef2aa5a58f487f0987050bb45e52a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:13 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_83"

This reverts commit 9d5cabfae60d559e4a1d7c65744c5e163fefbe15.

Wed Feb 8 17:45:56 2023 +0530
Original commit date: Wed Feb 8 17:45:56 2023 +0530
Original commit hash: decea7b682fc720fed1426f480b011fdd8b007ab

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 07d53200d5e1df007720a0fd298dc10d26ce69af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:10 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_83

Hsd-es-id: N/A
Original commit date: Thu Feb 2 01:01:51 2023 -0800
Original commit hash: 9d5cabfae60d559e4a1d7c65744c5e163fefbe15

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db6e6753f2069ca797a2d8779e2f414335569b20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:06 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Disable ITBT and DMA controller in the MTL-M LP5x CONF1"

This reverts commit 967ab2977c1a34622b96350728045c70a2b4d455.

Hsd-es-id: 22016595111
Original commit date: Thu Feb 2 14:21:27 2023 +0530
Change-Id: I19f6b5d68b0d357bd9251c52c467c1c4b7d949d0
Original commit hash: e05d598b6dae900a3b1f494ff363924fcbc0d9ed

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 1558a7715dfae87c23689eb3c042b6b1f697a2dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:39:03 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_82

Hsd-es-id: N/A
Original commit date: Wed Feb 1 11:24:55 2023 -0800
Original commit hash: 5a4c7579c2a70a8f9e54c47ccc84d405f868005c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b29feb34d132282f4aa3069eea20e09ca6139603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:59 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/Telemetry :Fixed static code analysis errors"

This reverts commit d25a54673c2719bf47a7397b093d39cdf6d783a3.

Thu Feb 2 00:43:41 2023 +0530
Original commit date: Thu Feb 2 00:43:41 2023 +0530
Original commit hash: 8969ecd30784b961127fe8cc3fda778fd0d779b9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: e6b8b930e2a81b851fca7d3ff1cfd47ef1e762bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:54 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/BootGuard :Fixed static code analysis errors"

This reverts commit f9d0b3980e4e9c82971a6af75bf9bb60d78a6dc2.

Thu Feb 2 00:43:36 2023 +0530
Original commit date: Thu Feb 2 00:43:36 2023 +0530
Original commit hash: 66e2580e662a5974d9d28b38e6c292d832cbd9a0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 735995de988d0abf5b67d100b8c53884d1589e33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:50 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakePlatSamplePkg/Platform :Fixed static code analysis errors"

This reverts commit d6d73e2783de63c5cc7f9e6757b8c77376c2579f.

Thu Feb 2 00:43:33 2023 +0530
Original commit date: Thu Feb 2 00:43:33 2023 +0530
Original commit hash: e11616dc06878ba7dd72cc74d86542e366926375

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: a99cca7c22bfb7bd432dd7c48989b571eb699476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:47 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit cb23e1700254572c5db6a32584b4075c68ba275a.

Thu Feb 2 00:43:25 2023 +0530
Original commit date: Thu Feb 2 00:43:25 2023 +0530
Original commit hash: 95f5faad1175966e9b71ce8bd404c166545a9acd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: 847ec6df1e3297c1643af8dd18a88558e01bbee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:43 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 0124296bd73e1ca5045d2ff5a55764f489ebc491.

Thu Feb 2 00:43:20 2023 +0530
Original commit date: Thu Feb 2 00:43:20 2023 +0530
Original commit hash: 8b01ebceb4fa8393137041b91dd14a8f4db8d046

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: 149443874ffd6791bcc631b8597eb2b507c6e5cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:39 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 0e0fa999773b2077065407b47e9c8aaa470de594.

Thu Feb 2 00:43:11 2023 +0530
Original commit date: Thu Feb 2 00:43:11 2023 +0530
Original commit hash: 5dc227bd1d9245e990d1cc20d94d27e655764632

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 30cac162705f610fd40e020d8e0cba1823aa6938 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:35 2023 +0530 
-------------------------------------------------------------------------------- 
Add back new line at the end of file

[Issue Description] or [Feature Description]
Choose either [Issue Description] or [Feature Description]
General information on the change; what and why
Please try to use full sentences, proper spelling and grammar

[Resolution]
If this commit is an issue/bug resolution, this field is required and
should describe generally how was this fixed
If this commit is a feature, this section should be removed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: <HSD-ES bug/ise id>
Original commit date: Thu Feb 2 00:41:53 2023 +0530
Change-Id: I5f15c8785f822dd897fcc8bccd3b0a8372a56be2
Original commit hash: 1aee87165fed6fa2c15d8d86f22fe29929cb4252

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19f8665853efae3a9a6eafceb2e0818ed6b98817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:31 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Address code quality issues"

This reverts commit 7e67df5652fbd4848173649bee994c81987c2bee.

Thu Feb 2 00:22:51 2023 +0530
Original commit date: Thu Feb 2 00:22:51 2023 +0530
Original commit hash: bd8b16e7605febc0e5f79d78060613300de71175

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: f2231b837b56c5d72c7b6b850fa1ed21ca6b4a77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:27 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_81

Hsd-es-id: N/A
Original commit date: Wed Feb 1 06:12:26 2023 -0800
Original commit hash: 6930e8098d9db00407e777d443e029125243b5af

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b86782cd0179b548118cb9807af6c0eca25c5e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:23 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/Craslog,
OfflineCrashDump,PlatformErase, Pmic

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/Craslog,
OfflineCrashDump,PlatformErase, Pmic

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:31:07 2023 +0530
Change-Id: I99fe373fa444ed8c6375026d4ce75862c9d83f37
Original commit hash: 0e0fa999773b2077065407b47e9c8aaa470de594

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLog.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/OfflineCrashDump/Dxe/OfflineCrashDumpDxe.c
MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 9bfb5a6eec8a98c762c1fbf8e9bd81d391592b09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:19 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/FastBoot and
MeteorLakePlatSamplePkg/Features/MacUpdate

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/FastBoot and
MeteorLakePlatSamplePkg/Features/MacUpdate

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:24:41 2023 +0530
Change-Id: Icc2f17eb2d95a892063fff21274d9f8cc7ce630e
Original commit hash: 0124296bd73e1ca5045d2ff5a55764f489ebc491

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: 3d2f3fe49180c079aa40c3194451e1f7e40a77c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:15 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/Usb

[Resolution]
Fixed static code analysis errors like
DECODE/SIZEOF_MISMATCH/DIVIDE_BY_ZERO etc..
in MeteorLakePlatSamplePkg/Features/Usb

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 01:13:30 2023 +0530
Change-Id: If3ce39514f61ec380882085bd97d22eb000bc000
Original commit hash: cb23e1700254572c5db6a32584b4075c68ba275a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c

================================================================================ 
Commit: a2aaf141835db8c9e85fcd17919aa085aaa99165 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:11 2023 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Fixed static code analysis errors in
MeteorLakePlatSamplePkg/Features/UiApp

[Resolution]
Fixed static code analysis errors like
DECODE/OVERRUN/SIZEOF_MISMATCH etc.. in
MeteorLakePlatSamplePkg/Features/UiApp

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 16018012204
Original commit date: Mon Jan 2 00:54:51 2023 +0530
Change-Id: I2a84db03aae008819597c987a7a8f6cc902d4760
Original commit hash: 7e67df5652fbd4848173649bee994c81987c2bee

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/ConsoleOption.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
MeteorLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.c
MeteorLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManager.h

================================================================================ 
Commit: 69e7e05d0d77d93bfdebf9d488a00fdd480ba17e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:07 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/Platform :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/Platform

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module:MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 02:58:11 2022 +0530
Change-Id: I7f121a3a0541530b3fe0440f1aaa80ab7a052476
Original commit hash: d6d73e2783de63c5cc7f9e6757b8c77376c2579f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: a59921c3e89d206e12d3c4b3954337aa6d921335 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:38:03 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/BootGuard :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/BootGuard

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module:MeteorLakePlatSamplePkg/BootGuard

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 11:57:27 2022 +0530
Change-Id: I2dff43cacbf5820e38534796e5e36e5eea2b6f5a
Original commit hash: f9d0b3980e4e9c82971a6af75bf9bb60d78a6dc2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
MeteorLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: e8eb8479ba8fe3f29018bde7325471a17adbcb84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:59 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakePlatSamplePkg/Telemetry :Fixed static code analysis errors

[Issue Description]
Fixed the potential errors reported by static code
analysis tool from MeteorLakePlatSamplePkg/Telemetry

[Resolution]
1.Remove unused status.
2.Handle unchecked return Status.
3.Remove never reached code lines.
4.Add missed break statement in switch case.
5.Explicit typecast for size mismatched variables.

Package/Module: MeteorLakePlatSamplePkg/Telemetry

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Tue Dec 13 12:58:59 2022 +0530
Change-Id: I9f04b361b66b34f3b19d3a7cc974a1873cfc6f1b
Original commit hash: d25a54673c2719bf47a7397b093d39cdf6d783a3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c

================================================================================ 
Commit: 99651c12814c6b8e3e165a8142d3860602197dd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:54 2023 +0530 
-------------------------------------------------------------------------------- 
"Minor version to 80"

Original commit date: Wed Feb 1 18:54:16 2023 +0530
Change-Id: Id24d053429b04f75119276d34929882abfe1927f
Original commit hash: 08ef04c0636929435d2568a979a25915d1d5d1f2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4cd5b3857a10a0a3596bde8026cfb83e6e4819e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:50 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3053_02

Hsd-es-id: N/A
Original commit date: Wed Feb 1 18:51:53 2023 +0530
Change-Id: Ibfec9c9043e4d137c882be2de96e10f6787daa53
Original commit hash: 704a33546aa66a570361dadd1b26f29e24511bfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e282112cdd9914e8310e09753a72a1aa7f70bc32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.15

Mon Jan 30 12:21:49 2023 -0800
Original commit date: Mon Jan 30 12:21:49 2023 -0800
Original commit hash: de486a6a67da6f1aaa9363687f1e9a6aebe50b18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93daf25f83f2639ce9bf36e3fafb85201c932631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:44 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Disable RDVREFDC permanently for DDR5

[Feature Description]
Read Vref Decap optimization does not produce any meaningful benefit
in DDR5 but is shown to be the cause of single bit memtest failure.
MRC must disable RDVREFDC permenantly for DDR5.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, P

Hsd-es-id: 22016573660
Original commit date: Fri Jan 27 19:49:15 2023 -0800
Change-Id: Ie781e901a7fb8e51dfdcbbe230e6c5749137944c
Original commit hash: c21efd23733d64f0d745b493c52a05c5b7bd715a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: adfc820274fd8a4f0f83c37803b875d49287dd4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.14

Mon Jan 30 12:21:16 2023 -0800
Original commit date: Mon Jan 30 12:21:16 2023 -0800
Original commit hash: 04bd8468897d15b0c034b035de282cb0effbb346

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23a76342cb49cfb014831f8375e53c7dae03f89c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5]Increase top frequency to 7467 for LP5

[Feature Description]
MTL-P:
T4 boards {3200-G4, 4267-G4, 7467-G4, 4267-G2} : MaxFreq 7467-G4
T3 boards {3200-G4, 6000-G4, 6400-G4, 4267-G2} : MaxFreq 6400-G4

MTL-M:
MaxFreq 6400-G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14018540316
Original commit date: Fri Jan 27 19:27:36 2023 -0800
Change-Id: I52369b0b51b27cd5c83bd652589c866ef5dc5037
Original commit hash: 85dd08d2ae55be072873b9d8d35d301869e37099

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 076711d1168f32a32aa3cf0c96b88505f62dec73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.13

Mon Jan 30 12:18:56 2023 -0800
Original commit date: Mon Jan 30 12:18:56 2023 -0800
Original commit hash: aa93c9172abdf2b1f0c0bc1bccf3f392fa984cb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f7a22b9f27a7f42990015c6dd223e5046bb3e63a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:29 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Increase Senseamp Duration to 0xF when
EarlyDqs is enabled

[Feature Description]
If EarlyDqs is enabled we see that senseamp does not cover the entire
read ad leads to training failures in unmatched write time centering.
To address this, Senseampduration should be increased to 0xF when
EarlyDqs is enabled.

This change is only for MTL-M/P B0 and MTL-S A0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016564723
Original commit date: Wed Jan 25 13:53:59 2023 -0800
Change-Id: I816360a65d2ad10fb5571140dbeeb845945e2e10
Original commit hash: 51e578cd3fd7d31992696651c5d082316552b3f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c

================================================================================ 
Commit: 61e841acfb90ca782bbecb32e04ab63318a5c6db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.12

Mon Jan 30 12:17:55 2023 -0800
Original commit date: Mon Jan 30 12:17:55 2023 -0800
Original commit hash: 7eada987a88c409a136696a878b912d2e973f8a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ec1f55fc2fc011a80dad4e453a76933783a9349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Increase Rxdqs sweep range in ReadMPR

[Feature Description]
For ReadMPR,, increase the sweep range from +-32, to +- 40.
This is needed to ensure we can see the full eye within ReadMPR and we
are not saturating any edge

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016530248
Original commit date: Wed Jan 18 14:48:20 2023 -0800
Change-Id: Ic0ffbe166c811fe587bdb2209cc4c404a01b7957
Original commit hash: fd0741ca524c1057b6133a083beaa9491715efec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h

================================================================================ 
Commit: 1fe88db23f82864b577f7d616e0794fbe59d7674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.11

Mon Jan 30 12:16:56 2023 -0800
Original commit date: Mon Jan 30 12:16:56 2023 -0800
Original commit hash: c12babc52b6848c051546e86615903f18cd29507

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03d6e0c4a1828efe6dd8d2a8c7843e29da019ab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P| LP5] Initial TxVref / RdODT changes to support 7467

[Feature Description]
In order to support 7467, the following changes need to be made:
Initial TxVref should be updated to be -15 from Vddq/4 for CMOS driver,
and +15 for NMOS driver
RdODT for CMOS should be updated to 48 Ohms

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016527358
Original commit date: Wed Jan 18 07:48:00 2023 -0800
Change-Id: Ifc9da8f01ecf239d8c656f540490269682761b74
Original commit hash: 76fdc26e22559433e88300652ca395a58764a365

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 7843fb487feb8d8d1c202419036ed8c38234f4fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:11 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_80"

This reverts commit 7d9b1bc6a0255ec6e3b0c8d0e9adc92d60afea77.

Wed Feb 1 18:44:47 2023 +0530
Original commit date: Wed Feb 1 18:44:47 2023 +0530
Original commit hash: dece1e5b578f22d6a958bf2d1f452f7099b6b625

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8b6e4abefbc0d3e2705028222e01ffb41374f1fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3053_80

Hsd-es-id: N/A
Original commit date: Wed Feb 1 05:10:40 2023 -0800
Original commit hash: 7d9b1bc6a0255ec6e3b0c8d0e9adc92d60afea77

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aa49b48fc61b5a6d6adfd0f28d04b90fa05f3e8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:04 2023 +0530 
-------------------------------------------------------------------------------- 
"Minor Version revert in Program branch"

Original commit date: Wed Feb 1 18:27:37 2023 +0530
Change-Id: Id1e04f227be9717b74e62ad9d2b59371f504d7db
Original commit hash: 83ffe03b10d2f7dae6c578640e9436375e19ccdd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 951f225d77ac703d5cb323d098af4052a8bf5133 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:37:00 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3053_01

Hsd-es-id: N/A
Original commit date: Wed Feb 1 11:21:36 2023 +0000
Original commit hash: 70524b89c33edef5b7fbf56b14fe6e20cbda6e73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d056a5548599ef0ec7906f8d2ede0dc05d36cfca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:56 2023 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] [MTL-SOC-M] Update IOSState and IOSTerm for THC SPI GPIOs

[Feature Description]
Update IOSState and IOSTerm for THC SPI GPIOs to improve D3/S0ix
residency

IOSState set to LastValueLatched, IOSTerm set to Same for below signals:
- THC_SPI_CLK
- THC_SPI_IO_0
- THC_SPI_IO_1
- THC_SPI_IO_2
- THC_SPI_IO_3
- THC_SPI_CS
- THC_SPI_RST
- THC_SPI_INT

Package/Module:
GPIOV2

[Impacted Platform]
MTL-SOC-M

Hsd-es-id: 18026977101
Original commit date: Fri Jan 27 11:03:28 2023 +0100
Change-Id: I8b310ce226bd6e0c31ce6f8c5ffdd71ec5bce75f
Original commit hash: 6f17d153364d84ec3b6ebbaf03ab3c65344df423

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: 35acd65809d2bb31a5df9e06e58d0a70b4a55c1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:53 2023 +0530 
-------------------------------------------------------------------------------- 
Build Failure in RPMC

[Issue Description]
Release build is failing in RPMC

[Resolution]
Created new FDF for RPMC

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019358418
Original commit date: Wed Feb 1 10:35:24 2023 +0530
Change-Id: Ib98419c04396d74465c167bb75c6bdc4a34e0ce7
Original commit hash: 24c4a752d177e22cb75c6a47e7c477c47de913df

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/bld.bat
MeteorLakeBoardPkg/postbuild.bat
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: 587e7d5d7729dfccbe18ee33487f22f529b38857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:49 2023 +0530 
-------------------------------------------------------------------------------- 
Balance PSF Target Grant Count to reduce NoC-IoC back-pressure

[Feature Description]
Balance PSF Target Grant Count to reduce NoC-IoC back-pressure
(to meet PCIe BW targets for Gen3/Gen4/Gen5)

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL M/P

Hsd-es-id: 16019496338
Original commit date: Wed Feb 1 14:24:53 2023 +0530
Change-Id: Ia703630eac4e32d648010864730ad6eea32a7381
Original commit hash: 4f021fe2f926fc7d4bf567847ceca07b50be745a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: 179a0407c7c21b309a3a634fb87f7eab092eeff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:45 2023 +0530 
-------------------------------------------------------------------------------- 
[VMD] BIOS should no longer program VMD DID14 on any MTL or ARL.

[Feature Description]
Remove DID14 programming based on DID0, because DID0 maynot have same
family ID as VMD DID14 across SKUs.
Default DID value will be used for VMD.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 22015938499
Original commit date: Tue Jan 31 17:12:50 2023 -0800
Change-Id: Idb428c77b0d46d001944f18d9948ab55acf9920d
Original commit hash: ef8764f06ee21266a0f646f90cf2f47eaa64b1eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/VmdDefines.h
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf

================================================================================ 
Commit: 9d46a1ddc2dcc3dd9cdcfca0aad587e16bbb509f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enable CEP in Bios by default for IA and GT VR settings

[Feature Description]
Requesting to enable CEP for IA/GT VR settings by default in Bios menu.

Package/Module:
MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019588687
Original commit date: Wed Feb 1 12:25:28 2023 +0800
Change-Id: I3e1a36239da5dc33e93dc8ab2a72ec6091785632
Original commit hash: 7bb2f403367477f491639eb0f4d933937a357244

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 0879818caad6edc7f6558a81b8a66194aa033cac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:38 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3053_00

Hsd-es-id: N/A
Original commit date: Wed Feb 1 00:02:17 2023 -0800
Original commit hash: 156faac19cc03897089db101a63ff8ea34b77f3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3753698bc52b156efe037e5e92b68c5531d26a58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:34 2023 +0530 
-------------------------------------------------------------------------------- 
S0i2.1 Causing Unexpected C10 Wake From Espi/Csme

[Feature Description]
This change remove C10 wake from ESPI, which periodically
occure on S0i2.1 by disabling ESPI wake.

Package/Module:
PeiMtlSocInitLib

[Impacted Platform]
MTL

Hsd-es-id: 14017951438
Original commit date: Thu Jan 26 14:42:39 2023 +0100
Original commit hash: c046dc461f4cc14561d3742b31537a48b8ddba9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 4f5e2dc0efa8d8138173f95a93c1feeb5e3b5940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:31 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3052_01

Hsd-es-id: N/A
Original commit date: Tue Jan 31 20:31:01 2023 -0800
Original commit hash: df317f88a72950bd90ccb50c36cf3e35a3ac2f16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 916a62d9c4c52969dbe002b70d418997ea339b63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:28 2023 +0530 
-------------------------------------------------------------------------------- 
Board support for MTLP GCS Fab2

[Feature Description]
Board support for MTLP GCS Fab2
Implement 2R memory SPD

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 14018566545
Original commit date: Mon Jan 30 16:28:17 2023 +0800
Change-Id: I0e82d627668dce9b049ff568b49fbb43871f4628
Original commit hash: f102d535e3ca747eb4ffd3ad9c191f42288aad43

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc

================================================================================ 
Commit: 54950f76b2e50f25c82b35a0f7e94660e0bd29f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update the camera related setup for GCS platform

[Feature Description]
Update the camera related setup for GCS platform

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 14018566524
Original commit date: Wed Jan 11 21:01:31 2023 +0800
Change-Id: Ic8f267bdcd8d4fdb049b442e9fd5c55e35ad022f
Original commit hash: a9aef6b6e5dbe8124411f75a5359a2ab18000c76

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 16fc35085d5a0a73a5ef951162507664a05b3724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:17 2023 +0530 
-------------------------------------------------------------------------------- 
Balance PSF Target Grant Count to reduce NoC-IoC back-pressure

[Feature Description]
Balance PSF Target Grant Count to reduce NoC-IoC back-pressure
(to meet PCIe BW targets for Gen3/Gen4/Gen5)

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL M/P

Hsd-es-id: 16019496338
Original commit date: Fri Jan 20 14:12:10 2023 +0530
Change-Id: Iecb313d829f3bca63bff9a9350521fcfc9bacb90
Original commit hash: 782c104aa4d12b9e56843e04f3a4c136215bb45f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuPsfInitFruLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h

================================================================================ 
Commit: 0837716e65c11955d15f39b3ac9cbc55e716b431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add DC6 Latency WA setup option

[Feature Description]
Due to a late bug applicable to both SOC A*/B steppings, we need to
apply a PCODE WA that would limit CDIE CStates based on the TNTE/LTR
values from a USB device.

The code change adds a new SETUP option
"DC6 Latency WA" with disabled as default. When enabled, a mailbox
command is sent to PCODE.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15012666637
Original commit date: Tue Jan 31 16:09:02 2023 +0800
Change-Id: Id10d09212fb8f3672fd58fd31f6e68dcb0b9dddf
Original commit hash: f601d29a1e2505e125bcfabbc02fd34609b86b09

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: e330840ebd3bc623640066b86428477feae2de8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:09 2023 +0530 
-------------------------------------------------------------------------------- 
[16019533639]BIOS to read full PD FW version in 8 bytes

[Feature Description]
Read PD version as 8 bytes
Tool use same EC CMD read

Package/Module: TcssCapsuleFeaturePkg, EcFeaturePkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLP

Hsd-es-id: 16019533639
Original commit date: Mon Jan 30 19:15:30 2023 +0800
Change-Id: Ibc91fa2043240f5e2104216cd79ff37947193706
Original commit hash: 632ab9b9803a93527e3c2485ffb96490222d3763

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c

================================================================================ 
Commit: 211e0d936a167777cfd9baa177a063f01752c6c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:05 2023 +0530 
-------------------------------------------------------------------------------- 
Populate Tracehub related UPDs for MTL-P

[Issue Description]

TraceHub related UPDs are not part of MTL-P partial FSP headers. They
are needed to enable Tracehub.

Needed UPDs:
SocTraceHubMode
SocTraceHubMemReg0Size
SocTraceHubMemReg1Size

[Resolution]
Add UPDs to the partial header
Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL-P based chromebooks

Hsd-es-id: 14018459892
Original commit date: Wed Jan 18 17:07:00 2023 -0800
Original commit hash: a65ebbee98bb7419e845fae89c1f60743b74b703

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 8a2641a6690593c3586f8b0a0986b4a5b66f3c9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:36:02 2023 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
MTL-S PCH uses MTL-S SOC GPIO group to GPE mapping in ASL

[Resolution]

Add GEIX and GEDX variables in MtlPchNvs.asl
Update those with PCH mapping values in PchAcpi.c in MtlPch Fru
Add GEIX nad GEDX Names in _SB.PGPI and update them with values
from MtlPchNvs
Added GPIOV2_GROUP_PAD defines
Added missing GpioGroupToGpe mapping in toplogy for MTP-S

Package/Module:
GPIOV2,ACPI

[Impacted Platform]
MTL-PCH

Hsd-es-id: 18025865593
Original commit date: Fri Jan 27 15:19:20 2023 +0100
Change-Id: I8f9d245ee1f0e7ac1674da7996de161175ba577f
Original commit hash: 93ddec6d3062546cfc61271275fe33a1dbaa118c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/GpioMtlPch.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchNvs.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/GpioV2PinsMtlPchS.h
ClientOneSiliconPkg/Fru/MtlPch/Include/Register/GpioV2MtlPchSRegs.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchNvsAreaDef.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioTopology/GpioV2MtlPchSTopology.c

================================================================================ 
Commit: fbd28e12555b5ea19bd1e816e01cc78acf76e7cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Disable ITBT and DMA controller in the MTL-M LP5x CONF1

[Feature Description]
Disable ITBT and DMA controller in the MTL-M LP5x CONF1

Package/Module:
MeteorLakeBoardPkg\MeteorLakeBoards

[Impacted Platform]
MTL

Hsd-es-id: 15012659716
Original commit date: Tue Jan 31 10:57:05 2023 +0800
Change-Id: I737a6c6afda351e2b7b2e89dfb7f02373d26a583
Original commit hash: 967ab2977c1a34622b96350728045c70a2b4d455

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c083575fedabdf37c7c96bc8a5a32cc3ad75daf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:54 2023 +0530 
-------------------------------------------------------------------------------- 
[Image] Add missing default mipicam setting for MTL-M.

[Issue Description]
Mipicam default setting for MTL-M not correct.

[Resolution]
Add correct default setting through patch table.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-M

Hsd-es-id: 22016538702
Original commit date: Mon Jan 30 18:16:54 2023 +0800
Change-Id: I0f5d9e1f8658060e142a8c94c0a2ec55532f6f7f
Original commit hash: 9c241c99710efac2fac70d445c4c7bda4245fd08

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 94d5ce208fef81a022ec5d7303a81b8049b2bfa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:51 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3052_00

Hsd-es-id: N/A
Original commit date: Tue Jan 31 04:31:01 2023 +0000
Original commit hash: 567454bd822e5d48778d3b667d21c1cf7e2c5031

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 640e6e1b4f4b5fdddd2938f116ee5e8b1c570382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL M AEP]Camera Changes

[Issue Description]

Camera I2c mapping changes for both MTL M AEP and MTL M PBS
and Reset GPIO Change

[Resolution]
I2c mapping changes

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-M

Hsd-es-id: 16019498245
Original commit date: Fri Jan 27 10:47:13 2023 +0530
Change-Id: I3f43197da082f9043ae684e1582f4513dcf3886e
Original commit hash: a8454939a7cc7e525b9b97f836c403fd589176bd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 29e9f317cb458f1505ad71be38f78b4acb46918f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Disable Audio SSP2 for CNVi CRF to enforce SSP2 pins at High-Z

[Feature Description]
BIOS to tri-state the I2S/CRF interface per integrated/discrete module
Disable Audio SSP2 for CNVi CRF to enforce SSP2 pins are at High-Z

Package/Module:MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019546865
Original commit date: Fri Jan 27 18:01:56 2023 +0530
Change-Id: I46a2c1d2cb36062eaf6e21f83263d5ebe7c542c0
Original commit hash: 07608c59ffe0c9cdf9b3fbf6b49c9210bb8f7a92

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 15091be23a339d953440283520f7d94af147bc96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:34 2023 +0530 
-------------------------------------------------------------------------------- 
Remove SPS related BIOS policies.

[Feature Description]
SPS FW is discontinued.
Respective files shall be removed.
Remove Server PEI Config Block.
Remove SPS related polices from Server Dxe Config Block.
Remove PeiMeServerPreMemPolicyNullLib.
Remove PeiMeServerPreMemPolicyLib.

Package/Module:
MeteorLakeFspPkg
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18026302930
Original commit date: Fri Dec 30 14:43:26 2022 +0100
Change-Id: I9dcad298a126f759f352e1e836c7d48533cef115
Original commit hash: 42692aa0e67200de8c21f37e9700a366bae48741

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeServerPreMemPolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiSiPolicyUpdateLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: c937f0ed00776ddb28fd14b4735dc22b88c1fa39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:29 2023 +0530 
-------------------------------------------------------------------------------- 
Remove SPS support from MeTypeLib.

[Feature Description]
SPS FW is discontinued.
Respective files shall be removed.
Remove MeTypeIsSps() function.
Remove SPS related ME Type definitions.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18026168504
Original commit date: Mon Jan 9 11:50:02 2023 +0100
Change-Id: Ib5ed585a9760b17793b0ab1c8245fc2d97e769d5
Original commit hash: 4e307a9fe109beb20b78400049c4f509161810be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/Include/MeTypeDefs.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c

================================================================================ 
Commit: b35f042dd0ed0240a7c1048f78e3f5c84fa282e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:24 2023 +0530 
-------------------------------------------------------------------------------- 
Remove SPS support from MeUtilsLib.

[Feature Description]
SPS FW is discontinued.
Respective files shall be removed.
Remove MeSpsInRecovery() function.
Remove MeSpsIsReady() function.
Remove MeSkuIsSps() function.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18026168202
Original commit date: Mon Jan 9 11:44:39 2023 +0100
Change-Id: Ib99a6661ee62a882bb903e0029a258c73435459d
Original commit hash: daf9a0dd8bc29a5ff9f79cdddfe3be4ce212e681

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: 90dd48a993c37ca7bfe835e3e8e72c55629b71f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:20 2023 +0530 
-------------------------------------------------------------------------------- 
Remove checks for SPS FW type.

[Feature Description]
SPS FW is discontinued.
Respective files shall be removed.
Remove checks for MeTypeIsSps.
Remove checks for MeSpsInRecovery.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18026168282
Original commit date: Thu Jan 5 10:24:31 2023 +0100
Change-Id: Iba2445f148df11097e1fd62d0e99f4ff8a5b91cb
Original commit hash: e142147a3157e8fb5424764204625d102b665865

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: cfb7997f8972ca8d1f4b83189cbd9a556b4cf601 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:09 2023 +0530 
-------------------------------------------------------------------------------- 
[CNV] Replace the C1S direct dependency

[Feature Description]
for MTL family branch
CNVfeature pkg must leverage board pkg
to calculate WLAN Vsec header offset
instead of calling PcieHelperLib and PchPciBdfLib
which introduce extra C1S dependency.

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16018746747
Original commit date: Mon Jan 30 14:02:43 2023 +0800
Change-Id: If631281f9940a17a9a56af9660435177dd300c31
Original commit hash: ef95eb9636b3a0a0128390850e6108e7f9f4d62c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf

================================================================================ 
Commit: 27313395b53e3800b933d3746f8c48f37af16da3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:05 2023 +0530 
-------------------------------------------------------------------------------- 
Yellow bang observed in device manager for CNVi WiFi at Sx cycles

[Issue Description]
Yellow bang observed for CNVi WiFi adaptor after Sx cycles.

[Resolution]
Disable SerialIoDebug logs for release version of BIOS.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 22016564868
Original commit date: Fri Jan 27 13:42:53 2023 +0100
Change-Id: Id14dccaa99d1041529c02b1b071f793036eda162
Original commit hash: 6272e597cd160309fd5f0f2ab7c4f8ed2ad40aca

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: a049928024c982911535d40ab52d38d530cea54a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:35:02 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3051_00

Hsd-es-id: N/A
Original commit date: Mon Jan 30 04:31:03 2023 +0000
Original commit hash: 94ef6da26ca7eeec11dda7ea485d27570eb64fc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5d4621a582dfd8d19a5ff51d9e833894f1b5a540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:58 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3047_00

Hsd-es-id: N/A
Original commit date: Sun Jan 29 04:31:09 2023 +0000
Original commit hash: 35e330fb5ed0ca484893adaeb2b032ed010acba9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6fbadfb9a8a3d6102125ca0ad055e19a7ea139ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:54 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3045_00

Hsd-es-id: N/A
Original commit date: Fri Jan 27 20:31:17 2023 -0800
Original commit hash: c8440360fa69ec7f39f8d0e58a8736396fe767c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a4cd7dd462102c4869ed504d996eb81ceb43b9aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P/M] S0ix not hitting 0.00%

[Issue Description]
S0ix not hitting 0.00%.

[Resolution]
FIA_CPCB programming not applicable for MTL
Revert "[MTL-S][A0][PO] FIA_CPCB BWG mismatch"
This reverts commit d8e5587a572c542bd9fc337da03fa53ea5c74d8a.

Package/Module: FiaSocLib

[Impacted Platform]
ALL

Hsd-es-id: 16019548568
Original commit date: Fri Jan 27 08:56:49 2023 -0800
Change-Id: I2a1a58c0a9f3cf9b4bf3e952d4d2105e3315495f
Original commit hash: ccac463b69b06d14744ff34d3491f211dd8b829c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFiaRegs.h

================================================================================ 
Commit: 2945d0a8fa0324dcd297e23e58d89c6bdb68b52e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:46 2023 +0530 
-------------------------------------------------------------------------------- 
To enable HidWovLed ingredient on MTL Setup option by default.

[Issue Description]
To enable HidWovLed ingredient on MTL Setup option by default

[Resolution]
added Default flag to the enable option text.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-P,MTL-M

Hsd-es-id: 16019441091
Original commit date: Tue Jan 24 10:53:48 2023 +0530
Change-Id: I0c7369cdc594fcf043db0ffe95aa5525e67903d0
Original commit hash: 71801474d02082962cfe13746d0d1a9cdf0b1afd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: c125cde0119fd8ccd94d08dd0e6105acee5acd9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:42 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3044_01

Hsd-es-id: N/A
Original commit date: Thu Jan 26 21:17:20 2023 -0800
Original commit hash: 38085cb98f49eb54de59d037a9bd4c8c851087bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8f988eb502c8ca7871070a770bc38a601b0f6585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:38 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3044_00

Hsd-es-id: N/A
Original commit date: Thu Jan 26 20:31:02 2023 -0800
Original commit hash: f59abcfe7828c50eec10a1f7093789332fb06f8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9a86814b8e15c82da478997cde822c8c0e0d5ee7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:31 2023 +0530 
-------------------------------------------------------------------------------- 
Adding QOS_DMD BIOS log to help with validation

[Feature Description]
BIOS sets QOS_DMD during boot to disable waiting on response from SoC.
This setting resides in THC Private Configuration Space and is not
accessible later during boot.
Added debug logs that notify of disabling waiting for response along
with printing out of the register value after setting it to help with
requirement validation.

Package/Module:
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib

[Impacted Platform]
MTL, LNL

Hsd-es-id: 18026682962
Original commit date: Tue Jan 17 09:17:00 2023 +0100
Original commit hash: c0c2349eda0e4542fc331ec53ddc7412b3ad481f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 193408523553dede1e61905f3e99e7faca6f34ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:27 2023 +0530 
-------------------------------------------------------------------------------- 
Disabling CDC power gating on timeout modification

[Issue Description]
On modification on SPI timeout values it's required to disable CDC
power gating and reenabling after their modification. Currently BIOS
doesn't disable CDC PG and is required to do so.

[Resolution]
This change adds disabling/enabling of CDC power gating when modifying
timeout values in SPI controller.

Package/Module:
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib

[Impacted Platform]
MTL, LNL

Hsd-es-id: 18026715036
Original commit date: Tue Jan 17 10:13:07 2023 +0100
Original commit hash: 8e38004416384559eb77755b043c62ba1468cf27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h

================================================================================ 
Commit: 2b05921f1233bda3f57ddc9ebb9420f5e74fdb79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:23 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3043_01

Hsd-es-id: N/A
Original commit date: Wed Jan 25 20:30:59 2023 -0800
Original commit hash: eba07d7aa523cbff930c4ad50d0ade90ae2797c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 97a3218138b0dee54c29ccee2b4fadb9748f9888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:19 2023 +0530 
-------------------------------------------------------------------------------- 
Enable confidentiality and fix the issue with reclaim

[Feature Description]
Enable confidentiality in the .dsc files. Fix the issue with reclaim
asserting. Add support for specifying Encrypted variable list.
If specified, only those Protected variables in the list will be
encrypted/decrypted. All Protected variables will continue to be
part of the integrity check.

Package/Module: ProtectedVariablePkg,
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016535662
Original commit date: Mon Jan 23 13:20:31 2023 -0800
Change-Id: Id09bb2bb5eff928eb56afc09f264bc2868c19de2
Original commit hash: c11910b4921233b2e9971e5def8f94ea8c1789ac

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/DxeRuntimeProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/PeiProtectedVariable.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/PeiProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableCommon.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableInternal.h
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/ProtectedVariableSmmDxeCommon.c
Features/Security/ProtectedVariablePkg/Library/ProtectedVariableLib/SmmProtectedVariableLib.inf
Features/Security/ProtectedVariablePkg/ProtectedVariablePkg.dec
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/Reclaim.c
Features/Security/ProtectedVariablePkg/Universal/ProtectedVariable/RuntimeDxe/Variable.c
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 3efd24a1a8ccfc07b3f6951f7e8961e956a0113c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:15 2023 +0530 
-------------------------------------------------------------------------------- 
Memory must be allocated before the EndOfDxe Event for SMM driver.

[Issue Description]
Memory must be allocated before the EndOfDxe Event for SMM driver.

[Resolution]
Use constructor function to allocate memory buffer.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-all

Hsd-es-id: 16019381714
Original commit date: Fri Jan 13 14:16:43 2023 +0530
Change-Id: I2084ccb9cc200f9fab7c07a3276fa519470f7376
Original commit hash: 709ca6e525df46ad87e3fcadc54d7c0700987b9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/DxeTraceHubDebugSystLib.c

================================================================================ 
Commit: 5e2d8fb1b1673e83d183bff9c733a323048408ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] MKTME BIOS default set to off.

[Feature Description]
By default set MKTME to be disabled

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 14018520993
Original commit date: Wed Jan 25 12:46:37 2023 -0800
Change-Id: I4fb0e4eeda66457b778091be99f4b83bc96f3795
Original commit hash: 826edba99df588a637b0e938631fd3be2ad8fc9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 40035378eadef5502a5a13bdf3afe29b042a8322 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][A0][PO] FIA_CPCB BWG mismatch

[Issue Description]
FIA_CPCB BWG mismatch

[Resolution]
Program FIA_CPCB based on BWG

Package/Module: FiaSocLib

[Impacted Platform]
ALL

Hsd-es-id: 14018522548
Original commit date: Thu Jan 19 16:09:25 2023 -0800
Change-Id: I3b5798d32cf032b11410d0c8263864b59bf451d0
Original commit hash: 6eb82b839d2668d22caf3f4b4412a32b647f8ed4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchFiaRegs.h

================================================================================ 
Commit: 02b80826fbf032605628a43c90d9a122d9d6c898 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.10

Hsd-es-id: N/A
Original commit date: Wed Jan 25 12:31:18 2023 -0800
Original commit hash: 3897c0aee76e8b0e7aecb21cb2e789ccd9fda5ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 607a5358fd2bf456254abe1f609a2815bc81aa17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:34:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] System hit into CATERR after
warm reset/S3

[Issue Description]
Rank_occupancy for unpopulated channel stays 0xFF and not cleared
to 0 due to Save/Restore is skipped on unpopulated channel

[Resolution]
Remove MrcChannelExist check and check with MrcControllerExist only

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018366487
Original commit date: Thu Jan 19 08:54:41 2023 +0800
Change-Id: I22fc662027345079236d6a686bd301c27ce35a42
Original commit hash: 0661105a0d323cfc33059fca799a19b9ca6ef9db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 62c6b3f6cab0ad578b86d249fbc6043330623e79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:58 2023 +0530 
-------------------------------------------------------------------------------- 
A CAT_ERR is thrown when testing Critical temperature shutdown.

[Issue Description]
The Critical trip point is set higher than TjMax in BIOS SETUP,
causing a CAT_ERR when the temperature exceeds TjMax.

[Resolution]
Change obsolete TjMax temperature from 119c to 110c.

Package/Module:
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 16019297686
Original commit date: Mon Jan 23 12:37:18 2023 -0800
Change-Id: Ib9e19f065d06e7e61516b1827a750b9b7f2df8d4
Original commit hash: b1a4b90e12465c1c4ff5de6554f9c6109c2d0bf1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 7ca03d73f531eada11fba779cbd9e777212cf83a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:54 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Minor Version revert in Program branch"

This reverts commit 95173ba3b96466e09144833c79047ebce8c5f02e.

Original commit date: Wed Feb 1 17:49:01 2023 +0530
Change-Id: I0b7e59c9ee22d49c96548982b16e4f0e69212fb0
Original commit hash: 63a0a129bd840f03b57227703192b3aed997b72c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 351e5efb4315df16a5fa5b75149fb0c236cffd8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:50 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3043_80"

This reverts commit 925b6e5d4c547f91bea83925f47cc54258ae0b3a.

Wed Feb 1 17:48:57 2023 +0530
Original commit date: Wed Feb 1 17:48:57 2023 +0530
Original commit hash: e6fd3811948e80c7917fa74de843d58fb4a4c262

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 785475cdda4ada4212a6ea19c62245a0ef7211b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:46 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL]Yellow bang observed in device manager for CNVi WiFi during Sx"

This reverts commit cc77d6b5f89d8b970dc44df83ecdd420f847a502.

Wed Feb 1 17:48:52 2023 +0530
Original commit date: Wed Feb 1 17:48:52 2023 +0530
Original commit hash: 42cf4180eda893061239ef4f6edaecefa83f5d9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchLpssUartLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fsp/Include/Library/FspLpssUartDebugHelperLib.h
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/LpssUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 91a0ea2cc9b4844d89425615cc8fbd19e2e1039b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:42 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3043_81"

This reverts commit 80bd7ab2bb08d847e8ec54b4b990318395285cc5.

Wed Feb 1 17:48:47 2023 +0530
Original commit date: Wed Feb 1 17:48:47 2023 +0530
Original commit hash: 90cf64f7eb88f926bf84ff89e8ccc421bd662c91

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9396983137de47018f4ef561d4c1c845e5623460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:39 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3043_81

Hsd-es-id: N/A
Original commit date: Thu Jan 26 21:32:57 2023 -0800
Original commit hash: 80bd7ab2bb08d847e8ec54b4b990318395285cc5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e7809fe9bc379be5cb25652d68ce801ee5f47865 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Yellow bang observed in device manager for CNVi WiFi during Sx

[Issue Description]
Sporadically Yellow bang observed in device manager for CNVi WiFi adaptor
during Sx cycles (BIOS Regression).

[Resolution]
Revert 33792d2c71ab349f1cb2814b63ea692be791a8c9
Allow to print debug logs on LPSS uart

Package/Module:ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012588602
Original commit date: Fri Jan 27 09:45:03 2023 +0530
Change-Id: I312751816ef2f78098760e8b7a8377be50d4d4d1
Original commit hash: cc77d6b5f89d8b970dc44df83ecdd420f847a502

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchLpssUartLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fsp/Include/Library/FspLpssUartDebugHelperLib.h
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/LpssUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 03200b8e0040e338324b77dcb7eb3d24be1c24d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:31 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3043_80

Hsd-es-id: N/A
Original commit date: Wed Jan 25 07:54:56 2023 -0800
Original commit hash: 925b6e5d4c547f91bea83925f47cc54258ae0b3a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 02c94c99fa46678256939341b6237a37e5934a4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:27 2023 +0530 
-------------------------------------------------------------------------------- 
Minor Version revert in Program branch

Original commit date: Wed Jan 25 19:09:38 2023 +0530
Change-Id: I02440e5c0e58debcd7f5a8c983a49bb9a3ffa0e7
Original commit hash: 95173ba3b96466e09144833c79047ebce8c5f02e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 12f586e7c3437114b02da3ac7397c9c5515fff65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:23 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3043_00

Hsd-es-id: N/A
Original commit date: Wed Jan 25 04:02:39 2023 -0800
Original commit hash: 153db8876b5fb08992cdd521ad5719f9d3ff3ea6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f21e88068900fe6e8fa489429f1be837969b1811 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] NPHY update flow

[Feature Description]
Implementation of NPHY update.
If CSME and BIOS Nphy version doesn't match, BIOS will push
new version of Nphy to CSME

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 14017712543
Original commit date: Fri Jan 13 14:08:20 2023 +0100
Change-Id: I69d2a69ae93d7f77bcca8c79d90a3b88a0f5ce72
Original commit hash: fb15095961950607ac7079e8bf0119ed534b2738

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioConfig.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MchiMsgs.h
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: fb5328942b7ef03c3f066183fdfe1bd27db596ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Added PEI implementations of [Set/Commit]File

[Feature Description]
In order to sync NPHY binaries between BIOS<->CSME BIOS needs to
send Set/Commit File HECI messages. Added implementation of such
messages.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18026632505
Original commit date: Fri Jan 13 13:28:25 2023 +0100
Change-Id: Ia7b889cf70ae0f6c4e68e3a785e0a93330996146
Original commit hash: 83fda011bf2246873e394be4c287056d231c3458

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 5d0b88efffc6fac078a0b972d8b491ca2b9bd123 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] MBP update for NPHY update support

[Feature Description]
There are new items in MBP that BIOS should handle.
- Added definition of IPL group
- Added definitions of IPL items (ISI config, Sphy/Nphy data)

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18026631264
Original commit date: Fri Jan 13 12:22:31 2023 +0100
Change-Id: Iaafd0881eb40c484059bd41f1d10deba3a877b70
Original commit hash: f0af25a096b038061a4ac761918d7e9c9a050778

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpData.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c

================================================================================ 
Commit: 350982454ad33b116f305e72bd53d95bc1d9e16d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:06 2023 +0530 
-------------------------------------------------------------------------------- 
Multiple Port8xh Port get enabled causing Port8xh test to fail

[Issue Description]
Multiple Port8xh Port get enabled causing Port8xh test to fail

[Resolution]
Expected to program for only the rootport selected in the BIOS option
Needs to be enabled only 1 pcie rootport for the system

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012588933
Original commit date: Tue Jan 10 15:35:48 2023 +0530
Change-Id: Ie36cc2f5efccc64c6af1dbc98d39dccaa4753881
Original commit hash: 3eec9e31c7afa4634012e41c88c0e17d765fb2cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: 621d7383229b5638627bef82e9e62290b6532e85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:33:01 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Enlarge TempRam and PeiStack size

[Issue Description]
SUT is hanginig at D87F Postcode with FSP API BIOS.
Create HOB fails due to memory shortage

[Resolution]
Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Package/Module: MeteorLakeBoardPkg, MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016540773, 16019412725
Original commit date: Wed Jan 25 11:36:12 2023 +0530
Change-Id: I9a3892bc32a06358dc1ff06d2eea99c0e6913392
Original commit hash: f4852549cfbfe6055a5bc1b2d04eb34a2b88f449

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fbd07592fd7e7e4620b2fb4f37fe1d67114e0bff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:56 2023 +0530 
-------------------------------------------------------------------------------- 
Some CPU need disable Camera related

[Issue Description]
BIOS not disabling Camera device with IPU
[Resolution]
Add condition with IPU support check, then Enable/disable the camera.

Package/Module:
Intel\MeteorLakePlatSamplePkg\Setup

[Impacted Platform]
MTL all

Hsd-es-id: 22016503404
Original commit date: Tue Jan 24 21:01:44 2023 +0800
Change-Id: I66f682993cf6871caa2eb2ac7621fb1401be1a6d
Original commit hash: bcd0fac94e51f078481e437c1032668c29fd5f52

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 7f946f4932e9336cfeaff2e14354eb4be2a2a990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]BIOS hangs after programming new RFI_EMI control register in Simics

[Issue Description]
BIOS hangs after programming new RFI_EMI control register in Simics.

[Resolution]
Since the current MTL Simics does not support programming new register -
RFI_EMI_CONTROL_0_0_0_MCHBAR(0x15A08), temporarily disable this feature
to skip the register programming in Simics environment, and this WA will
be removed when new MTL Simics is released.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016525136
Original commit date: Wed Jan 18 21:01:00 2023 +0800
Change-Id: Id649ea99eae928f397b4964255b4add0dfe619e5
Original commit hash: b062fec7eba51a8696375fa5aa028314522653ca

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSimicsBoardsConfigPatchTable.h

================================================================================ 
Commit: 0ed8104609ce753dee6455864050280aa85e5fd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Global DLVR RFI Mitigation enable is not reflecting rightly in BIOS

[Issue Description]
Global DLVR RFI Mitigation enable is not reflecting rightly in BIOS.

[Resolution]
The offset of the RFI_EMI_CONTROL_0_0_0_MCHBAR register needs to be
update to "0x15A08".

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016525136
Original commit date: Sun Jan 15 17:48:11 2023 +0800
Change-Id: I0c93eae3c58d2dd961c5800f14db2f0da693da2d
Original commit hash: 4925450210155cd60074c9639756435843f064de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Include/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 9764c62bc1cf28272ffdf1d14a70dbf690ad8dd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:43 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg: Add Edk2Staging in PACKAGES_PATH

[Feature Description]

Add Edk2Staging in PACKAGES_PATH if it exists.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011169043
Original commit date: Fri Jan 20 14:03:04 2023 +0530
Change-Id: I62f8fe932253e90d5a528a2e2436fb06c46176f4
Original commit hash: fe8488797cd2cca483b558c927b746cb09c10a88

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: e9c555cc29ef9f17e8de5f2da211c0783bd4047b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Expose AOLD ACPI method to CNVi and CNVd discrete BT

[Feature Description]
expose AOLD ACPI method to CNVi and CNVd discrete BT

Package/Module:
ClientOneSiliconPkg,
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019385087
Original commit date: Tue Jan 24 16:11:41 2023 +0530
Change-Id: I6b10d8bddd7a7b0bc8c7093125dffadf11c844a1
Original commit hash: 0d67c43eaee09c4c51151a568c685150ba028c33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchCnvi.asl
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchCnviAcpi.c
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviAudio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtAudioOffload.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5MemSolderDowndTBTRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvpBom2.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5T4SODimmSbsRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xBep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xT3Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSSD02Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1DOC04Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU2D03Rvp.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: fa9c2b0a4a5889994fe2d31595dc0308b5eb7f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:35 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3042_02

Hsd-es-id: N/A
Original commit date: Tue Jan 24 20:31:07 2023 -0800
Original commit hash: f8a38f8c02307fee7dd2562b4cc0b0dbbb6573fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a989e9fc9bce5eee738c0a2147395ea3fc607326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] Change Power meter 1 address from 0x10 to 0x17

[Feature Description]
The original RVP layout has a conflict:
The I2C slave address of ANX7498QN conflicts PWR MON1.
RVP team change PWR MON1 to 0x17, BIOS needs corresponding changes.

Besides, OC RVP does not have power meter on board.
Remove S05 power meter reporting and the SSDT accordingly.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012629897
Original commit date: Tue Jan 17 19:35:15 2023 +0800
Change-Id: Ic3a40950e1ee8783bd4656859c09362f2814eb07
Original commit hash: 4cf958c6148442a1c668bba8f69a3a477a322b7c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: c0e5a03ca46002767416a0973db317448e76abfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S]PEP constraints not set correctly for PCH

[Issue Description]
PEP constraints not set correctly for PCH

[Resolution]
Adding pep.asl to _\SB.PC02

Package/Module: AcpiTables

[Impacted Platform]
S

Hsd-es-id: 16019364348
Original commit date: Tue Jan 10 11:36:18 2023 -0800
Change-Id: I61842168c5330673ca2cd71de9dd5c1c059870ce
Original commit hash: 499435be0a385a00f61a4a261f80cf82b1ceb8c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/MtlSoc.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHeci.asl
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: fdd805929a1201a7ffad166f8a5eef72e1c1684b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:25 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3042_01

Hsd-es-id: N/A
Original commit date: Tue Jan 24 16:11:08 2023 -0800
Original commit hash: e27e0db032edc6d88dde3103221b2dfe04781715

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: cad78182f4e670e6b623e1c8db8d077d930374f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update SPI GPIO to fix data mismatch.

[Issue Description]
SPI data mismatch is observed upon performing read/write operation.

[Resolution]
The SPI GPIOs' pmode was configured incorrectly.
Update SPI GPIOs configuration accordingly and it works.

Package/Module:SPI

[Impacted Platform]
MTL-S

Hsd-es-id: 15012676094
Original commit date: Tue Jan 17 10:57:45 2023 +0800
Change-Id: I3e61973252aa5787429ad8f968cbe9f37012c43e
Original commit hash: 861422e0f6b82f90016be0c73e8be99c1a196142

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c

================================================================================ 
Commit: 5a76382181d17408859ffa2e8fb35eda017058d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:18 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS]Support TCSS retimer capsule

[Issue Description]
Support retimer capsule and read version function

[Resolution]
Add mtls retimer setting numbers

Package/Module: BoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15012451039
Original commit date: Wed Dec 14 13:04:46 2022 +0800
Change-Id: I7263d8440eaf213e3ff66a2343f107f2383c94e5
Original commit hash: d28a69fc2c69def2479364ec1d67d270d8aec56f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: e628b7de08e6bf8a180381237751d354e9e1204e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:15 2023 +0530 
-------------------------------------------------------------------------------- 
DXE_ASSERT while trying to go to Boot Maintenance Manager Menu

[Issue Description]
Observing DXE_ASSERT error while trying to go to Boot
Maintenance Manager Menu to Change Boot Order

[Resolution]
Temporary remove LpssUartDriver.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019473994
Original commit date: Fri Jan 20 15:17:06 2023 +0100
Change-Id: I099be03bf4a71985059ca8bebc9117d894337cdd
Original commit hash: a96e79d5256c1072d85c78fbd5483a0d14c125c0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 60c3b2713134ab9a85a4a96695bc03707c475bca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:12 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-S VpdPcdGpioGroupToGpeDw2 PCD fix

[Feature Description]
MTL-S VpdPcdGpioGroupToGpeDwX PCD for MTL-S platform and MTL-S simics
has been set because, by default PMC and GPIO GPE DwX values are no
matched to the same GPIO groups. After change both IP are set to
default GPIO GPE group.

Package/Module: MTL-S platform .dec/.dsc

[Impacted Platform]
MTL

Hsd-es-id: 16019068152
Original commit date: Mon Jan 23 15:15:40 2023 -0800
Change-Id: I663db6e728ed065f3066a9f80185f63cc30ac19f
Original commit hash: 07c30606c371b6d2a9a0c5d89f07f6f6ee14825c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc

================================================================================ 
Commit: df9599476ea9294f2325d0abcd962497a940f664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:08 2023 +0530 
-------------------------------------------------------------------------------- 
[PMC] RC default AdrHostPartitionReset should match knob default.

[Feature Description]
BIOS shall add Meteor lake specific policies into Policiy default check.

Package/Module:
ClientOneSiliconPkg/MtlPchPolicyLib
ClientOneSiliconPkg/MtlSocPolicyLib

[Impacted Platform]
MTL.

Hsd-es-id: 18026745185
Original commit date: Fri Jan 20 18:28:11 2023 +0100
Change-Id: Ied756acb19925743dcad5a86f784dbd8f35ec72a
Original commit hash: eca6f0f42f2b78c2704f84e320006bdd5487b3e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c

================================================================================ 
Commit: cf075b04715ce194d3cc37f5172e5e4f11c4c6cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:05 2023 +0530 
-------------------------------------------------------------------------------- 
Consider EDSR range while programming CMI Ranges when IBECC is enabled

[Feature Description]
When IBECC is enabled a chunk of memory is reserved as EDSR
stolen memory for IBECC and is removed from total memory space.
Also if both MCs are populated, IBECC can only be enabled when
both MCs are populated symmetrically.

Package/Module: NOC

[Impacted Platform]
ALL

Hsd-es-id: 16019428866
Original commit date: Tue Jan 17 15:36:41 2023 +0530
Change-Id: I99dafa41a8bb2de44b8f642efa957aaf8c251bbd
Original commit hash: ac08173568ccac4bfc91a619df1779adaa959e56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 0b651712416892317a7eb0dd223f8b44a15ee727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:32:02 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3042_00

Hsd-es-id: N/A
Original commit date: Tue Jan 24 04:31:21 2023 +0000
Original commit hash: 19317738959dc61ddb877b81f1de91b1deb47531

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 350bcb4de262a3cb30f7465ad0de645589128d96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL_S] :L2IDLE PG not achieved after mapping the PCIe RPs under VMD

[Issue Description]
Actual LTSSM state is always at L.2 for IOE and SOC PCIe controllers
when they are mapped under VMD. Expected LTSSM state is L2IDLEPG.

[Resolution]
Fixed ACPI Address Schema for VMD remapped devices.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019373612
Original commit date: Sun Jan 15 22:22:22 2023 -0800
Change-Id: I00d087a24e1e6aa2777815ef446c8e57a6f4ea0f
Original commit hash: 88e646a7e55486c28895e07b09cdaca68476b3c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl

================================================================================ 
Commit: 1931959643cb7ef4793981b7b0f6be9538d5e50c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][A0][PO] Device initiated wake is failing with PXPA x16 Slot

[Issue Description]
RTD3: endpoint initiated wake failed, RP not exit RTD3/L2 when unplug
SD card while using O2micro Bayhub 760

[Resolution]
Moved wake event handling from AL6E to AL6B since SOC and IOE CEM
slots wake GPIOs are coming from PCH which is tied PME wake

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14018405991
Original commit date: Wed Jan 11 21:53:32 2023 -0800
Change-Id: I54a46ce3da9c27abc67be29f3715c9f55ed82728
Original commit hash: 0d69f900574aa60cad47802f48a24db6fdb26493

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl

================================================================================ 
Commit: 5c9ef12954f40dc3339c5cda732a6629c274784e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS A0] Update SODIMM/OC RVP PCIE clock usage map

[Issue Description]
1. SOC CLKREQ 3 does not match board layout
2. FIA register programming is not expected.

[Resolution]
1. A quick fix on CLKREQ 3 pin to meet board layout
2. Follow UDIMM to add 1 for PCIE port number on usage map

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15012588602
Original commit date: Tue Jan 10 01:06:14 2023 +0800
Change-Id: I008865775564d80914f53b17abc0ba01b92af86d
Original commit hash: 73d28c646f4286c414e08ea84cafc1fe2003b095

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: f84479270395bfb8c64e762ae415badb85cf0613 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:49 2023 +0530 
-------------------------------------------------------------------------------- 
Fix ACPI related errors noticed with FWTS

[Issue Description]
Multiple failures observed after running FWTS all batch tests

[Resolution]
Added conditional reference checks before parsing the node elements.

Package/Module: ACPI

[Impacted Platform]
All

Hsd-es-id: 16019092426
Original commit date: Mon Jan 16 16:37:29 2023 +0530
Change-Id: I76aaf909cab3441aff47d71db9a0073b7edcdeeb
Original commit hash: 655c13a9775aa851bc2aee71211b46c6e792088d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocCommonSsdt.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Dptf.asl
MeteorLakePlatSamplePkg/Features/PlatformData/Acpi/PlatformData.asl

================================================================================ 
Commit: 0d0d5e6f3a1807248f423128c64cd457e61a676d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.9

Hsd-es-id: N/A
Original commit date: Mon Jan 23 11:55:08 2023 -0800
Original commit hash: 67cc04a9f3571a0942d80f3204465ebe7dde655a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74075b2e39a37588b0f88317a6e3c7aac9ef774b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:43 2023 +0530 
-------------------------------------------------------------------------------- 
OCR HTTP Basic Authentication failure

[Issue Description]
OCR HTTP Basic Authentication fails with code 401

[Resolution]
Fix copymem() parameters

Package/Module: MeteorLakePlatSamplePkg/Features/Amt

[Impacted Platform]
All

Hsd-es-id: 16019442267
Original commit date: Mon Jan 23 10:52:11 2023 -0800
Change-Id: I784c4578f58ff79f73c347a4665a2cbff2317cf1
Original commit hash: 8d3ec350c72c99ce4f146bcef871bb57bdfc29c5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: 1ce1bc25896c41932bc600421af89d3314b4ccc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.8

Hsd-es-id: N/A
Original commit date: Mon Jan 23 09:52:53 2023 -0800
Original commit hash: 2e28d3cce52d9377e1b62158309ece7dced7a82b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fed8ccab6882ce28f1fb6d96d7deb908e01352f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Bx Silicon Increase max speed to 6400

[Feature Description]
MRC must increase maximum LP5 frequency to 6400 for Bx silicon

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016531905
Original commit date: Wed Jan 18 18:42:01 2023 -0800
Change-Id: I49091deaf161179dea8496bb48a7dd498650d70d
Original commit hash: fb6baa9d3614d595c9f69fc04bc54545d434e6a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a6fdfcb3934b5cfa12828225373a39c368f7cbaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:33 2023 +0530 
-------------------------------------------------------------------------------- 
Support not change boot mode when memory not preserved in flash update

[Feature Description]
- Enable the SiSkipOverrideBootModeWhenFwUpdate policy.
- When policy is TRUE, prevent MRC override the boot mode
(BOOT_WITH_FULL_CONFIGURATION) when the memory is not preserved across
reset and boot on BOOT_ON_FLASH_UPDATE.

[Changes]
- Create a SI PreMem policy to conditionally skip boot mode override.
(Default is not skip.)
- Create a corresponding FSPM UPD.
(Default is not skip)
- Implemented the UEFI system boot mode logic within MemoryInit.

Package/Module: ClientOneSiliconPkg/MemoryInit
MeteorLakeFspPkg/PeiPolicyUpdatePreMemLib
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/PeiSiPolicyUpdateLib

[Impacted Platform]
ALL.

Hsd-es-id: 15012561348
Original commit date: Thu Jan 5 19:25:57 2023 +0800
Change-Id: I69adac602d633b1c7518b692f9223d30696d529e
Original commit hash: 909946019665c9cda2bcee1a8835cd3bc220f98c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSiPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: a583784f4d3df15f293093a62ad4dc65a4517b3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:29 2023 +0530 
-------------------------------------------------------------------------------- 
Match silicon ISH Config Block defaults with PCH Setup defaults

[Feature Description]
After creating silicon Config Block, set its default values the same
as values from PchSetup.hfr
Since MTL silicon reference code contains SOC and PCH, then add MtlPch
and MtlSoc PeiIshPolicyLibs that fills config block defaults in FRU
- for SOC and for PCH. Platform code should call proper library
functions depend on platform configuration.
This change leaves PeiIshPolicyLib as is, so it will only affect
MTL project.
Add missing GPIO Enable options in PchSetup.hfr

Package/Module:
ClientOneSiliconPkg/Fru
ClientOneSiliconPkg/Product/MeteorLake
MeteorLakePlatSamplePkg/Library
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 15012081977
Original commit date: Fri Jan 20 00:59:02 2023 +0100
Original commit hash: 897a794d3d7eab8a8d6b4237ccc748084a68f9e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPeiIshPolicyLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPeiIshPolicyLib/MtlPchPeiIshPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPeiIshPolicyLib/MtlPchPeiIshPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPeiIshPolicyLib/MtlPchPeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocPeiIshPolicyLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPeiIshPolicyLib/MtlSocPeiIshPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPeiIshPolicyLib/MtlSocPeiIshPolicyLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPeiIshPolicyLib/MtlSocPeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchIshStringPool.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 6bd1c727428184526b9e0716b43a30627048c3d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:25 2023 +0530 
-------------------------------------------------------------------------------- 
Allow to print debug logs on LPSS uart.

[Issue Description]
Lpss Uart is initialized incorrectly.

[Resolution]
Unreset Lpss Uart before MMIO programming.

Package/Module:
C1S

[Impacted Platform]
MTL-S

Hsd-es-id: 16019210971
Original commit date: Tue Jan 17 14:09:19 2023 +0100
Change-Id: I27736646761faa7561f6560264ef2065c838208b
Original commit hash: 33792d2c71ab349f1cb2814b63ea692be791a8c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchLpssUartLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fsp/Include/Library/FspLpssUartDebugHelperLib.h
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
ClientOneSiliconPkg/Fsp/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/IncludePrivate/Library/LpssUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/LpssUartDebugPropertyPcdLib/LpssUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.c
ClientOneSiliconPkg/IpBlock/LpssUart/LibraryPrivate/PeiLpssUartInitLib/PeiLpssUartInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevicesLpssUart.c
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: cfa373151b4db89df873b8ed28bce9621053f8c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:21 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3037_00

Hsd-es-id: N/A
Original commit date: Sun Jan 22 22:58:30 2023 -0800
Original commit hash: b548ae4d66801c94fefed1de7f6062bc0871ea5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fec1798606a4fd1e8cb3cfc3b5cdce151ab8f96f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:18 2023 +0530 
-------------------------------------------------------------------------------- 
Unable to Patch UPD updates using BCT Tool

[Issue Description]
Unable to Patch UPD updates using BCT Tool

[Resolution]
Updated the UPD signature

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL ALL

Hsd-es-id: 16019471662
Original commit date: Mon Jan 23 11:09:21 2023 +0530
Change-Id: I3d1c2d24620d4e1cb53d36e3a2b5952c73076ff0
Original commit hash: ea8a2cad109188acee54afa2154e821624ee1115

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 3f8c005c0fce128d2f5a7ba6cb812e5367afa8a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:14 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3036_01

Hsd-es-id: N/A
Original commit date: Sat Jan 21 11:53:34 2023 +0000
Original commit hash: fde997a283b73ec22749767253d263503c3a5cbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 850baebc75b4222f5dee9dd7fbc387721cb9d7c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:11 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3036_00

Hsd-es-id: N/A
Original commit date: Sat Jan 21 03:25:45 2023 -0800
Original commit hash: 6707c17815c510086969c3b2a6824969ddb329e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e699061668d7ade30bfb348fd1f142ea7a18bc8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3035_00

Hsd-es-id: N/A
Original commit date: Fri Jan 20 18:54:09 2023 +0000
Original commit hash: a3851a0d065c1396f082d51b69502e2e2d4759fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 49b81846bbcc17737289586cfdfdfc150cba6956 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:04 2023 +0530 
-------------------------------------------------------------------------------- 
Align silicon code defaults with setup defaults - THC

[Feature Description]
This change adds FRU specific THC policy creation code
in order to handle default settings specific to particular FRUs.

Package/Module: ClientOneSiliconPkg/Fru/ThcPolicyLib

[Impacted Platform]
MTL

Hsd-es-id: 18026692595
Original commit date: Wed Jan 18 15:17:09 2023 +0100
Change-Id: Iad9cacc3a2ae776101aa86c2482ff8b2925ca3af
Original commit hash: 044a3a5c07d46da4562c115dd5dca962a1eaf279

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchThcPolicyLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLibMtl.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLibMtl.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocThcPolicyLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 7f9219d7775c41edbbeb102faaa1f73974538a9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:31:01 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Expose AOLD ACPI method to CNVi and CNVd discrete BT"

This reverts commit 1d4a7e8970875ee08e9e8702e29fadb465df7111.

Wed Jan 25 19:02:59 2023 +0530
Original commit date: Wed Jan 25 19:02:59 2023 +0530
Original commit hash: 41e44f3991ac71f066a6edad9e43375d3de0f20a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviAudio.asl

================================================================================ 
Commit: 6d3071572bd946061622a79047b238297ff4d0af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:58 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Minor Version revert in Program branch"

This reverts commit d76ab78ceb20174137722f289a6842ac331a581a.

Wed Jan 25 19:02:58 2023 +0530
Original commit date: Wed Jan 25 19:02:58 2023 +0530
Original commit hash: 9eae31ba2c8f2b09cae388a0c3582b3fc8563246

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4716e73d8f12be0b6aacaecfd29f6dec48572628 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:54 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Multiple Port8xh Port get enabled causing Port8xh test to fail"

This reverts commit 42130a9cf96dad20167d7fa1110bc69f6deb1694.

Wed Jan 25 19:02:57 2023 +0530
Original commit date: Wed Jan 25 19:02:57 2023 +0530
Original commit hash: 4b2db1c58b88175863da865b30bed6e34690b5e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: a64b6390230307f706a213c10da3293713ba7fb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:51 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3034_80"

This reverts commit 2ef80c7935385d1db622a0d35ea7b14ccef7d01d.

Wed Jan 25 19:02:55 2023 +0530
Original commit date: Wed Jan 25 19:02:55 2023 +0530
Original commit hash: 6833e048889c638b1b81f6b7c25c8be92e4a152c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d415a58f045c0242d174ee348cf74ee37433cbfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:47 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MeteorLakeBoardPkg: Add Edk2Staging in PACKAGES_PATH"

This reverts commit 816e60d7bb93cb8eb54993f630811cc45a0d83b5.

Wed Jan 25 19:02:52 2023 +0530
Original commit date: Wed Jan 25 19:02:52 2023 +0530
Original commit hash: 4f52ea16753ce075365cbc1ca5afb1e609f560d3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: d39e8571250b0bbb63b8f86cef93724012c1613c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:44 2023 +0530 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg: Add Edk2Staging in PACKAGES_PATH

[Feature Description]

Add Edk2Staging in PACKAGES_PATH if it exists.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011169043
Original commit date: Fri Jan 20 14:03:04 2023 +0530
Change-Id: I62f8fe932253e90d5a528a2e2436fb06c46176f4
Original commit hash: 816e60d7bb93cb8eb54993f630811cc45a0d83b5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 4c6640eb7e732eaba7e12666f52f2a684ea94658 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3034_80

Hsd-es-id: N/A
Original commit date: Thu Jan 19 04:29:37 2023 -0800
Original commit hash: 2ef80c7935385d1db622a0d35ea7b14ccef7d01d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e247c99fa1080cf94eb8d42811fcf85c7455b046 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:38 2023 +0530 
-------------------------------------------------------------------------------- 
Multiple Port8xh Port get enabled causing Port8xh test to fail

[Issue Description]
Multiple Port8xh Port get enabled causing Port8xh test to fail

[Resolution]
Expected to program for only the rootport selected in the BIOS option.
Needs to be enabled only 1 pcie rootport for the system

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL ALL

Hsd-es-id: 15012588933
Original commit date: Tue Jan 10 15:35:48 2023 +0530
Change-Id: Ie36cc2f5efccc64c6af1dbc98d39dccaa4753881
Original commit hash: 42130a9cf96dad20167d7fa1110bc69f6deb1694

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakePlatSamplePkg/Setup/PcieSetup.hfr

================================================================================ 
Commit: 15a6ac5b433fcbbceddacfbd63ecfd0f4e4f4523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:34 2023 +0530 
-------------------------------------------------------------------------------- 
Minor Version revert in Program branch

Original commit date: Thu Jan 19 17:42:44 2023 +0530
Change-Id: I3471149c5b743a62f221d723a37ad0b3dba4fd46
Original commit hash: d76ab78ceb20174137722f289a6842ac331a581a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e8e42ad65b09358ef3c005b9c08be3f1eed2f10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Expose AOLD ACPI method to CNVi and CNVd discrete BT

[Feature Description]
expose AOLD ACPI method to CNVi and CNVd discrete BT

Package/Module:
ClientOneSiliconPkg,
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019385087
Original commit date: Thu Jan 19 17:24:10 2023 +0530
Change-Id: If0eb8a6225988cb81cd343887af84c1eb2fc131e
Original commit hash: 1d4a7e8970875ee08e9e8702e29fadb465df7111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviAudio.asl

================================================================================ 
Commit: 543e810fce6d753640767b3c85e286182adf6ef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:28 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3034_01

Hsd-es-id: N/A
Original commit date: Thu Jan 19 01:40:45 2023 -0800
Original commit hash: 357ae3dca61151e5edd10e72707374bd89b1b1fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 119adee42f2c953e1f5727cd7cd1e281c8a879a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:22 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS to enable IOMT on client platform.

[Feature Description]
Set SOC/IOE Bits for IOMT tool using correct
P2SB access method.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14017937136
Original commit date: Fri Nov 4 08:52:39 2022 -0700
Change-Id: Ie0e8522d67171f24da613a0e9777c8a1c5141c96
Original commit hash: dcedc57d0320125d09018b99b363c54302592f75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsio.h

================================================================================ 
Commit: 8b063563c6fe98173f64cee79198b8738843a6b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:18 2023 +0530 
-------------------------------------------------------------------------------- 
Align silicon code defaults with setup defaults - Serial IO

[Feature Description]
This change adds FRU specific Serial IO policy creation code
in order to handle default settings specific to particular FRUs.

Package/Module: ClientOneSiliconPkg/Fru/SerialIoPolicyLib

[Impacted Platform]
MTL

Hsd-es-id: 18026692564
Original commit date: Wed Jan 18 11:08:28 2023 +0100
Change-Id: I20814ca86cd6c2e42e7f38e2b82aa3effb58bd45
Original commit hash: c701bcae6af44950556fdc91faf4427f228496e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoPolicyLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLibMtl.inf
ClientOneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocSerialIoPolicyLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf

================================================================================ 
Commit: f6c700e500fa58f64d6867beac4bb8633b3a5bb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] BIOS Support to Enable DP Retimer

[Feature Description]
Send I2c commands to configure DP Retimer according to BoardId

Package/Module: ClientOneSiliconPkg/MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012647257
Original commit date: Thu Jan 19 15:06:34 2023 +0800
Change-Id: I785e02663e3478220ede365e64305b665e3516c4
Original commit hash: 735b44d670bc61c1f0570d5cfdc57e1bf3e81c79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResourceHelpers.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: afc94cd33f58a7f137671a1fb7c0103ec78c6cf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:08 2023 +0530 
-------------------------------------------------------------------------------- 
WifiProfileSyncFeaturePkg: Support WPA3 Wifi profile sync

[Feature Description]
Support WPA3 Wifi profile sync:
1. Supports SAE and OWE.
2. Supports profile type PSK_PASS_PHRASE.
3. CSME store all the 1x profiles with the same authentication method
and do not care about specific AKM. In case of 1x profile,
WifiProfileSync should configure ALL the supported enterprise
AKM/Cipher. The driver will select one of them and configure
supplicant accordingly.

Package/Module:
WifiProfileSyncFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012144015
Original commit date: Wed Jan 18 14:27:32 2023 +0800
Change-Id: I1c6de115063f0237470018c85684e0f06ce1448e
Original commit hash: a3332847e5f2ab9bf213a961e49e659b198278cb

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/WifiProfileSyncFeaturePkg/Include/WifiProfileSyncConfigDxe.h
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncDxe.c
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncUtilsDxe.c

================================================================================ 
Commit: 04f124b8e03293266b258eb2bc1589969b63651b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:30:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL M] Disable GBE by default for MTL M BIOS as it's not a POR

[Feature Description]
No longer support GBE for MTL M SKUs. Disable GBE from BIOS setup

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL -M

Hsd-es-id: 16019418411
Original commit date: Mon Jan 16 14:36:05 2023 +0530
Change-Id: I31fd9d9c5272a6cd1f20d76471bbd8b2d96f5d07
Original commit hash: bf5353b39eac361a3b4ac5dbb4a358438738f3e5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 19a0ed1a8b35b0c267281157568a1724c2fe1e98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3034_00

Hsd-es-id: N/A
Original commit date: Thu Jan 19 00:34:54 2023 -0800
Original commit hash: c4ef6e93f132170f4079b436df1b5847e5779d5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f8af454f16eb1bc74eb1eba492e0cd2714b26c14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Refine Pcie clock usage map setting

[Issue Description]
FIA CLKREQ register on PXPB is incorrect
Current code to handle Pcie clock usage map is confusing.
e.g., DMI FIA_P5X16 P0, however DMI is not Pcie RP 0 in PCIE IP.

[Resolution]
VpdPcdPcieClkUsageMap does not have dedicated definition for DMI.
Set Clock 0 as FREE_RUNNING and specifically handle DMI case in
MtlSocInit and FiaSocLibMtl.c.
Also revert ClockNumber shifting in DisableClockBufferProgramming().

Package/Module:ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012588602
Original commit date: Wed Jan 18 19:26:34 2023 +0800
Change-Id: I0be3d15e29ee9bd3f3824af8dfddf8def91b3f00
Original commit hash: 9abc8eb3a5cfd1243dbc725ee283aad9c06cb003

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/FiaSocLib/FiaSocLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocDmi.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 0dc4019d74cc98c064d3da357eea7bd1506754fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:27 2023 +0530 
-------------------------------------------------------------------------------- 
[OC] Hide per-core HT Disable functionality as per the hyper threading
support for the core.

[Feature Description]
Detect if hyper threding is supported for the core and accordingly
either expose or hide the Per-Core HT disable control in overcloking
menu.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14018412122
Original commit date: Tue Jan 10 21:33:18 2023 -0800
Change-Id: If49380b88b3c794c7ac30d000df25bb64d389a43
Original commit hash: bbb8695c2630b05b14dea76d7bae18a5bc0a8902

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/IccSetup.hfr

================================================================================ 
Commit: d8618fa3043627524a94afc0df90b377693935a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL_S][PM][A1] Power button functionality is not working

[Issue Description]
Bios Program HostOwnership for GPIOV2_MTL_SOC_S_VGPIO_EC_SCI1 as
HostOwnAcpi in Post_Mem and it's reflected correctly while reading
in Post_Mem phase. but again in later stage in boot, it changes to
GpioV2HostOwnGpio.

[Resolution]
Temporaraly reprograming HostOwnership of GPIOV2_MTL_SOC_S_VGPIO_EC_SCI1
as GpioV2HostOwnAcpi in AdvancedAcpiDxe.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019315695
Original commit date: Wed Jan 4 15:31:09 2023 +0530
Change-Id: Iebd3c8c0df29318df9d1aab9085fe361fb398299
Original commit hash: 0488b682330c9e656bab5bcb886417411c3bb862

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: e69be30e6b0c676d345a6211abdd8d71483661e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL] Remove tag from ADBG in MTL source

[Feature Description]
Remove tag from ADBG in MTL source

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16019441505
Original commit date: Thu Jan 19 00:18:15 2023 +0530
Change-Id: Iae21cdcf4fed6292554e78901dd7935398476d27
Original commit hash: 9316d60b1e8a099f26c0441ff371912a1f2e70b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpSODIMMRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ZpoddDsmNative.asl

================================================================================ 
Commit: 2f01e3d9d91478d0aef9f799c3af469fa5280ce9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:16 2023 +0530 
-------------------------------------------------------------------------------- 
Add V/F legacy and selection mode support for NGU domain Pt.2

[Feature Description]
1. According to feedback in PR #26575, change
RequestedVfItem.VfSettings.MaxOcRatio to 0 for preventing issues.
2. Note comments as per HAS to be more clear.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 22016153234
Original commit date: Thu Jan 19 11:00:34 2023 +0800
Change-Id: I05dd321f9cb597f988f94c9fbf433cab6678da35
Original commit hash: 5945209b8d743bd1612c942430d4db19be110120

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 042d6d6764731e82998b602f79738ce09aa350e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL-S/SBGA]Create new BIOS knob otions for PD less Ps on support

[Issue Description]
Currently, TcssPdPsOnEnable only has disabled/enabled options, but
when BIOS support PD LESS PS_ON can't depends on the TcssPdPsOnEnable
will always call the ACPI method due to TcssPdPsOnEnable has no
option for PDless , that cause EC is abnormal.

[Resolution]
To create a new option with TcssPdPsOnEnable for PDless PS_ON.

Package/Module:
MeteorLakePlatSamplePkg
Features/Ec/EcFeaturePkg

[Impacted Platform]
MTL_S

Hsd-es-id: 15012611550
Original commit date: Mon Jan 9 00:52:46 2023 -0800
Change-Id: I07af66320baea26be936cfef2332e15334f129e6
Original commit hash: 31bdeea0bc05a332cd4a095c9bb8721713e8fd66

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: f739ae6d90a7f3bb070700a2e4fc464257079c34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:29:06 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S][A0]Port remaining Safe Settings to main

[Feature Description]
Port remaining Safe Settings to main

Package/Module: MeteorLakeBoards

[Impacted Platform]
MTL-S

Hsd-es-id: 14018448067
Original commit date: Tue Jan 17 21:29:16 2023 -0800
Change-Id: Iee4b8b003bf69a6e970eb4a7c6b1631dc81ad3be
Original commit hash: 6156e5fd08ff2ce32574f219fd16674087c82e71

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: ff11f517bc835b2c32f6566f42ae4e26a8afb3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:28:57 2023 +0530 
-------------------------------------------------------------------------------- 
[Feature Description]
Adding board suppport for MTL-M config1 RVP BOM change

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 18026134374
Original commit date: Wed Dec 28 14:00:07 2022 +0530
Change-Id: I23a02498c04d0f449bfb3de629ff9fce2bb3147c
Original commit hash: 3f5a62c9ae5d8b0092c0622acfcc172a367e9f3a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlMRvpBom1Rtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1RvpBom1.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc

================================================================================ 
Commit: a7ca2f0f3bedfe2903781ab09fc577873d5c56e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:28:54 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3033_03

Hsd-es-id: N/A
Original commit date: Wed Jan 18 20:30:57 2023 -0800
Original commit hash: 763407eaf1dff6b9c118d881e492809c40066b98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b98062ba8ed93043893816964f07bb7d796166ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:28:47 2023 +0530 
-------------------------------------------------------------------------------- 
Mono Capsule update failed when interrupted after 25%

[Issue Description]
- ESRT 0x1 (error Unsuccessful) Observed after performing
seamless Monolithic Capsules with BIOS when interrupted
after 25% of the Capsule update. (During CSME update)
- CSME would boot from ME Recovery mode and block the
ARBH SVN command.

[Resolution]
- ARBH SVN check had been checked when in the beginning of
the capsule update get started.
- If failed to get the ARBH SVN information and update in
progress, continue the unfinished update.

Package/Module:
CapsuleFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019272896
Original commit date: Tue Jan 17 16:51:17 2023 +0800
Change-Id: Idbb94d0ef68a4546e34e619d656f942984427a4e
Original commit hash: 7701417bbde3c6c61fae66683e9c8453ca33ef13

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.inf

================================================================================ 
Commit: e4d1dcaa3048348b72a83deac5aa3c7a87e609bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:28:14 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3033_02

Hsd-es-id: N/A
Original commit date: Wed Jan 18 12:29:09 2023 -0800
Original commit hash: 2614a5635a96639cad00d88affc4679ca3d990c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b04a2271e3eb6c7c4877770a9cbbf1eb3acb8b07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:56 2023 +0530 
-------------------------------------------------------------------------------- 
[CNV] BIOS to tri-state the I2S/CRF interface per integrated/discrete

[Feature Description]
Remove invalid GPIOs used for MTL-S

Package/Module: MeteorLakeBoards

[Impacted Platform]
MTL-S

Hsd-es-id: 14018447985
Original commit date: Tue Jan 17 20:30:34 2023 -0800
Change-Id: Icaa2a2469303d4a34666003157e4203f755ebf0c
Original commit hash: 2fd78656123cc32f05793fe1ac6e24806ce2a733

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: f29b122bf2c81346dfe16e41e2276bf52fd8d275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:53 2023 +0530 
-------------------------------------------------------------------------------- 
[CNVd][GaP] BIOS should return GaP PLDR status to WiFi Driver

[Feature Description]
Return the PLDR status to Driver after completing as like CNVi PLDR
flow using DSM#2 CmdType=3. Last _PRR Status:

0: Non-PLDR executed [Default]
1: Core PLDR Completed successfully
2: Product PLDR Completed successfully

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019309952
Original commit date: Tue Jan 17 12:47:22 2023 +0530
Change-Id: Idc342b66a4b82240edda24f3552c4583afa74c14
Original commit hash: 4e82d06d8c269bba2f254d089416c2e554d3ae67

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl

================================================================================ 
Commit: f4091662fe307e791b7cf19e8b53018afa994114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:42 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3033_01

Hsd-es-id: N/A
Original commit date: Wed Jan 18 05:55:10 2023 -0800
Original commit hash: 21d56aa692293e3893de70cf4c867841478a69cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 24dab43a2cd7c2dc048de7d5e2236e6213cd43d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.7

Hsd-es-id: N/A
Original commit date: Wed Jan 18 05:15:59 2023 -0800
Original commit hash: fb20b7bf2f6dc3e69dcdc04396d352dad87fa6ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f227ac733fd81f0f7fcddd3f4ff5108ec90f255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Enable Foxville RTD3 support

[Feature Description]
Enable Foxville RTD3 support on S03 and S05 RVP.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15011969112
Original commit date: Fri Jan 6 05:32:06 2023 +0800
Change-Id: I90e357bc330c90818f4ef052a6c1d11110fa4ffb
Original commit hash: ad95deab5860bd540e248de5c390bd8a2f1a71a7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieRpObjCommonExternalInclude.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvp2DPCRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpOcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: b66268073df636139160a1bdcab6b2cfdd44b26d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:30 2023 +0530 
-------------------------------------------------------------------------------- 
MTL PSF powergating in C3 and deeper states

[Feature Description]
Bios to program the SoC PMC register
PSF powergating in C3 and deeper states.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 16019390033
Original commit date: Tue Jan 17 17:29:31 2023 +0530
Change-Id: I03922638f62009e248a8782289ac24692005cfb9
Original commit hash: 4fd74ac2603b756781c5a5ddd5b046d7d5a8a63d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: f404618fbe53dd9db3fd3015d28c78c8560e3763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:27 2023 +0530 
-------------------------------------------------------------------------------- 
Add RC_IOMMU_BYPASS_SAI into NPK IMR RAC/WAC for DMA0 access via RS0

[Feature Description]
Add RC_IOMMU_BYPASS_SAI into NPK IMR RAC/WAC.
Set MSURS according to VTD enable status. When VTD is enabled,
set MSURS to 3, otherwise set it to 0.

Package/Module:
ClientOneSiliconPkg/Fru/../LibraryPrivate/PeiTraceHub**Lib/
ClientOneSiliconPkg/IpBlock/TraceHub
ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 15012583769
Original commit date: Mon Jan 16 21:22:54 2023 +0800
Change-Id: I0fa4fa5f4a8da52733f9ed4e05b989699dc285b9
Original commit hash: 517deca3a4f9364ef6615cbc263a28da0247de34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiTraceHubSocLib/PeiTraceHubSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiTraceHubSocLib/PeiTraceHubSocLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/TraceHubHandle.h

================================================================================ 
Commit: 868372dc44c72e2eeb1d5328d5b91cd9e36bab05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:23 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3033_00

Hsd-es-id: N/A
Original commit date: Wed Jan 18 04:19:48 2023 -0800
Original commit hash: 642897ac0833305b2992676c0ac6d7935fe4f88e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7d42b34df7617c2b3e8131a78c8e925a11f318f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:13 2023 +0530 
-------------------------------------------------------------------------------- 
[MTP-S][GpioV2] Support USB OC virtual wires

[Issue Description]
GPIO overcurrent mode is not implemented for USB MTP-S virtual wires.

[Resolution]
New table with USB virtual GPIOs which consist overcurrent mode
has been created.
USB virtual GPIO pad is set to overcurrent mode by cycling
NAF_VWE bit (Dw0Reg).

Package/Module:
MtlPchGpioNativeLib
PeiMtlPchInitLib

[Impacted Platform]
MTL-S MTP-S

Hsd-es-id: 18026686779
Original commit date: Tue Jan 17 13:34:12 2023 +0100
Original commit hash: a2d1cf15aa543baa2f201618be52ba4efcfbbcad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c

================================================================================ 
Commit: c9443185f8e062573f19f30329000fe81edb7173 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:07 2023 +0530 
-------------------------------------------------------------------------------- 
[PCIe] BIOS to modify flow to add support for devices
not supporting CLK power management to achieve S0ix

[Feature Description]
Program DLSULDLSD irrispective of clockgating

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL ALL

Hsd-es-id: 16019359230
Original commit date: Mon Jan 9 16:50:31 2023 +0530
Change-Id: I3faffb0ff891a375a669533e87564984e5169c63
Original commit hash: bafeb10037c4131bced0816df2ea7cc27d02a12f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: d0f9e101f4a8e21f72b78aacbc177b7042754a0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:03 2023 +0530 
-------------------------------------------------------------------------------- 
Remove DDNS related fields from Mebx.

[Feature Description]
DDNS feature is deprecated.
Remove DDNS related code.
Update DDNS related AMTHI messages definitions.

Package/Module:
ClientOneSiliconPkg
Features/Manageability/MebxFeaturePkg/

[Impacted Platform]
ALL

Hsd-es-id: 18026300052
Original commit date: Wed Jan 4 11:43:04 2023 +0100
Change-Id: Ic04b8dc3d034f79b4223a032a6843ef651cb3bb4
Original commit hash: b0c0826b682b1a2b71147f9330e1fdfe7d30791b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AmthiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVariable.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni

================================================================================ 
Commit: 647290c54ff5aedd500b2d5a11effe1208200b7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:27:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] D3hot and D3cold of M.2 PCIe WWAN Modem

[Feature Description]
D3hot L1.2 only for 5G Product
BIOS shall support setup configuration to select between
D3hot and D3cold for M.2 PCIe WWAN Modem

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16019362804
Original commit date: Wed Jan 18 16:29:07 2023 +0800
Change-Id: I4b5e974c328660b45ebbc0124eea232387ac2c70
Original commit hash: 034e22845be933c4c8c237d1da1d5233fc6bfaed

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanDsm.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: b77c372c40468faa74c6516e8144530bac7c8513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:26:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][GC/DC1][B0][BIOS]: Virtual Keyboard not responding with
BOM 6 THC

[Issue Description]
Incorrect Comparision between data types.

[Resolution]
Corrected comparision between data types.

Package/Module: ClientOneSiliconPkg/IpBlock/Thc

[Impacted Platform]
ALL

Hsd-es-id: 22016521188
Original commit date: Wed Jan 18 12:02:05 2023 +0530
Change-Id: I85bcb05405103a5af628a6b90e79a46ff3de069d
Original commit hash: 0902873ed8ed8f42e0ebfbe020692dc0c4fdc111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: 5bb1b3fa7dc52efd0d0706b84431c94dd03f1834 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:26:31 2023 +0530 
-------------------------------------------------------------------------------- 
Add TSE Mock functionality.

[Feature Description]
Added support to TSE Mock functionality in order to allow test
the TSE engine at boot mode by using BlockIoCrypto protocol thru
BlockIo protocol.

Package/Module: LunarLakePlatSamplePkg, LunarLakeRestrictedPkg, TseFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 14018126771
Original commit date: Mon Oct 24 12:42:48 2022 +0200
Change-Id: Ib5e51e41692799673fba0e9b1f0d32672c62179c
Original commit hash: 6d003949915f580231bbadce69c1cc332deeb5a7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/TseFeaturePkg.dec
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpress.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxe.inf

================================================================================ 
Commit: 4de50518fcc1a5b72b1b376ee4eaecf79296a0fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:26:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL] Disable FFU specific pcds

[Feature Description]
MTL is removed from Platform requirements, so disabling FFU specific
pcds to disable the FFU feature on MTL.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL/ARL platforms

Hsd-es-id: 16019437011
Original commit date: Thu Jan 12 18:01:01 2023 +0530
Change-Id: Iefdc46b85f89df30cb25f1922247dc19d1efc7e1
Original commit hash: 22167c722ced4158b9a848a824f96eaabdcd393f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: d5fbf4b50418ffd67f43f1e0c54dc0d1be223daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:26:24 2023 +0530 
-------------------------------------------------------------------------------- 
[C1S/CpuUnitTest]Refine UnitTest code regarding Cpu PM feature

[Feature Description]
Refine UnitTest code regarding Cpu PM feature.
- init hob in the beginning due to hob initilization moved out
of reset Cpl.
- Add para for related function to be the same as current code.

Package/Module:
ClientOneSiliconPkg\IpBlock\CpuUnitTest

[Impacted Platform]
ALL

Hsd-es-id: 15012653584
Original commit date: Mon Jan 16 17:51:38 2023 +0800
Change-Id: If575a875ad95bbefe93b0c85e986e1c134d822a4
Original commit hash: 39d7f9dda6dbc2f6470a046b312a6b15708bb184

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h

================================================================================ 
Commit: afcfaf4e97e2892c3d92904a247c444ba82f2115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:26:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Incompatible EFI_I2C_MASTER_PROTOCOL definition in PlatSamplePkg

[Issue Description]
EFI_I2C_MASTER_PROTOCOL protocol definition is carried by PlatSamplePkg
which is not in sync with EDK2.

[Resolution]
Removed EFI_I2C_MASTER_PROTOCOL definition. we shall use it from
EDK2 header file directly.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 18026633370
Original commit date: Wed Jan 18 00:36:55 2023 +0530
Change-Id: Ia9a97c92f22d97c37e5b2857e232284ea80e059a
Original commit hash: a28aabb1d81216b1b5c5f6b059f07130a9f77fe2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/Protocol/I2cMaster.h

================================================================================ 
Commit: 3a6f574830ea5aaeea63912564515bb04c34dc95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:58 2023 +0530 
-------------------------------------------------------------------------------- 
Report GaP PLDR status to Wifi driver

[Feature Description]
Return PLDR status to Wifi driver after completing as like
CNVi PLDR flow using DSM function 2 CmdType=3.

0: Non-PLDR executed [Default]
1: Core PLDR Completed successfully
2: Product PLDR Completed successfully

Package/Module:
LunarLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 16019432528
Original commit date: Wed Jan 18 01:31:58 2023 +0800
Change-Id: Iea200e3ab61358da0aef62bc3156ed304e129ac7
Original commit hash: c12b58f4798e1f0f23bb3b02971909eb42595491

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/DiscreteWifiReset.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc2.asl

================================================================================ 
Commit: cc57a1d666103547d0209aa3f8b0635de9b81631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:52 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3032_00

Hsd-es-id: N/A
Original commit date: Tue Jan 17 20:31:11 2023 -0800
Original commit hash: b6e1739f3c6fab8ea5e48f307e5a84c5a47f908d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9a5a99a9508d4ada6a5b6569b31b26e27dddac17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:45 2023 +0530 
-------------------------------------------------------------------------------- 
Correct I2cSerialBus to I2cSerialBusV2

[Issue Description]
Change the ACPI ASL operator from I2CSerialBus to I2CSerialBusV2

[Resolution]
Correct to I2cSerialBusV2

Package/Module:
MeteorLakeBoardPkg/Acpi

[Impacted Platform]
MTL

Hsd-es-id: 15012613505
Original commit date: Mon Jan 16 15:26:47 2023 +0800
Change-Id: I7eb965821e887178b0f74a15da0f56f90e91f348
Original commit hash: 69f0bfd16356eac688e7bd59d0589a20b2b087ea

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl

================================================================================ 
Commit: e5f1ce617791c169fcda767c75773c37a3ae4bea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:41 2023 +0530 
-------------------------------------------------------------------------------- 
Add WifiProfileSync Advanced Feature Pkg

[Feature Description]
Adding the WiFi Profile Sync advanced feature package. This
supports One Click Recovery WLAN capability enabling WiFi recovery
flows for KVM as well. Using the EDK2 EfiWiFiProfileSyncProtocol for
operation with the WifiConnectionManager located in EDK2.

Package/Module:
Features/Manageability
MeteorLakePlatSamplePkg/OneClickRecovery

[Impacted Platform]
MTL-ALL

Hsd-es-id: 22014454800
Original commit date: Tue Jan 10 13:46:45 2023 -0800
Change-Id: Ic78e3d60b25210f6858153e94a79426276f36139
Original commit hash: 429e34fccf2cdc27d0b1749a5c219bcc121eed3b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/WifiProfileSyncFeaturePkg/Include/Dsc/WifiProfileSyncFeature.dsc
Features/Manageability/WifiProfileSyncFeaturePkg/Include/Fdf/WifiProfileSyncFeature.fdf
Features/Manageability/WifiProfileSyncFeaturePkg/Include/WifiProfileSyncConfigDxe.h
Features/Manageability/WifiProfileSyncFeaturePkg/Include/WifiProfileSyncDxe.h
Features/Manageability/WifiProfileSyncFeaturePkg/Include/WifiProfileSyncUtilsDxe.h
Features/Manageability/WifiProfileSyncFeaturePkg/ReadMe.md
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncDxe.c
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncDxe.inf
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncDxe/WifiProfileSyncUtilsDxe.c
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncFeaturePkg.dec
Features/Manageability/WifiProfileSyncFeaturePkg/WifiProfileSyncFeaturePkg.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 0d87c65593b1ce3dc2feb6c03126baf55d6e9270 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:16 2023 +0530 
-------------------------------------------------------------------------------- 
Initialize DmiInfo HOB with all 0's

[Issue Description]
Assertion of Variable Check handler fail is observed during boot.
Value of DpDmiInfoHob.CmGen3 is assigned to SetupData.DmiGen3RtcoCpre.
However the value is not initialized and might contain garbage.
So SetupData.DmiGen3RtcoCpre might fail Hii Variable check because
the value exceed the range claimed in corresponding numeric opcode.

[Resolution]
Initialized DmiInfo HOB with all 0's.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15012602075
Original commit date: Wed Jan 11 18:07:31 2023 +0800
Change-Id: I905fd85497efe741d31ba707b81655c54f322f69
Original commit hash: c84210d452c38824fda0af88ea8b793bf1f1aa1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: e41ed7274ee8fd8ef305342b35394e219d7e2983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:25:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.6

Hsd-es-id: N/A
Original commit date: Fri Jan 13 15:11:36 2023 -0800
Change-Id: I46eef8dd3008e81dddf31228b4da78e642dcf04e
Original commit hash: a713a2dad75bda2eb7e4c43ea059989b251422aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c268a6ddd9d5e3d22b78cc34c073df3b01d6be8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Disable VI measurement

[Feature Description]
(1) MRC must disable the RMT Voltage and Current Measurement feature on
all MTL configurations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22016508291
Original commit date: Fri Jan 13 14:52:10 2023 -0800
Change-Id: I5e794ee73c0d036456e39b5daafd0646bfdd6abf
Original commit hash: f986fbc6c27c5349c796584185ada2a32032f632

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h

================================================================================ 
Commit: a0c3d9fa9fee8e2901c9f77db2b68f758c186835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.5

Hsd-es-id: N/A
Original commit date: Fri Jan 13 14:49:34 2023 -0800
Change-Id: I7b6f26a1a6e317934e7f79597f49c2fb1516c355
Original commit hash: ecc33b3c468980ab345721589b8d73fbbfa258cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00bde689cd370c413e663b39c85ce3e7bf5a2bbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Implement DllReset in RxDqsODT and CTLE
Power trainings

[Feature Description]
If 0 margins are found during RxDqsODT, CTLE training, or RcvEnx 1D
the DLL could have become unlocked. Therefore, issue a DLL Reset to
restore the DLL

Reorder Power trainings into this order:
RxDqsODT, RxCTLE, RxDqODT, RxEq

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016507898, 22016507900, 22016507904
Original commit date: Thu Jan 12 15:15:06 2023 -0800
Change-Id: I6fb88f5c40d23c1afd935b5a2ddf9330fd1d1e62
Original commit hash: 11758b4c0862525292c19200066599360322e7fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 0eaa47d0b60e40f26f976b7b7961ee129a49a145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.4

Hsd-es-id: N/A
Original commit date: Fri Jan 13 13:22:16 2023 -0800
Change-Id: Ia4f89a7021a0028fde25244d9796e5c144cb2c5e
Original commit hash: 69be80202ee73ceb4ce33b827eacebebbc71e6f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 20cbdb05ad40b946e0e7b2e9cf8117f35fe65a1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M | LP5] Disable Read DQS & CTLE Power Training

[Feature Description]
(1) MRC must disable Read DQS and CTLE Power Training by default on all
MTL-M/P configurations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016507299
Original commit date: Fri Jan 13 11:27:19 2023 -0800
Change-Id: If934fa0f9c76d43bbaa36828776d1e2d9c985833
Original commit hash: 6c96b8f5000506e0dc0695954acddd5282e34f32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 27722ea663c25e4e1997e6cf12e7633687cbe8bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.3

Hsd-es-id: N/A
Original commit date: Thu Jan 12 09:19:24 2023 -0800
Change-Id: I7b10525d741f300b3f885da60e9bd0d821f7ef1c
Original commit hash: f11d8d49402dde28b89fe58ba4b940f6a601ce54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd2607eefcdb7779f900792fcaa538b9f0a99d18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDRR5 LP5] Default Memory Data Rate Updates

[Feature Description]
[MTL-M MTL-P | LP5] B0 max Frequency to be updated to 5600 G4
(1) MRC must set the default LP5 data rate to 5600 on B0

[MTL-M MTL-P | DDR5 LP5] Limitation to top frequency bin for A* silicon
(1) MRC must set the default LP5 max data rate to 5600 MT/s on A0
(2) MRC must set the default DDR5 max data rate to 4800 MT/s on A0
(3) MRC must not change the max data rate based on rev check

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016496600, 22016496263
Original commit date: Wed Jan 11 16:41:22 2023 -0800
Change-Id: I8327351aedf58913137c6879c0b74f5c47663818
Original commit hash: d3ea19055c047cccfa1c6562ddce49d4c20ec5f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 295161fcc0905f1a9d72a9956a6fd60fc812efef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.2

Hsd-es-id: N/A
Original commit date: Wed Jan 11 17:31:50 2023 -0800
Change-Id: Ifa9aeb6fb8146da9a0bb72d0b0ff6684d23cf77c
Original commit hash: d654e46de354e42ef4282c820ea85a853a39abf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f64b85950ae84cf3028185a183187218d9a42638 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Safemode settings update

[Feature Description]
MRC must set the default McSafeMode to 0x7FF on all MTL-M/P
configurations

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016495665
Original commit date: Wed Jan 11 15:40:51 2023 -0800
Change-Id: Ica2ce667d44800c3ba1023685144a929de9d6940
Original commit hash: 03beb3b38aa29332589a8df21d1dc904e1783603

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 2a38c96fb9b3162a5d508952449972439044ae6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.8.1

Hsd-es-id: N/A
Original commit date: Wed Jan 11 17:00:35 2023 -0800
Change-Id: I0192b5c9b1268ce960f6a451ca1623489651a7f4
Original commit hash: 5b3b1823cea2286796b2f6a52bd19f5a688065ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ad248f2aca75984a16e75df5d429cf58391f641 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Revert RefPi4Xover Change

[Feature Description]
Revert MRC commit 946b5f2fbbe6a9c66662c9723b95f15ec7d682ca
which changed the RefPi4XoverOffset from 32 to 64.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016495319
Original commit date: Wed Jan 11 14:49:06 2023 -0800
Change-Id: Icdbf9fd0a148a8ebcfa7689d650ac538977acf2c
Original commit hash: b4a7c0054e1ea5ebc114ed58fda00634c9ba66f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7d87feb0599577bfdb98cdaa9928dc3f3b53f9da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.8.0

(cherry picked from commit e4e9bea7e45f749475aad4ada03304c5f4bd4737)

Mon Jan 9 13:03:13 2023 -0800
Original commit date: Mon Jan 9 13:03:13 2023 -0800
Original commit hash: 93a5627c258118d377cee146922c9d75c5db463b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43859a4a19a74e8f03e4b2c0b7b8657d23f9ac06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.32

Hsd-es-id: N/A
Original commit date: Fri Jan 6 11:42:51 2023 -0800
Original commit hash: 8d27a74522fe9d233da5f612402e8af551a2436a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00eb1d71c768f6f251ebbdb217af5d2075f52e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:24:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Stay in Wck Safe Mode until after ReadMPR Training

[Feature Description]
Read Leveling and ReadMPR both need Wck to be always on, therefore
to simplify the flow, MRC should keep wck in safe mode(always on)
until after ReadMPR. After ReadMPR then the POR wck mode should be
set.

Certain CTE tests should be adjusted to run with wck in safe mode
and other trainings that come after ReadMPR should run with wck in
POR mode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016280929
Original commit date: Wed Dec 7 17:09:37 2022 -0800
Change-Id: If12659491357f9be501089e85efab3ccfd999793
Original commit hash: f54c2bd6923fc2ba79091536f10a2025c5106837

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 9e7f5f6e9e5a80d813ff9e6dc18b995c81b22730 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.31

Hsd-es-id: N/A
Original commit date: Fri Jan 6 10:07:32 2023 -0800
Original commit hash: dea74849403258ae01cfba97f44a21878dc498d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 19284d636c571d966c3fcc25326b79252c21e4b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5]Power Training with DqTcoCompBit needs
updating and moving

[Feature Description]
Update DqTcoCompBit to sweep full range (-32 to 31) with stepsize of 1
with a running 5 average. Move this function after DCC Functional Data
training step.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015783401
Original commit date: Mon Sep 19 11:28:27 2022 -0700
Change-Id: Ib3fa2f94d54434b076b016410be69171e356b2e3
Original commit hash: af1173855d8525fe1347fe9fb0de16a386baf566

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 51d4963ed25d2cff050f4f3a34ec3b83b170d372 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.30

Hsd-es-id: N/A
Original commit date: Fri Jan 6 09:33:12 2023 -0800
Original commit hash: fa4cbab3f3a049026996e6e779b4232af118dcc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b14364ad7dc9484666dcd5a5b73f31be7b874f38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Disable CMD Normalization

[Feature Description]
(1) MRC must disable CMD Normalization on all configurations.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018205151
Original commit date: Thu Jan 5 17:19:59 2023 -0800
Change-Id: I31158030431422bb9192c556ea1b99724b7a303b
Original commit hash: b9c1203ab8716740423e72ac7c6d7bcf7c49ccfb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d8674915d2a6a526c67007f8b6e8ca90e22cbe07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.29

Hsd-es-id: N/A
Original commit date: Fri Jan 6 09:00:44 2023 -0800
Original commit hash: 0d36c9533034ffd8836951e3ab69a30de6fa532d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05598842244c24547ec40ed0a3b63fd81e7b2430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Data corruption at some PI codes due to
current refpi4xover offset for 6400

[Feature Description]
Configure RefPi4XoverOffset as follows,
If (datarate =3200 AND VccClkIogSafeMode)
RefPi4XoverOffset = 32
else
RefPi4XoverOffset = 64

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016290907
Original commit date: Wed Dec 14 17:30:51 2022 -0800
Change-Id: I1ee8b3b108e5ac4b2525dd50781f81b7bf1ebfce
Original commit hash: 76c43062a6ce8036555dc1db335588a043cd7592

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 8b2973913bb4778f8fa78fea3af5d2bbdd55d0b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.28

Hsd-es-id: N/A
Original commit date: Fri Jan 6 06:57:41 2023 -0800
Original commit hash: c6dbda480270027beef34adf754ac018636b8425

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ba19173eca531e0b06179ab58f27a20bfe2bb8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Enable DLL Openloop for power trainings
that margin components of RcvEn logic

[Feature Description]
For Read Dqs ODT, Read Equalization, and DDR5 Read ODT Park power
training, The DLL needs to be put into Openloop. This is to prevent the
DLL from becoming unlocked due to margining components of the RcvEn
logic

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016450568
Original commit date: Tue Jan 3 14:42:07 2023 -0800
Change-Id: I8f982f46f03e56bef666b89de584a680c0ea298a
Original commit hash: 4804d5708e54ea3bf33263238b43b489f1623c4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: afe5fc18c781f81c536b6d926246ea9446ebabf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.27

Hsd-es-id: N/A
Original commit date: Fri Jan 6 04:44:28 2023 -0800
Original commit hash: de294d4668b3e6c926211f265a360120e03bb06f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed0636e6fd6e04fc41e8c27a2d73d7ce1d8e17bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 ] Fix divided by zero in MrcGetEffDimmWriteOdt

[Issue Description]
!!!! IA32 Exception Type - 0x00: #DE - Divide Error
At CS:EIP = 0x0008:0xFFE19A28 !!!!

for 2DPC 2R config: In MrcGetEffDimmWriteOdt
Rtt2 and Rtt3 are 0, thus divided by 0 when calculate RttNTDimm.

[Resolution]
set Rtt1 Rtt2 and Rtt3 to 0xFFFF when they are 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 14018346691
Original commit date: Thu Jan 5 08:56:56 2023 +0800
Change-Id: Idbd8db7ff4c9b60061dff0fcff7fe743f7cafdbf
Original commit hash: 4806884d576ccd7b96d64d3508fa38d65b1b2c6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 963fa375ab9856deeb22363c11ce1f336aff881f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.26

Hsd-es-id: N/A
Original commit date: Thu Jan 5 17:25:29 2023 -0800
Original commit hash: e441a9b289c771354642c3cb1f518ff5d94b3af0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82f9574928845253412d2a74184ef2c7d5e82720 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:14 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.25

Hsd-es-id: N/A
Original commit date: Thu Jan 5 14:49:40 2023 -0800
Original commit hash: f95b61fe4c7650652f1a27ccd6b2c74cd6a12a9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ad441f44e786bdf230cb10bab2fdec2d6ab3806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Set 2tck Read Preamble for B0

[Feature Description]
MTL M/P B0 should only support a 2tck Read Preamble

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016464072
Original commit date: Wed Jan 4 16:15:02 2023 -0800
Change-Id: I7ae9db5fc7808a2f89612f724514c71c469b6e96
Original commit hash: a1e9e144387e97517dd91f1e4bfd77cdc6841cae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 62b5528c55fb3ed9fd0a804d35a13b948a2850c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.24

Hsd-es-id: N/A
Original commit date: Wed Jan 4 11:06:38 2023 -0800
Original commit hash: b1e83607f72c03ba57b95d14ca6bea4f44230bcc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f29484a5a6401b43dd8ae06f82d038f224799ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:23:02 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.23

Hsd-es-id: N/A
Original commit date: Wed Jan 4 07:50:39 2023 -0800
Original commit hash: 6ab20069da28a0ee827ee10d5aacfce1c2556657

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0f34a178b3994b41807db7b4e664e000a41abc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:59 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC VCCCLKFF Enabling & LVR Target Check
Removal

[Feature Description]
1. Leave VccClkFF training disabled by default
2. Allow MC0 and MC1 VccClk LVR Target to differ
3. Use only the VccClk LVR Target of a populated MC
4. Make averaging more granular
5. OEMx vref detection for P2P to the last vref that resulted in
matching count
6. Pick the FF Offset closest to 0 if multiple points' average matches
7. Move to the DRAM JEDEC Reset early in RxDrv flow
8. Disable LVR Voltage Sensor at the end of this
MrcVccClkFFOffsetCorrection
9. Typecast fix
10. Default VCCCLKFF turned off

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016084439
Original commit date: Wed Oct 26 13:56:46 2022 -0700
Change-Id: I59658fce14df661874926eb3682b05b051aec690
Original commit hash: 4b09e48d1568a750ba6a54053a21004335c056cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 1b8474c3bd97368b5a2789e2b6ba3284f3802f1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.22

Hsd-es-id: N/A
Original commit date: Fri Dec 30 14:26:29 2022 -0800
Original commit hash: b4584314fbd299d702f27cedda96b08e08a5cc1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a421484c5e6f818e074f518ecbd7f0fd8bb6ba3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] Add CTE WRT TxDqDelay sweep range knob

[Issue Description]
Adding a CTE knob to control the TxDqDelay sweep range for write
training.

[Resolution]
Add TxDqDelayRange to the MRC external inputs. Add the knob to the
CTE params.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
S, M, P

Hsd-es-id: 22015553719
Original commit date: Tue Oct 4 13:35:48 2022 -0700
Change-Id: If09314a9725b7411986e5e588edc1aad65ca98b9
Original commit hash: fa1d0b9a6ac330e59d73a654f6a5dd90dc515e43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 3fdbd89be27e531c1d7fe04464d005703b3eda13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:49 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.21

Hsd-es-id: N/A
Original commit date: Thu Dec 29 12:30:53 2022 -0800
Original commit hash: a79184b9066e3465b04196515eed0ae27e7bacd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c67e786685a74dd8a221c5fb6dc9de1282f7896 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] CompDqsDelayControl.Override needs to be set to 1
when at low frequency

[Feature Description]
CompDqsDelayControl.Override needs to be set to 1 when at low frequency
to prevent the Comp Dqs delays from changing. The override field should
be restored to 0 when at high frequency.

The DLL should be reset after the PLL has locked to a new frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016408074
Original commit date: Tue Dec 20 12:41:50 2022 -0800
Change-Id: I91b06e98a509445d9d61eb67efc5e7a1ca507745
Original commit hash: c57486ae11188f58fb6d9bf2f3d35ff979d1d894

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 7cfabff77f6c033efad7980828f8400631e63a97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.20

Hsd-es-id: N/A
Original commit date: Thu Dec 29 12:11:54 2022 -0800
Original commit hash: 896df0fcc3efc3cf3686f174d68767eb48e31a44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b79e63997ff4916aec9833d84f6eae561076f01e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Signed Divide Round Formula is incorrect

[Issue Description]
Current signed divide round formula currently does not handle
mismatched signed values properly and does not handle a numerator of 0
when at least one of the inputs is an unsigned value. If the numerator
is 0 and both input values are signed, then there is no issue.

[Resolution]
Update the formula:
(((a < 0) != (b < 0)) ? ((a) - (b) / 2) / (b) : ((a) + (b) / 2) / (b))

Clean up DIVIDEROUND usages. Use UDIVIDEROUND when only dealing with unsigned
values

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22016429389
Original commit date: Wed Dec 28 13:54:38 2022 -0800
Change-Id: I3d4fdb40a05b025e7f83353260c8ec5aefd0c53e
Original commit hash: 1a43cbc1237738117d6519a4521abd5e1f3a9b89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 6284a30eef8b67b1c696b07db320f47e6a4bca77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.19

Hsd-es-id: N/A
Original commit date: Wed Dec 28 22:28:00 2022 -0800
Original commit hash: bb04f9597135de9ee6dab1d00e6d7b6e90c94ed2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8645131abd74eafa215a25329cf15501e0b5e910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Support new fields of XMP 3.0 revision 1.2

[Feature Description]
XMP3.0 Revision 1.2 adds new fileds from byte 735~758.
MRC need support them.

Add Revision field and other new fields. Parse the data
from SPD file.
TCCD_L
TCCD_L_WR
TCCD_L_WR2 (ignored as current MRC doesn't use it)
TCCD_L_WTR
TCCD_S_WTR
TRRD_L
TRTP
TFAW

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15011698159
Original commit date: Wed Sep 7 16:06:20 2022 +0800
Change-Id: I57c273b2dc0b6dd9066269073a1762d6478f7cad
Original commit hash: 30ecc498f8a8a1f1d6738c1c632683b0c851959e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MemInfoHob.h
ClientOneSiliconPkg/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: ef04203176046b1574103f1be0e0ebf6291f4b09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.18

Hsd-es-id: N/A
Original commit date: Tue Dec 27 20:43:10 2022 -0800
Original commit hash: 17a068fcc8ea5dc771489c6d85f1b86e168311fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d1e98234abc7e2cd281a34c9422de98b8920640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:21 2023 +0530 
-------------------------------------------------------------------------------- 
Use 0xDF00 to indicate MRC task failure

[Feature Description]
Change MRC task failure code to use 0xDFxx

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
All

Hsd-es-id: 22015755926
Original commit date: Fri Sep 23 16:08:34 2022 -0700
Change-Id: I4db813e5340cb879cd6ae86d01137eb6f6fdfb0e
Original commit hash: ea4177102c8ec2a6b51116639f2c3a45700ed281

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 0fb0fb15b3d695472bd5e541330ae520969f84d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.17

Hsd-es-id: N/A
Original commit date: Wed Dec 21 18:14:24 2022 -0800
Original commit hash: 7b7ad804d916d2dd169e42f250a69cdc51f14d29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2847c85117954bdc075199646ec94a13edd132b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Dimm1 failed Early Command Training when SAGV enabled

[Issue Description]
Early Command Training (ECT) is passing on SAGV point 0 but
failing on point 1
Dimm1Enabled being cleared when switching SAGV point

[Resolution]
Save Dimm1Enabled and IsAny2Dpc in MrcSaveStaticSpdData and restore
in MrcRestoreStaticSpdData

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012526065
Original commit date: Tue Dec 20 17:15:05 2022 +0800
Change-Id: I2db783aabd5b31dbdc6b0dfbcb38630b856302bf
Original commit hash: 7fd76337f62a3c4cb03ea05c2a30819a238ab333

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: 873954acd81bd7dab3b43cb7037f9b8db900303a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.16

Hsd-es-id: N/A
Original commit date: Wed Dec 21 17:48:00 2022 -0800
Original commit hash: 4fbae529d4ac2a1cf6017c98cf7488639429bec6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a8100f31cf4e4ef23ae35032ecb6aedd65c5819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Defaulting NMode to 2N for Standard Profile

[Feature Description]
Defaulting NMode to 2N for Standard Profile

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012518529
Original commit date: Thu Dec 15 13:35:55 2022 +0800
Change-Id: Ia7fcda99fd9fa132647a69e34e379494a7af86ed
Original commit hash: 2a1c6f7cc3a72d4dec00332d6d94a3656c02c2db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 97d91519a35e6694c5b721cc5df54de288a24375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.15

Hsd-es-id: N/A
Original commit date: Wed Dec 21 09:53:18 2022 -0800
Original commit hash: 7b6eec4d6217e44e38170a31614f7b49141f6681

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3dddb6aa072af41b5ca93e135c0c6aee24f5312 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:22:02 2023 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - Adding support for LPDDR5 2 static 4 toggle read preamble

[Feature Description]
Recent Circuit simulations show that the DQS RX is bandwidth limited and
that single-ended reciever is challenged with gain/bw at higher
frequency.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016060603
Original commit date: Fri Oct 28 14:40:55 2022 -0700
Change-Id: I6ce535dc002004a2f0bed7043b8eb5943dd73280
Original commit hash: 1f2d00e925aa793e1cfab31189d511b55035fbcc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 646a88c9f4abcfc0e0b3e24c2ade29c5e8081a12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.14

Hsd-es-id: N/A
Original commit date: Tue Dec 20 18:25:02 2022 -0800
Original commit hash: 7068c9bb7ede51a4ebabfcdbb2bdec84a231cac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e74ebe1bd10cdeced604ac9c5fb5971350a4bd1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update RcvEnStart for MTL-S

[Feature Description]
Need to push out RcvEnStart by 6 to pass Read Leveling Training
Step 1 for MTL-S

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012517173
Original commit date: Mon Dec 19 14:58:34 2022 +0800
Change-Id: I835d212383ae832f1cecfa2ea58e8d1f7188d78b
Original commit hash: 4298a0ea95757a4b14527c3e09e542ffa419ae79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: bc916813d0453a868ea2d9bd326d54c85191934d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.13

Hsd-es-id: N/A
Original commit date: Tue Dec 20 15:09:57 2022 -0800
Original commit hash: 9f2ce4d91fb227029cfb5c90c68de5e346f09dcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b1d66bc4824e3d6cfed1cf6b0123d02376977386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] C0 ip-version check for Mobile

[Feature Description]
MRC Phy and MC ip check needs to account for MTL-M/P C0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M/P

Hsd-es-id: 13010295583
Original commit date: Thu Nov 10 10:55:47 2022 -0800
Change-Id: I45c18b02eaef2fd5e863d93ef7825aee148a23d0
Original commit hash: c73d3cec4d324e45b4b33bdc4b1b0e09cf208b81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c

================================================================================ 
Commit: c5c89fa07988f147d4c4cde6843bd0b40daea4f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.12

Hsd-es-id: N/A
Original commit date: Mon Dec 19 17:58:37 2022 -0800
Original commit hash: cb331f3132d71d402b1ace735144f160e5d75d17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aacc617f83c50d8cdd70dce361dd029c229ed068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable Write Voltage Centering 2D Training
and change default frequency to 4000

[Feature Description]
1. Enable Write Voltage Centering 2D Training as part of
MRC Safe Mode Stage B enablement
2. Change the default frequency for MTL-S to 4000 G4

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012516963
Original commit date: Mon Dec 19 14:38:09 2022 +0800
Change-Id: I7a4ff62eebda0e31de82c32e618fc66c11833b09
Original commit hash: 0fe46f79b5a58e7b8c6b693a4f8e9bbe956d5239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 4aa55e285c411745d7eb640dffe453a0569bd669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:37 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.11

Hsd-es-id: N/A
Original commit date: Thu Dec 15 17:17:58 2022 -0800
Original commit hash: 3ee64ae6e89e7d77401ef988197c6d523cf324e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef5c80de8fc80c83e0c8bc2ad0c2179998abc5b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Early Command Training fails on CKD DIMM

[Issue Description]
CKD RW00 PLL Mode is not programmed causing ECT failed
on CKD DIMM

[Resolution]
Add MrcCalcCkdDimmPin to translate CkdDimm# based on Channel
and Rank

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012502121
Original commit date: Thu Dec 15 13:46:48 2022 +0800
Change-Id: Icd28566d00a82ae048a4ad683e012e35cc0abdc3
Original commit hash: 66d9d33463f976b9f88f05ed9bb7c0bafde45436

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: eb3b55c2fa2d57cd9ac0bb22a56b0395830a7ffe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.10

Hsd-es-id: N/A
Original commit date: Thu Dec 15 14:17:18 2022 -0800
Original commit hash: 1bc772b097af54f5dff91837d14b26ff0101cca1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24cf528810dae9e93b68aff42d1c80c3a56aa695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Reduce excessive IssueMPC printing in
MRC log

[Issue Description]
Outside of specific flows which are using IssueMPC for the first time
(MrcReset Task, ECT, etc), please remove the debug log printing of MPC
commands. It floods the BIOS log and reduces usability quality.

[Resolution]
Disable redundant IssueMpc cmds in the MrcPdaEnumeration function.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22016106600
Original commit date: Tue Nov 15 16:27:57 2022 -0700
Change-Id: I6d223bfde17ab0c4ec2f48c8acb39052e56a9224
Original commit hash: 304b67d6c9ecec3e666c9c7543eff34487ed9457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: bbe75026a6496b90366b1e2705595387df2a51a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.9

Hsd-es-id: N/A
Original commit date: Thu Dec 15 08:02:15 2022 -0800
Original commit hash: ee97088889efbeab58b444672452e6a46b3f4e63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4ef460e868535a81b38607f1a2b9df48f280b17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:20 2023 +0530 
-------------------------------------------------------------------------------- 
BDAT with 4 SAGV points + metadata from BDAT v4.0.9 spec for RMT+

[Feature Description]
Added gSsaBiosResults Guids for 4 SAGV points, and MRC to
execute BDAT training at each SAGV point.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL ALL

Hsd-es-id: 22016106845
Original commit date: Mon Oct 31 16:39:29 2022 -0700
Change-Id: I18fefe7e1949d48ab7a1cfb7739c7e09ffd461d7
Original commit hash: 14a7fc5aad389c78e0afb9159a3b7e2ef71ad1b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 960ffea63947c78df98e8ddbfb2dd6635b43bd8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.8

Hsd-es-id: N/A
Original commit date: Thu Dec 15 07:39:03 2022 -0800
Original commit hash: 1222a9396d2b4173504c706808b67669c9b0b650

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f1028c3896f7b53b9a719e19e0cf5e9adfa44915 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:13 2023 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - DDR5PLL MiscControl Settings for CKD

[Issue Description]
MRC is only using bit 0 of DDRSCRAM_CR_DDRMiscControl0.Ddr5Pll
but it has been expanded to 2 bits.

[Resolution]
Program Ddr5Pll to 0x3

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016283623
Original commit date: Thu Dec 8 12:44:42 2022 -0800
Change-Id: I23405b834c615fafc7be8886cd8e565d3282ec9a
Original commit hash: dc621996d58061e92608b3990e552c5d18fd78d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f7ae1d022b629b2b89f966f5f5ab325a09980d67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.7

Hsd-es-id: N/A
Original commit date: Wed Dec 14 18:21:59 2022 -0800
Original commit hash: 60b0740a9a61ae4e0ec037aecec45c5d77812ecb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5f8e1ceca4395e21e37f12f412d86f87f7eb533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Remove 2R Config WAs

[Feature Description]
Removal of these 3 changes for 2R WAs
1. tWRWRdg increased
2. ReadPreamble increased to 2S2T for 3200
3. RankMuxDelay settings cleared to zero

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5 M/P

Hsd-es-id: 22016310120
Original commit date: Tue Dec 13 15:35:40 2022 -0800
Change-Id: I7966c54d42e8fcbddf4c1cdd7ee0d106fc25b095
Original commit hash: 4a609d671a875126563b54964e77a37a4c0baf18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 33173d556025785fc520f4fa835c2587b65906b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.6

Hsd-es-id: N/A
Original commit date: Wed Dec 14 18:10:25 2022 -0800
Original commit hash: 24699500c2e8108083c0468f0d58050563dfba0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f131e8b81dbde4ff6534aff15183570708feef87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:21:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] Set ForceRx=0 for 2R

[Feature Description]
Clear ForceRxOn for all DDR5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL DDR5

Hsd-es-id: 22016310132
Original commit date: Tue Dec 13 16:02:34 2022 -0800
Change-Id: I89287b19e00190194cda262721f50df88f3afd93
Original commit hash: bdc53cc190b760dd2fb69b613a5c93aa830d572f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4e1dcce9c6cb0c85c8ca3747a7649cdf8dd878da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.5

Hsd-es-id: N/A
Original commit date: Wed Dec 14 16:24:57 2022 -0800
Original commit hash: e2a246319373e1a21173e33120a4d5c9a75133af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c42e8f4795149cf76b29dac81a48b052634e183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CmdV margins are always zero

[Issue Description]
CmdV margins are always zero in Check Margin for Retrain (RMC)

[Resolution]
When doing margining for cmdV and cmdT its only done for the first
byte. But in RMC flow when getting margins for cmdV and cmdT, it
checks for all bytes. The fix is to only check the results for the
first byte for cmdV and cmdT param.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016038368
Original commit date: Thu Nov 10 13:40:22 2022 -0800
Change-Id: I533565f20dbf6e20d1b77b00c8c64f505e75765f
Original commit hash: e6c5494d8c3eb25272b41fef78853d5dbbb69109

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 413898ef33292bb3acb749b82e6b4a6da1527c95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:49 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.4

Hsd-es-id: N/A
Original commit date: Wed Dec 14 11:59:07 2022 -0800
Original commit hash: 6472a93a1aa730e9951bed4d38939a8bc32a3828

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a935b81d55c4a8c08bea41002f5cf29130f28fd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:46 2023 +0530 
-------------------------------------------------------------------------------- 
[DDR5 LP5] Write Retraining Failure with DDR5 on Close MMRs

[Feature Description]
Write training failures with DDR5 on close MMRs to the same channel
and different ranks. To correct the failure increase the RDRD_dr
by 8 TCK.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
S M P

Hsd-es-id: 14018146766
Original commit date: Wed Dec 7 15:15:12 2022 -0700
Change-Id: I4fab6d6bbbda51f369bb851f8460ef026084c836
Original commit hash: ecda4ef408cd80c11d6bb0f1abdb769be9667c39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: c5d9a50cdfc37ea680fa0ebdcb6cd77b95488695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.3

Hsd-es-id: N/A
Original commit date: Fri Dec 9 21:42:05 2022 -0800
Original commit hash: ecf1c1539cc7712ec4bce83e153b05aaa8ac34e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88336da9f501f7caaee1ac4295521d623a257846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.7.2

Hsd-es-id: N/A
Original commit date: Fri Dec 9 19:30:48 2022 -0800
Original commit hash: 202c4689f2a6818103ddc66a54bd87aab69a422b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ded7eb9021e5ac25d0cbef8ff1d37cfa1fde41ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 998c66739dce3331c52b26399e7ada7d370695e3)

Fri Dec 9 19:41:17 2022 +0000
Original commit date: Fri Dec 9 19:41:17 2022 +0000
Original commit hash: e27b7a973a73a0a2fce74ddbd57b68850041c3e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27b6d630fc83ab54599ecd7632e9010a6c1a13ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:29 2023 +0530 
-------------------------------------------------------------------------------- 
CAC timing margining 1 tick less than max margin given.

[Issue Description]
CAC timing margining does not margin to the max margin given, but to 1
tick less. Thus, the max margin given to CAC timing needs to have +1
added relative to the data params.

[Resolution]
It was found that the conditionals for the left and right sweep were not
reaching the edges of the input given. The conditionals were changed to
allow the sweep to execute until the edges are reached.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All MTL

Hsd-es-id: 22016029330
Original commit date: Tue Dec 6 09:50:52 2022 -0700
Change-Id: I3a2dd95136657474003965f8c2e3e68da78a5b27
Original commit hash: 79bccc5a5985df13de013a05f0f800af31d1c9af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 6cb967ae71332ed2f90c926501ca3c98834e19f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:25 2023 +0530 
-------------------------------------------------------------------------------- 
Limit DQS ODT Park to 80 ohms to Prevent Random Failures in RcvEnable

[Feature Description]
[MTL-S MTL-M MTL-P | DDR5 LP5] Limit DQS ODT Park to 80 ohms to Prevent
Random Failures in RcvEnable Margining with BER

Package/Module: Intel/ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S M P

Hsd-es-id: 14018025122
Original commit date: Thu Dec 1 12:36:03 2022 -0700
Change-Id: Icf6aa7c04b9f88f67e70dfd60e40baba43eb09d7
Original commit hash: 3e259136731154e828e653b7317c1da2a81db0a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: a40a01c57ca077fb409bab9ee1cdfd00f8b43d05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.7.0

(cherry picked from commit 4bb081a5a5d4ce64de99773fd07f780a7ef23c31)

Fri Dec 9 03:35:04 2022 -0800
Original commit date: Fri Dec 9 03:35:04 2022 -0800
Original commit hash: ac6a22f1654af2a2e9b2c8a1f3cecdefa12a7c71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c01c04b2f0eade3fcca8fbd00cf36b6872388062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.6.0

(cherry picked from commit 433afd3d653d3c21d80a5885fe73b951e6ad58d0)

Fri Dec 9 03:32:59 2022 -0800
Original commit date: Fri Dec 9 03:32:59 2022 -0800
Original commit hash: a7d8ca71974e1183d55aac98db6d1ff7d2e4452f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 75e45b03c955a5884d4ed343080090c1a275dd33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 9e04547802a64ec95a3afdb0759080ede718ea4d)

Fri Dec 9 11:26:10 2022 +0000
Original commit date: Fri Dec 9 11:26:10 2022 +0000
Original commit hash: e60c5a257e67eeebff433cb060793f971ec1f3e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 156ccec68bc9ad326f90612a04718ce94b494685 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.26

(cherry picked from commit b31052f262b5819ac230836c6f67cfa225f6c6a7)

Fri Dec 9 01:33:29 2022 -0800
Original commit date: Fri Dec 9 01:33:29 2022 -0800
Original commit hash: 77a4c011c36796e7e8cc2f22b47a9c8142b75e96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 844de035e2e3b0f9ef1e8f84b9242d9077552437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.25

(cherry picked from commit 4da7d7a511d03485c2bad995550b1a555ec2d2f9)

Fri Dec 9 01:06:47 2022 -0800
Original commit date: Fri Dec 9 01:06:47 2022 -0800
Original commit hash: a7066a7d9a48f669ec0b2a70226a26d8c856ee0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92cd691e4b44b8824cd778f94eb885822b9e3f55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.24

(cherry picked from commit af51564a44bf52b279062aadcc2181afecf60baf)

Fri Dec 9 00:55:11 2022 -0800
Original commit date: Fri Dec 9 00:55:11 2022 -0800
Original commit hash: 3f2cfd99331b79b5158ba260e4d80caa210ae909

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38cd04ce8b7d5269ee8f7dd897bdbaddef4a357f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:20:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.23

(cherry picked from commit 03a1e3c7b6b8334847ab553a046cb717f4e0c6f3)

Fri Dec 9 00:52:18 2022 -0800
Original commit date: Fri Dec 9 00:52:18 2022 -0800
Original commit hash: 1ed484676e3d9d4991a3811fcf30fd2ccfab2be3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 63b96ecc48d9eefcc884731b3ef7ad762aab41a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:57 2023 +0530 
-------------------------------------------------------------------------------- 
Revert hot fix [MTL-P | LP5] Remove G2 from LP5 SAGV WP Config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Original commit date: Thu Dec 8 20:17:38 2022 -0800
Change-Id: I3b4970f285f7886072e494b8fa9b55471ad4c271
Original commit hash: 482434c57f2b77cd5c7d3c9377463d73785c0a97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: feea8b45b460c4e2277d0a59937bb6f5d151b119 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.22

(cherry picked from commit 98322f8c6c74b48995ed488fa372f5e8e5500297)

Fri Dec 9 00:50:41 2022 -0800
Original commit date: Fri Dec 9 00:50:41 2022 -0800
Original commit hash: 998197ddb6b0002681447e03b6623681a45c37ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c13875d98f8f732b1ad21f37d6d18a76cd86a80a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Remove G2 from LP5 SAGV WP Config

[Feature Description]
(1) MRC must configure the LP5 SAGV default work points to:
LP5 {WP0, WP1, WP2, WP3} = {3200-G4, 4267-G4, 4800-G4, 5600-G4}

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22016253794
Original commit date: Thu Dec 1 12:07:13 2022 -0800
Change-Id: Ia13ced24be6c8a5a5825af194479673c81e9d700
Original commit hash: 0a33f56d186d603510a6a681164962be93e0815d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fe939845689c12defb0c2ce04a85fac548d3ded4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e0bba6049e37deef5e933f732a3ec10a68a9db8e)

Fri Dec 9 05:23:20 2022 +0000
Original commit date: Fri Dec 9 05:23:20 2022 +0000
Original commit hash: 8a1c64c8d7ffbb66814bef1c5d31f482e0384ef4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c824b7c3fd1a6d32ca99b314e577b2803fd0bf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0f4a3f514e91a6175fd121c50f1a2b84f914edce)

Fri Dec 9 04:57:12 2022 +0000
Original commit date: Fri Dec 9 04:57:12 2022 +0000
Original commit hash: 3492848f7651492b72ebb7d8d4ad31c8aab5dbf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4615d6ea8d1526571a9e0ef568181e6faf6c10df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Early ReadMPR Timing Centering 2D fail on Dimm1 config

[Issue Description]
DIMM1 Byte Level delay for Receive Enable does not get programmed
due to Rank loop of MAX_RANK_IN_DIMM (2)

[Resolution]
Change Rank loop from MAX_RANK_IN_DIMM (2) to MAX_RANK_IN_CHANNEL (4)

Package/Module: Intel\ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012459334
Original commit date: Wed Dec 7 18:04:24 2022 +0800
Change-Id: Ib6725ff90725cf601874090b72799b49cfc16d1a
Original commit hash: 3b67bf04339c86ede50181f6a2f62ad26759d4eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 95b6fd04330158bf38cf3d5a211cb9d24d031b94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2bc6e282e3b33cad005a8f7583fac28ed8d39188)

Fri Dec 9 03:28:13 2022 +0000
Original commit date: Fri Dec 9 03:28:13 2022 +0000
Original commit hash: 99ff975effe3d09da76b9838d5e9653365244707

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e601d7e222ea71738fc34edac34556448162118d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:28 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] DQ Swizzle Training Fails for 2R DIMM

[Issue Description]
DQ Swizzle failed due to missing of the OdtIndex in code
causing 1R OdtTable being selected instead of 2R,
and hence causing the incorrect RttPark.

[Resolution]
Added OdtIndex into Ddr5DqOdtTable1DpcDtHaloRf5200 array

Additional Changes:
Corrected array size of Ddr5OdtTable2Dpc and Ddr5CccOdtTable2Dpc
Defined magic number of OdtTable array size

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012430424
Original commit date: Sun Dec 4 17:45:27 2022 +0800
Change-Id: I332cdb94dcae3b760528dff93dfd6c9ad1ed2626
Original commit hash: 94cf5ac65a7575e8979198c213cc933f6208ba25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: beda6c9126ce1d80b3fbe900c6b66ce0c31adcca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5e4f53938970696f204a95f7c5ef2d9e633712a2)

Fri Dec 9 02:50:50 2022 +0000
Original commit date: Fri Dec 9 02:50:50 2022 +0000
Original commit hash: 21f9ea42a74b40b88763bdffbe72c08fae0c00ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48e7a1b5c5155ae485a27528bdf2a96b4a9da54f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LPDDR5] CLK/WCK TCO Comp training causes
catastrophic MRC failure at 5600/6400

[Feature Description]
If the CLK/WCK duty cycle is changed, either by TCO comp or DCC params,
it changes the CLK/WCK edge. A JEDEC reset needs to be run if this
happens. The MrcWckTcoCompTraining, MrcDccLpddr5Wck,
MrcClkTcoCompTraining, and MrcDccDdr5Clk training steps will need this.
Request to also add a param option flag to call MrcResetSequence for any
training parameter that will need a JEDEC reset.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 14018025167
Original commit date: Tue Nov 29 15:22:46 2022 -0700
Change-Id: I0b4418c66e46d948d103ee909c55b893bd682618
Original commit hash: a2ab082c3334830575f00505558aab18df35c16a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 48eedf72bb865095d7cb84a67e4d7ed60e13e5fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7c12304af90a2a8f0034094b61ba597be1ae1e34)

Fri Dec 9 02:33:40 2022 +0000
Original commit date: Fri Dec 9 02:33:40 2022 +0000
Original commit hash: 75ec694de8e2f97f5a5e6064e32e4b61a7f27c44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48fb44d509587227bdd097b8ffb5e2c918af76b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5e6f82611101fcd96d75f3ee5ce67970d1350174)

Fri Dec 9 02:03:56 2022 +0000
Original commit date: Fri Dec 9 02:03:56 2022 +0000
Original commit hash: a460a536a66816f27c7ca9d7dea50f9c144898ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac273e7432f39bd73fc70c2cb105a6724f8a14ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:10 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Reduce Jedec Reset Stack Usage on Cold
Boot

[Feature Description]
Reduce the MrcResetSequence function stack usage on cold boot allocating
Generic MRS FSM Save \ Restore buffers on Fast Boot only.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016283356
Original commit date: Thu Dec 8 09:07:11 2022 -0800
Change-Id: Ie50048637b9bb01698e1caa5b2881369ca012675
Original commit hash: 5c14f5156bc76debaa58186e92bc722cfce14940

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 2eb883748ef4ef3b9baf393b87b69989f497cecc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:19:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8d2cdf8c847a17b04168c05184b2a11a4db10d81)

Fri Dec 9 01:49:33 2022 +0000
Original commit date: Fri Dec 9 01:49:33 2022 +0000
Original commit hash: 992295c691401c2f7ad38362dd637c3e3eda5a40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 137d01b6616936e66841338db9a2e5ff24a1b18f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 99f93454bc24e308800c47c012edd52073499951)

Thu Dec 8 17:40:56 2022 +0000
Original commit date: Thu Dec 8 17:40:56 2022 +0000
Original commit hash: 88c1977e321b83d350678c6f987fa30695d2cfa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11749dfc9fcb3ebbc900d09a5f5038c747bc49c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:53 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] RxVref Sweep Range Change

[Issue Description]
DDR5, mainly 1R, don't have enough rxvref sweep range in early 2D algos,
resulting in an MRC failure

[Resolution]
The sweep range for RxVref has been broadened from 2/3 to vddq to 1/3 to
vddq. Sweep range optimization can come later.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 22016260044
Original commit date: Fri Dec 2 10:07:30 2022 -0800
Change-Id: Iaeb8370d099abc454d7d394a8c6c6d13a668e43c
Original commit hash: a871016be215943924a1f79e0fb9cf0b26280b91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 33138ff45389f88fd8c5c76db565edee2424d4b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit bad25c98b8b6701fc3725d24d858cd97a54d69c5)

Thu Dec 8 05:01:36 2022 +0000
Original commit date: Thu Dec 8 05:01:36 2022 +0000
Original commit hash: 3ab9426b732525f5fee660b599cb24892a48ed24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aeca0c18faf298c5eea4358a42c237a8fc80f8e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Use PHY IP version for MTL Ax Mc Safe Mode
settings check

[Issue Description]
IsMcMbA0 input is not set when Mc Safe Mode Overrides are configured.

[Resolution]
Inputs IsMcMbA0 should change to use IsDdrIoMbA0 when checking for
IpVersion before setting McSafeMode values.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22016280001
Original commit date: Wed Dec 7 14:10:04 2022 -0800
Change-Id: I681bfa24460c68a2c48d7341a21d4d2c742c0b5f
Original commit hash: 2fe42656c30c4217b2f4fc821978a328396eb569

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3d04329c867d77ffa155dfda856a872be7e5b2ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2f4d6bee27959dd77dea80bcff85c3e5835f69cf)

Thu Dec 8 01:27:33 2022 +0000
Original commit date: Thu Dec 8 01:27:33 2022 +0000
Original commit hash: 1fff5ce508a19b7031b8b4a0d5290711cac0e766

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c07cca542c99bb86ac519706e6db8aa37f48819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Change datatrainfeedback requirement for LP5 G2
Ca Parity from 0 to <=1

[Feature Description]
Datatrainfeedback passing criteria for LP5 G2 Ca Parity needs to be
updated from 0 to <= 1. This is due to the fact that the MC/CPGC
schedules B2B commands during LP5 G2 Ca parity. Datatrainfeedback is
only expected to sample one command for every tADR by detecting only
1 toggle of CS. However, the MC is sending 2 toggles of CS during G2
resulting in datatrainfeedback always sampling a value of 1

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016280252
Original commit date: Wed Dec 7 14:01:38 2022 -0800
Change-Id: I013db766fc9a457284944ba93c3096eaa6487aa6
Original commit hash: 9b6c79b18881fa00da9744966eb819635355ed50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a9c151d37f8a598a1757aa4f0dd3235ac04d04b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c3377647e2da344c3a73121f071a7de5fec0be94)

Wed Dec 7 21:57:09 2022 +0000
Original commit date: Wed Dec 7 21:57:09 2022 +0000
Original commit hash: 317bde9dab5b5bdb464a339a657c03a82dc72a61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f02cf98b9c4d55c7085cebb9781d222625d39033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Correct the McChMask usage in
function Cpgc20UpdateBaseRepeatsForWholeRank and
MrcUpdateL2PAllsBanksMapping

[Feature Description]
This task is ported from RPL.
Correct the McChMask usage in function
Cpgc20UpdateBaseRepeatsForWholeRank and
MrcUpdateL2PAllsBanksMapping.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22016235460
Original commit date: Mon Dec 5 10:50:03 2022 -0800
Change-Id: I5ad6d3345a96350f41f41cfd8be5588a21b6b632
Original commit hash: 784407ec5a8d6409462623ae1db82f3b90770dcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h

================================================================================ 
Commit: 5ec3dcf7a38ad890e1e084871505b49c133de7e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 768f822ab6175eda5c02f3da90a1f82873e7b0bf)

Wed Dec 7 18:27:10 2022 +0000
Original commit date: Wed Dec 7 18:27:10 2022 +0000
Original commit hash: 1fa6138abf7e65db05203fa6d4fe86ec6e3eb14c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27f49c6b54b02313c149ae02c5cc2e89a8d4e2d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC LP5 needs to save/restore high
frequency qclk calibration value during frequency switch

[Feature Description]
Each LP5 high frequency point can have a unique qclk Calibration value
which is determined during switching the PLL. MRC needs to ensure to
save off each qclk calibration value per SAGV point and reuse that
value whenever switching the PLL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016274590
Original commit date: Tue Dec 6 14:28:21 2022 -0800
Change-Id: I422dcef624aa947c2477a1ece32f41a57df2135e
Original commit hash: 2f439a85d9e24869c8a2e3fa6c2d1f0b96210174

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: ae61e0fe3f5a3ed913cc8720f46a9c5e879cc6cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit f7d7669cbc1347c2e78e399d6bb824c5baa169a7)

Wed Dec 7 17:15:49 2022 +0000
Original commit date: Wed Dec 7 17:15:49 2022 +0000
Original commit hash: b2f457d51f77e6f636a33c9845c5ed61337e1c28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cbf43a648f55f9dd938e91d024c7e7e78922e861 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Update Read Leveling values for LPDDR5 DIMMS

[Feature Description]
Change offset for LPDDR DIMMS from 12 tCL to 8 tCL

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P M

Hsd-es-id: 22016175299
Original commit date: Wed Nov 16 16:04:42 2022 -0700
Change-Id: I80702d115b3207e760de454b70e007b56f609bf2
Original commit hash: 1fd97be0b01fc51d1a64d8a3adc055fa7a113e58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 54e631b0260ec58ab51d8dfa01a2f947759725af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ee348389e57bd2a4be1da58c1a8dc70a1d4e3147)

Wed Dec 7 03:19:52 2022 +0000
Original commit date: Wed Dec 7 03:19:52 2022 +0000
Original commit hash: 5af5122bf413e164dc65c9c8627c57a59094ab5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82603bb685d18f1ed612e355230e959ebba5e940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:05 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8d5b64a1522e7da887b03a4c24c1c759a77490c0)

Tue Dec 6 22:27:43 2022 +0000
Original commit date: Tue Dec 6 22:27:43 2022 +0000
Original commit hash: ff518d599a4512fc35a471ba2befe642a43d269f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f7d0acf918b484eac06248b7a7c25ae9948a12a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:18:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] PORT from ADL: Change PprEnable input
policy to only execute in MRC once when it is requested

[Feature Description]
- Adding dynamic setup option for PprEnable so that it is only run
once by MRC when the policy is requested by SaSetup.
- PprEnable input policy controls the execution of MRC's Memory
Testing and Post Package Repair sequence, but the PprEnable policy
should not be kept across multple boots.
- To reduce the impact of PprEnable on MRC execution, the Input
policy will only be used once when it is requested and on subsequent
boot flows, the PprEnable will not be set unless it is manually
requested again.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14017594923
Original commit date: Mon Sep 26 14:54:42 2022 -0700
Change-Id: Ic56c42a0204860ea217b66e74ab400045a5c116a
Original commit hash: b698290157882698a17220372719c605b5510db9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: b489834e546e162bed04e790d2b81fd20821b605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:58 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit a445c2d21c19deae7c5ccd37e43dfa80f6ea4264)

Tue Dec 6 00:26:58 2022 +0000
Original commit date: Tue Dec 6 00:26:58 2022 +0000
Original commit hash: 36fdc94732569e4e81eb3e1c6a0a51db4664f061

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21ffc0b804eb662b8205f7bcdc4b1d88650ba216 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MIO] [RPL-S] [DDR5] [Specification Change] tWPRE (Write Preamble)
/tWPST (Write Postamble) update

[Issue Description]
Serial log at 5600 MT/s: 0x08 means 2 tCK on Wr preamble settings
and 0.5 tCK. tWpre (wr preamble) was hardcoded as 2 nCK via
MrcGetWpre () , not supported on 5200 and above speed.
tWPST: Write postamble default was set to 0, means 0.5 tCK,
not support on 5200 and above.

[Resolution]
Ported changes from LNL shown in HSD comments.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22016005940
Original commit date: Wed Nov 2 13:36:41 2022 -0700
Change-Id: I3a9279f6d27b8fb7d18ac1d2800326a9b334f03a
Original commit hash: ee405fdae4c367c0712bbe505bcf547c541297fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 8d5b75b823ed0f2fc2748fd2cd535ed370ccc4b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 06a7016b6a0d41503773a0b570c7021ef6c92147)

Mon Dec 5 20:53:31 2022 +0000
Original commit date: Mon Dec 5 20:53:31 2022 +0000
Original commit hash: 058e92362eb9f10cebecf544eac99086d060c1d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8242bc58648fddb28134ec57fe602b09b7283ed2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5] MrcDccDdr5Clk and MrcClkTcoCompTraining
should be run before MrcCmdVoltageCentering

[Issue Description]
For DDR5 MrcDccDdr5Clk and MrcClkTcoCompTraining should be run
before MrcCmdVoltageCentering.

[Resolution]
Reorder training steps to run MrcClkTcoCompTraining and MrcDccDdr5Clk
steps before MrcCmdVoltageCentering.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 14018025197
Original commit date: Tue Nov 29 14:33:41 2022 -0700
Change-Id: If1328c33965f7d4e707230e06eebe6c9f69bb5d5
Original commit hash: 786eade7b83540f3f50542d94bb49a3961dd30bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: c11d4ec467b4cddd5d471d9e4c9661a4361bb2d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit cbd1f0248b917d2e007176daf36e0f5d494837f6)

Mon Dec 5 20:17:52 2022 +0000
Original commit date: Mon Dec 5 20:17:52 2022 +0000
Original commit hash: c8a049b1c48bdaee7fe69b7bdca2cddf10b30904

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff2ac460d6cce2cd58a8b6a4b8d4a52cd6c40b8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Read SPD byte 3 during fast boot

[Feature Description]
This task is ported from RPL.
Read SPD byte 3 during fast boot.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22016235450
Original commit date: Wed Nov 30 15:35:54 2022 -0800
Change-Id: I826eaa1b4d10d5a0be4935959a27f6654cf87e01
Original commit hash: b0e020a5896e01a49b127aa63c10746808014641

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: cf68c26f2ae67315012e0ea273cd4639cd936a70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 2b2287125428ee7b622724bda6bf358ec004bded)

Mon Dec 5 19:03:12 2022 +0000
Original commit date: Mon Dec 5 19:03:12 2022 +0000
Original commit hash: f08e06f499b436114eaa6982c90a36a873b17c34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6cf2e7f2bbea8dda9dc31b9fe14b3e71096d80a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:34 2023 +0530 
-------------------------------------------------------------------------------- 
MTL MRC - Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean.

[Feature Description]
Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean. It's only
for Txt Clean flow.
Clear the sticky scratchpad bit SSKPD_PCU_SKPD_MRC_RUNNING to indicate
that MRC is finished, so that we can run Fast flow on the next boot

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22016235444
Original commit date: Tue Nov 29 09:07:16 2022 -0800
Change-Id: Ie32872ed3146f13eb5bb867a01ec187643fd923c
Original commit hash: 35e273971ea3e0baf62aad64aecd6c23fbbf9610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 0c386670c738fd0aeba1f922aca5b4a11958fe58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5e7ee02f7d15af42620557cf8d4e724aef40090c)

Mon Dec 5 09:08:10 2022 +0000
Original commit date: Mon Dec 5 09:08:10 2022 +0000
Original commit hash: e7a0a49c6d69bc7adf1c18c309fbdfbd8c6e33bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5343851d87aa3ce6da14c26a94140c75961c6a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7256f4320328549aa2d5afcfe785276a31b63f11)

Sun Dec 4 09:48:20 2022 +0000
Original commit date: Sun Dec 4 09:48:20 2022 +0000
Original commit hash: 94b05db81d2d1d221dd8cbc4edc2a60f247d3d46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22be9bf1e683d795984a00ee3b41c0c274622cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Booting with ECC DIMM hit into
Early Read MPR Timing Centering 2D

[Issue Description]
ECC DIMM failing Early ReadMPR for MC0 due to incorrect
GaloisMprBitMask

[Resolution]
For MTL-S ECC Byte, map TestIdx 0-3 to bits 4-7 on the MC0 ECC byte
so that first 4 entries of GaloisMprBitMask are selected

Package/Module:
ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 15012392402
Original commit date: Mon Nov 28 13:43:08 2022 +0800
Change-Id: I9b9736907dfa699fb1a532c12a12d12dd750cb00
Original commit hash: df6949f7a8321cf39eecdd091975443990df707c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f483451d6027b3003ffce3509550ae9ff4fa5e5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.5.0

(cherry picked from commit ad68ce53e97499af6582bde026ddbcc44428e0da)

Sat Dec 3 12:37:38 2022 -0800
Original commit date: Sat Dec 3 12:37:38 2022 -0800
Original commit hash: df5bcbe7ff43862618e42b35fcd0d40557b19d39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1badc2351e4d783a2bd837189d35bab0c03eb66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.4.0

(cherry picked from commit da8055ad3077b4b54d17bafa163208e07bb572ff)

Sat Dec 3 12:34:13 2022 -0800
Original commit date: Sat Dec 3 12:34:13 2022 -0800
Original commit hash: 9540f560e78b2208264dc5f7356e86b82b2805bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef5096326294d02806f66a6d7acb8b5615c26654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.3.6

(cherry picked from commit bd41138a99347d2d0b6a6219e28a2cb6872bf79e)

Fri Dec 2 17:10:17 2022 -0800
Original commit date: Fri Dec 2 17:10:17 2022 -0800
Original commit hash: f63327c83d5509f7f453bfe5a151cafc11104f5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c593dc16d8f3b9bd65eb8b36db39fca6522cc3cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:07 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8a5fbe8c12a54c3e6e093050a26d45bd65ea1476)

Fri Dec 2 19:14:33 2022 +0000
Original commit date: Fri Dec 2 19:14:33 2022 +0000
Original commit hash: 5f57423818ad3ba58b334eb9998b02417ef31ceb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3c7c625c901f4758618affd4c0d62ac5ad2f3038 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:04 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Lp5 CaParity tests need to check datatrainfeedback
before Exiting CBT mode

[Issue Description]
If CBT mode is exited before reading datatrainfeedback for test results,
then a IoReset which occurs as part of CBT exit flow will clear
datatrainfeedback, resulting in reading back all 0's which is a false
pass

[Resolution]
For CaParity mode tests, MRC should enter CBT Mode, run Ca Parity Point
test, read datatrainfeedback, then exit CBT Mode. This will require
restructuring of code flow within MrcLinear1DSweep, MrcCmdPointTest,
and MrcGetBERMargin.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016237982
Original commit date: Tue Nov 29 11:08:05 2022 -0800
Change-Id: Ida1efb44f79621de0584825cdcacf511b64a70e7
Original commit hash: 5971a0860af5db009a29a09f4cfcbd3018616192

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 18dc0a9bce979032efc9c7ea0a0ab9ed3920393d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:17:00 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 1e119ecc23022a4fcb0ac07066bb98586f1ab11a)

Fri Dec 2 17:59:48 2022 +0000
Original commit date: Fri Dec 2 17:59:48 2022 +0000
Original commit hash: be5e11b4404756649dc2cc9325ef9df600144c18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2cb72d6bbf7e4fe312e2dd8a4f80f7f339a4d604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 temperature derating max value should be raised
to 8 to support 8533 MT/s

[Feature Description]
MC register MC0_CH0_CR_TC_PRE_derating_ext max value should be
increased to support up to 8533 MT/s. Also the register should be
programmed in terms of Wck.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016243216
Original commit date: Tue Nov 29 16:18:15 2022 -0800
Change-Id: Iac95c0347f7fbcb85db1435fd2e7c3e429604a84
Original commit hash: d74be7f7dc23d27e05ef86bd5845b5317c64ed38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 4e14730a5d1c7be011f8487f114cb55825feff45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b8a8d21484bece1b83b4794646a55ea05aa749b7)

Mon Nov 28 23:16:37 2022 +0000
Original commit date: Mon Nov 28 23:16:37 2022 +0000
Original commit hash: bb8cd454c53c4ca34945cc292f002bc4917d7a41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7bca05b16ef4569115b6143e63438f3c11a8cd4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 x16 Ca Parity needs to ignore upper byte
results

[Issue Description]
LP5 x16 Ca parity is not ignoring upper byte results in Linear1DSweep

[Resolution]
Add a check within MrcCaParityMcChBitErrorStatus() to only read
datatrainfeedback results for bytes that return CBT feedback. This will
exclude upper bytes on a LP5 x16 device

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22016218460
Original commit date: Wed Nov 23 13:42:20 2022 -0800
Change-Id: I7ae9333ef1023c4fcda48534e2fe6b97c548856a
Original commit hash: 6ea1c838076cc55e8c0209fbb26ab7526a17f084

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 95531867d2f3b8d76fa79c005e70dee92dc15cc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit d6909db9733287a001d039e20b50e45376f879ec)

Mon Nov 28 15:32:37 2022 +0000
Original commit date: Mon Nov 28 15:32:37 2022 +0000
Original commit hash: 8665c683aa4378b68d3946b4a523dead430a44fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1573b74f225ba09f4d5066e4eaf4e76c70ebb0ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL MRC] Port CPGC IncRate Override value

[Issue Description]
Multi-rank CPGC test is not stressing all the participating ranks.
For example, RDVC with 2R-2R only runs stress on the first 2 ranks
instead of all 4. This causes wrong margin results and incorrect
centering.

[Resolution]
Ported changes to PatCtl.IncRate in MrcCommon.c

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 22016134317
Original commit date: Wed Nov 23 09:26:40 2022 -0800
Change-Id: I192963e0afcb52c9c6c2e7b6e98a17585af8668b
Original commit hash: 236e7ef125875ccc31af6026d877fbe9e3bdec4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 2883aa00cb2f619f5ba8e60f40aa35f815e8093f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.3.1

Original commit date: Wed Nov 23 11:13:57 2022 -0800
Change-Id: I4c1e8ea1797ced6096adfffbe980199734ba5ce0
Original commit hash: 1921d6e570fd748bf7362b49a2c6ad5962882805

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af98b6a63085b70d6874233f02359c6838b2be96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:34 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M]BIOS log level input parameter not working

[Issue Description]
(1)Changing the BIOS debug message level impacts the MRC debug output.
(2)Changing MRC Serial Debug Message level knob has no impact
on MRC debug output.

[Resolution]
(1)Updated Print level severity in SaDebugPrint routine to highest.
(2)Added suppress settings based on Serial Debug Messages knob.
(3)Updated CMOS override for debug level.

Package/Module: MemoryInit

[Impacted Platform]
All

Hsd-es-id: 22015504757
Original commit date: Thu Sep 8 12:52:22 2022 +0530
Change-Id: Ida0ffb5bd161b50f3f74a61f57bc77b11811847c
Original commit hash: 01458705c309b3f0f8fc3d16ef940300877a8d9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
MeteorLakePlatSamplePkg/Setup/StatusCodeSetup.hfr

================================================================================ 
Commit: 829c6172c3c6f2ec92311f8ed9381cbaa88b8d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:16:30 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.3.0

Original commit date: Tue Nov 22 20:52:24 2022 -0800
Change-Id: I19442a9ed8b82beb60d46e918119aafe656d26d1
Original commit hash: 94bc6ccb7a4f22a309be73762c8ac89059f15873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 75e36f029300bd22cfa755cdea2294d794edb344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:58 2023 +0530 
-------------------------------------------------------------------------------- 
Yellow bang observed in PCIe/USB4 after S4

[Issue Description]
BIOS access unreferenced ports in ACPI

[Resolution]
BIOS to add the reference check before access

Package/Module:
SocCommonSsdt

[Impacted Platform]
ALL

Hsd-es-id: 15012542790
Original commit date: Tue Jan 17 11:48:07 2023 +0530
Change-Id: I9a19c5b8a3d43ab83e14076cd1c927535f639963
Original commit hash: ed16db539e89bb447d79b48c5f7e04cc25014cab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Soc/SocCommonSsdt.asl

================================================================================ 
Commit: c91a804cf21ebc1cbd204f042da89a402983de0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:55 2023 +0530 
-------------------------------------------------------------------------------- 
Align reference code defaults with setup menu - PCIe

[Feature Description]
This commit aligns silicon reference code default settings of PCIe
rootports with the setup default configuration.
Additionally, added COMPARE_AND_UPDATE_POLICY in missing places.

Package/Module: MeteorLakePlatSamplePkg/PeiPolicyUpdateLib

[Impacted Platform]
MTL

Hsd-es-id: 18026371913
Original commit date: Wed Jan 11 14:33:58 2023 +0100
Change-Id: I9af3b52db317d88afcd78a349c78af61bf19cd3e
Original commit hash: 23b38575f359ce0d149e7e63965739cef6a70fd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MtlSocPolicyLib/PeiMtlSocPolicyLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 28b61921502b5f12408f9038f2dff4bf393905b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:35 2023 +0530 
-------------------------------------------------------------------------------- 
Optimize code logic for thermal feature

[Feature Description]
Refine the code regarding to the feature that BIOS shall move
all CPU PM and VR related configuration to pre-MRC phase-III,
Optimize code logic for thermal feature.

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012653543
Original commit date: Mon Jan 16 15:52:22 2023 +0800
Change-Id: I088cdd349f3fa065ddf6f9c6da7098d7c4b55413
Original commit hash: cefb5e5fd93bfbf37461d38ed4948255961e9210

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c

================================================================================ 
Commit: 3daa2bb628c382b4b987e2ef1da5e51d6e04a1af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:31 2023 +0530 
-------------------------------------------------------------------------------- 
Move InitRatl/ConfigurePl4Boost to CpuPowerDeliveryInit.c

[Feature Description]
Refine the code regarding to the feature that BIOS shall move
all CPU PM and VR related configuration to pre-MRC phase-III,
Move InitRatl/ConfigurePl4Boost to CpuPowerDeliveryInit.c

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012653543
Original commit date: Mon Jan 16 11:35:23 2023 +0800
Change-Id: I076974bba08cebae5e747eb9a95c3c1a5c377a84
Original commit hash: 758f6e7bd05fd50eed985eff4d47df3345abc986

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/CpuPowerDeliveryInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c

================================================================================ 
Commit: 103fc94ec89225c7ff44b6b6056413cfa6f47121 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:28 2023 +0530 
-------------------------------------------------------------------------------- 
Gen 1 Short L0s hit into De-skew buffer full

[Issue Description]
SKPOS detected after EIOS on some lanes.

[Resolution]
Set these register to larger value

Package/Module: PCIe

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012595678
Original commit date: Fri Jan 6 18:49:29 2023 +0530
Change-Id: I69d86931c72889f31082b9f892b65b575f5fca1f
Original commit hash: 0a49ec0b3c1bfadcda6ee5a487955809786b3e96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 76abee56d5e5b1f4c190ece35074c4d9a7132160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:21 2023 +0530 
-------------------------------------------------------------------------------- 
Request to toggle LTRen in _OFF method for non LTR capable devices

[Feature Description]
BIOS to toggle LTREN based on LTR override

Package/Module:
IpBlock/PcieRp

[Impacted Platform]
LNL-M

Hsd-es-id: 16019375576
Original commit date: Tue Jan 10 11:52:14 2023 +0530
Change-Id: Ib5cd3a38b5cfb0e59e2149d016dea0168be2fdb4
Original commit hash: b0b2dcbea97e1e606159fc94c4e408661b20e983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PcieCommon.asl

================================================================================ 
Commit: 53b1d2eafda13461b31356c8c6b1bae0cb45934f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:18 2023 +0530 
-------------------------------------------------------------------------------- 
Add V/F legacy and selection (per points) mode support for NGU domain.

[Feature Description]
Add V/F legacy and selection (per points) mode support for NGU domain.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016153234
Original commit date: Tue Jan 17 11:34:16 2023 +0800
Change-Id: I3ed09ebad2f4cd0df552084aa8a38e090310e07f
Original commit hash: 0030f3e65e0b92d20395f76a31217ceaa5bde2e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/OcPlatformLib.h
ClientOneSiliconPkg/Include/OcDataHob.h
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni
MeteorLakePlatSamplePkg/Setup/OverClockSetupCpuSelectionMode.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetupMemSSSelectionMode.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetupNguSelectionMode.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetupRingSelectionMode.hfr
MeteorLakePlatSamplePkg/Setup/OverClockStringPool.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 40b06b451e6c1eb8c49cc65f6d4835a2156e1701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:15:11 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Toggle LTRen in _OFF method in TcssItbtPcieRp.asl

[Feature Description]
Toggle LTRen in _OFF method in TcssItbtPcieRp.asl

Package/Module:
ClientOneSiliconPkg/IpBlock/Tcss

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012601284
Original commit date: Mon Jan 9 14:20:03 2023 +0800
Change-Id: Idd9c5623cae9b51321b1f10a7c9cc630b002a639
Original commit hash: 578243d5258f58572efd61adb8726dc070b28f6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: a8c8dee8b8d284a8874f5603b9d0263bb1c53d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:14:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3031_00

Hsd-es-id: N/A
Original commit date: Mon Jan 16 20:30:57 2023 -0800
Original commit hash: a84d0fda9dfba1e81dd347db098e8f84eb7111e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d28399b29614eb568687df98e8a740a2cd29a209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:14:51 2023 +0530 
-------------------------------------------------------------------------------- 
Add PCIe and PCH perf markers

[Feature Description]
Add additional performance markers to measure PCIe and PCH
responsiveness

Package/Module:
ClientOneSiliconPkg\Fru\MtlPch\LibraryPrivate\PeiMtlPchInitLib\
ClientOneSiliconPkg\IpBlock\PcieRp\LibraryPrivate\PeiPcieSipInitLib\

[Impacted Platform]
MTL

Hsd-es-id: 22016491636
Original commit date: Wed Jan 11 00:27:48 2023 -0800
Change-Id: I3dca0e8fdf0e4152eb89687b94f2e3d5bcda6887
Original commit hash: 5e11de590809b6772f1c7c29170eecdf352a17f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: 103d14b503fe0ae3379d39f0716cdc5bcbc4df6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:14:41 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS support for DLVR PG mode.

[Feature Description]
Support enabling DLVR PG mode.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22016238308
Original commit date: Mon Jan 16 17:58:25 2023 +0800
Change-Id: Ideb07f9d83b24abcd230a6d7fddac480a25bc43d
Original commit hash: d09284b5c4398e39a582d38f003b21b82f79c82c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 682701c9e918a9b4b615d4d425d41585a7af10c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:14:32 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Add I2C post code support for non-port80 use case"

This reverts commit 1758609327b3aafe01d1501411cb87c44d6be891.

Hsd-es-id: 1509151821
Original commit date: Thu Jan 12 22:28:56 2023 +0530
Change-Id: Iba8767b7eb29c2c59957509904f6b0cb3e9f81af
Original commit hash: 5cee13191e9601059367871777a51c9437eccdf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeFspPkg/FspPkgPcdShare.dsc
MeteorLakeFspPkg/FspPkgPcdUpdate.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: f5c64360b7b6533dc1247bdaea6a8abdcf68ee58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:06:09 2023 +0530 
-------------------------------------------------------------------------------- 
Removal of deadcode in Retrieve Mac address from PSS chip.

[Issue Description] or [Feature Description]
Dead code to be removed from
Intel/MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
under function WriteEepromImage.

[Resolution]
Dead code removed from
Intel/MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
under function WriteEepromImage.

Package/Module: Features/MacUpdate/GbeFwUpdateHw

[Impacted Platform]
MTL

Hsd-es-id: 16018012204
Original commit date: Mon Jan 16 12:52:47 2023 +0530
Change-Id: I56e967fdbef36fb31d77ab2f9bf9cd57fa1037c5
Original commit hash: aa8272d5e56106f33b8693f9a23e4d823a380b12

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c

================================================================================ 
Commit: 00589cb00201c97f9189a163d8eb520f22a589a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:06:06 2023 +0530 
-------------------------------------------------------------------------------- 
Wake from DeepS4 via RTC win
API (uses WADT in platform)is failing

[Issue Description]
1.Pch Wadt En bit was not programmed.
2.And Timer was getting programmed in
SOC WADT timers(AC/DC).

[Resolution]
1.Pch wadt en bit is set in boot time.
2.Timers are offloaded under pch scope for
Desktop platforms.

Package/Module:BoardPkg

[Impacted Platform]
S

Hsd-es-id: 16019318764
Original commit date: Fri Jan 13 11:08:37 2023 +0530
Change-Id: Ief5bfb81b67ac968dceb81dba9e8bbaf8c66264d
Original commit hash: e14c90f66e8dfbb35ee2af5abfa5c7749908db81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Pch/PchGpeSsdt.asl
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: 7233cfbb4fa63d8a86dc6c86ce7a004383e4e700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:05:34 2023 +0530 
-------------------------------------------------------------------------------- 
Fix PEI enumerator legacy devices resources

[Issue Description]
PEI PCIe enumerator code is not assigning resources to integrated
devices that are legacy PCI devices.

[Resolution]
Redone statement that is checking against device type to not skip
legacy devices in enumeration process.

Package/Module: ClientOneSiliconPkg/PcieRp

[Impacted Platform]
MTL-S

Hsd-es-id: 18026613392
Original commit date: Fri Jan 13 12:17:52 2023 +0100
Change-Id: I93bcdb82b2f14cfb4ae56f51ff00f1639d44fcb4
Original commit hash: 30374554d568d531482e57b053c48652a2cf4d36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c

================================================================================ 
Commit: 5a03fe1a2ea52a2f6ad1ebfe24838f525432420f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:05:22 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3027_00

Hsd-es-id: N/A
Original commit date: Sun Jan 15 20:33:09 2023 -0800
Original commit hash: 0da3bd78740da3d2571b18a19d0be29bee64b28f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9e888573a00969e78b5544e4769938062ac89d0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:05:19 2023 +0530 
-------------------------------------------------------------------------------- 
fix code quality issues

[Issue Description]
code quality issues

[Resolution].
fixing code quality issues

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019287754
Original commit date: Tue Jan 10 16:05:01 2023 +0530
Change-Id: I42d2f0f3c52630fce31a7a7feedcaddb73bf1036
Original commit hash: de1d6c32be00029145a197dcefd71021cf5fdc46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c

================================================================================ 
Commit: 9b596e93e078a6e3016886bd39788bc9a8d3403b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:04:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3026_00

Hsd-es-id: N/A
Original commit date: Sat Jan 14 20:31:08 2023 -0800
Original commit hash: d9fa71aa129f249b2cf213e468723bc580122672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4783fd6a163bb78d8b73362ab8ccb706bd4f132d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:04:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3025_01

Hsd-es-id: N/A
Original commit date: Fri Jan 13 20:31:20 2023 -0800
Original commit hash: 9a9f848ba14125465eed980525723a4abfa51a40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 053310181e4270f3d534fc9c398b53ba397dfe44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:04:32 2023 +0530 
-------------------------------------------------------------------------------- 
Publish ACM version through FVI

[Feature Description]
With the introduction of Acm Version Information table, ACM version is
not reported as part of Acm Info table. Instead ACM version is reported
as part of new Acm Version Info table.

Package/Module: TxtPeiLib

[Impacted Platform]
ALL

Hsd-es-id: 14018133006
Original commit date: Wed Dec 21 20:43:37 2022 -0800
Change-Id: I10c70d0e540392894ada2445085fcc43054404ec
Original commit hash: bd01373463668c972d465945d02c503b99d0aca1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/IncludePrivate/Library/TxtPeiLib.h
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPeiLib.c

================================================================================ 
Commit: 630583aadfaf31e82181c7b3f01d832620a82028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 16:00:10 2023 +0530 
-------------------------------------------------------------------------------- 
MTL S UDIMM 1DPC RVP - Support new FAB IDs

[Feature Description]
Add FAB2 (FabId=1) to MTL S UDIMM 1DPC RVP SKUID list

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL S

Hsd-es-id: 16018684691
Original commit date: Thu Jan 12 17:47:27 2023 -0800
Change-Id: I9d859e711731e57e070ef3a183e652c9fbce572f
Original commit hash: b3b6e9a7f87957dbd5ab78edda1df5fd0f66e420

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 12081070fe144e410304b1d53ea9d356b13e8da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:59 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3025_00

Hsd-es-id: N/A
Original commit date: Fri Jan 13 09:56:19 2023 -0800
Original commit hash: b2e2489ba3148a7a52e34cef7a2c9adb271a9f95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 34f9fcbcd180402b3a2d3ca10036f13d56f26c16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:41 2023 +0530 
-------------------------------------------------------------------------------- 
MTL PCH PCIe BWG mismatches

[Issue Description]
There are several programming mismatches in PCH PCIe RPs according
to PCIe BWG.

[Resolution]
Fixed mismatches. Added fields to PCIe config to control certain
functionallities from FRU layer.

Package/Module: ClientOneSiliconPkg/PcieRp

[Impacted Platform]
MTL-S

Hsd-es-id: 15012607317
Original commit date: Thu Jan 12 14:23:02 2023 +0100
Change-Id: I8601ef6b26f1217f3bd902d93064261af7d40ee6
Original commit hash: ab2618c9100f11c559189e5a8d50b53d291ba5df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c8a5f213315deb4231475d967bc8c00109c5c6a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:33 2023 +0530 
-------------------------------------------------------------------------------- 
Bios shall update postcode according actual usage

[Feature Description]
Current usage of PostCode shall be updated as actual utilization.
Since several CPU PM related functions moved to PreMem, it should
also update Md/header file which records PostCode.

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
MTL/LNL

Hsd-es-id: 15012628717
Original commit date: Thu Jan 12 17:14:29 2023 +0800
Change-Id: Ic1a18e490fc86f2ef3379655ce1cbc1465496c25
Original commit hash: 083387a71d0e7e9d296d05dfd103f8d56c998706

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c

================================================================================ 
Commit: 6a0ddbf8b7def76993f7f0bc76e77befd91d1edd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:31 2023 +0530 
-------------------------------------------------------------------------------- 
Clean up debug domain unused code/feature

[Feature Description]
Remove below functions which are obsolete.
1. PmcConfigS0ixPolicies ()
2. Is2wireDciOobConnected (), Is4wireDciOobConnected ()
3. IsDciKeepEarlyTraceSupported ()
4. Gpio2WireDciOobSetting ()

Package/Module:
ClientOneSiliconPkg/

[Impacted Platform]
ALL

Hsd-es-id: 16019117565
Original commit date: Fri Jan 13 15:20:10 2023 +0800
Change-Id: I8dfd252171885c703c9495d6d1bf47b489b2fcc1
Original commit hash: 61e01b510f06a0fc5b4196fe3b2959724b71f9e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiDciSocLib/PeiDciSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiDciSocLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/DciPrivateLib.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: f9465c0ea400c90976100de96f12d9e7247b2741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:20 2023 +0530 
-------------------------------------------------------------------------------- 
Refine the code regarding to moving CpuPM Phase-III

[Feature Description]
Refine the code regarding to the feature that BIOS shall move
all CPU PM and VR related configuration to pre-MRC phase-III,
it will deprecated Fru APIs used for CpuPowerDeliveryConfig,
which includes Print Policy/Config Block and so on.

Package/Module:
ClientOneSiliconPkg/CpuPowerManagement

[Impacted Platform]
All

Hsd-es-id: 15012627246
Original commit date: Thu Jan 12 12:34:54 2023 +0800
Change-Id: I076974bba08cebae5e747eb9a95c3c1a5c377a84
Original commit hash: 8be80434ef219269930a0bf4b0645f5e331a6d5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/Library/CpuPowerManagementPolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtInit.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtPreResetCpl.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 91b654a84d9dc03aa031e12ea04fe68d8e9b45c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:59:17 2023 +0530 
-------------------------------------------------------------------------------- 
BWG mismatches found between PCIe config utility.

[Issue Description]
These issues were found by PCIe config utility tool.

[Resolution]
RW/O bit was getting written twice, hence it was not getting updated.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22016475022
Original commit date: Fri Jan 13 10:41:42 2023 +0530
Change-Id: Ia6cbcc51437095d63c5b6780004b2a3bb84b64b0
Original commit hash: 05ede66afcbc02927cd66622e311cf92bf7e22f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 208c5e8dc987aa5f337cd0cf4c300da7dd171525 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:44 2023 +0530 
-------------------------------------------------------------------------------- 
BIOS shall configure the VR parameters as per VR Spec

[Feature Description]
BIOS code update for VR spec update in WW01'23

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 16016575099
Original commit date: Wed Jan 4 14:41:21 2023 +0530
Change-Id: I1a30a07c437d2778c3409a331918bbfacd67e1c7
Original commit hash: 59435d8d569aec5c77074ad23ff8c946e2dacd69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPowerMgmt.h

================================================================================ 
Commit: 27abf6e22351c6d88aa20c3dc389bf3479a0076d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:34 2023 +0530 
-------------------------------------------------------------------------------- 
[PCIe] Implement BWG Version 2.11 & 2.12

[Feature Description]
Implement BWG Version 2.11 & 2.12 for PCIe

Package/Module:
PCIe

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15012595693
Original commit date: Thu Dec 15 12:35:33 2022 +0530
Change-Id: I2f777720afc8f62b99da03a304664ea6858894f4
Original commit hash: 19c88524cd445a009029d003590b85872a817333

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c307dd08066b7f951cbe74cd07f9a675b8fc91fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:30 2023 +0530 
-------------------------------------------------------------------------------- 
[DMI]Implement BWG Version 2.11 & 2.12

[Feature Description]
Implement BWG changes for DMI as per 2.11 & 2.12

Package/Module:
DMI

[Impacted Platform]
MTL-S

Hsd-es-id: 16019335341
Original commit date: Wed Jan 4 18:22:58 2023 +0530
Change-Id: I40e4cc8d88e21e4a064ed67bbbd04ba5e6d65b90
Original commit hash: a3f32671ea7ed93ca359a45139bf84b2d130f006

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr

================================================================================ 
Commit: a707d6430c2f08656fe4209139d55b2ff751397c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:21 2023 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2][PART 1] Remove GpioLib (GpioV1) dependency
from LibraryPrivate files

[Issue Description]
Some parts of the code base still depends on GpioLib.
GpioLib (GpioV1) is deprecated and longer supported.

[Resolution]
Remove any dependency on GpioLib
- Added missing GPE to Gpio Group mapping values for GPIO
and PMC module.
- Added missing GPIOV2_PAD_GROUP defines in LNL gpio
topology.
- Added GetGlobalGroupIndex to GpioV2Services

Package/Module:
GPIOV2, GpioLib

[Impacted Platform]
LNL

Hsd-es-id: 18025654625
Original commit date: Thu Dec 1 09:07:38 2022 +0100
Change-Id: I551cd5216012f16879dd5c1371141aaa166d2b9c
Original commit hash: fa82d31edee5257ad2485a41bae139b4acf28ca5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: a66e4ea5ba549c7976fe5dc52d57979b365bd0b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:15 2023 +0530 
-------------------------------------------------------------------------------- 
Gen 3 fail on PXPB (only trained to Gen1)

[Issue Description]
Specific port registers are not programming

[Resolution]
Update port registers programming flow

Package/Module:
IpBlock/PcieRp

[Impacted Platform]
MTL

Hsd-es-id: 15012623742
Original commit date: Thu Jan 12 15:36:48 2023 +0530
Change-Id: I43b52d0981e07536f8c22cb2df5da18fcd734669
Original commit hash: 725850f5b2be7427ec0b0b83153ccb30cba9d387

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 53e408f4d9503c3ef1ff9a171bf40a5ffc807dcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:06 2023 +0530 
-------------------------------------------------------------------------------- 
Separate Build for RPMC

[Issue Description]
There is no Separate Build for RPMC

[Resolution]
Created Separate Build for RPMC

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019358418
Original commit date: Mon Jan 9 15:02:36 2023 +0530
Change-Id: I127bab23cea81cce649f1ab2bca817531fdf4656
Original commit hash: 82dad818366a4660d67580ab53afa87be19af20d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: e662c223c6a801b5653efc2179224e3510b40319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:27:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P][CSLP2] Update WW50.2 GC (Intel BIOS version 2473)
cause Lan Device name been changed

[Issue Description] or [Feature Description]
The TouchScreen on I2C0 project board will stop
working once GbeFwUpdateDxe driver has accessed PSS chip.
a mechanism to enhance to skip GbeFwUpdateDxe
driver from build time.

[Resolution]
A Pcd option to enable/disable function supporting.
PcdGbeFwUpdateEnable is defined to control the
GbeFwUpdateSupport.

Package/Module: Features/MacUpdate/GbeFwUpdate

[Impacted Platform]
MTL

Hsd-es-id: 15012596133
Original commit date: Thu Jan 12 18:33:55 2023 +0530
Change-Id: I781a7f7c27c688d0e99bbd4dd4fe8bef624e29c7
Original commit hash: fe1d7bcb36a72fe27a7520c0584df5fa6310daa8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdate.inf

================================================================================ 
Commit: 36f031e99add96075e6e3187509d7f59d2626907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:57 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3024_02

Hsd-es-id: N/A
Original commit date: Thu Jan 12 20:31:38 2023 -0800
Original commit hash: ce131352a7143c432bd52f4d066c7d7ecd8ae5de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d1ffb52f258be99a4bccc0f8be44245a8379c887 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:40 2023 +0530 
-------------------------------------------------------------------------------- 
[OC] Hide per-core HT Disable functionality as per the hyper threading
support for the core.

[Feature Description]
Detect if hyper threding is supported for the core and accordingly
either expose or hide the Per-Core HT disable control in overcloking
menu.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S

Hsd-es-id: 22016448566
Original commit date: Tue Jan 10 21:33:18 2023 -0800
Change-Id: I72965a11d49a8068ee0ff8276a63229610de7f8f
Original commit hash: 0aabd5b7a605b18618e6aa7810caac130d353bcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf

================================================================================ 
Commit: 6b3dce3c75359e3db61b6bdaaa8bb8314631f55d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:34 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Skip some PMC commands not supported in emulated platform."

[Issue Description]
There is a WA will skip two PMC commands and wrong added in LNL
This reverts commit 279e9f067221aeaf7949a27690981a9d8eed43b1.

[Resolution]
Remove this WA in LNL

Package/Module: ClientOneSiliconPkg/IpBlock/Pmc/

[Impacted Platform]
LNL-M

Hsd-es-id: 15012635314
Original commit date: Wed Jan 11 16:08:56 2023 +0800
Change-Id: I9cd97ef5deea082b0dc5e5cfda818afe365321ab
Original commit hash: fa7a6367217284707bf6d49294793946e6caf60b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 6f4def049c82d7b0d7dbc6b9f505ee8575e1f4ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:31 2023 +0530 
-------------------------------------------------------------------------------- 
[EC] Fix incorrect data transfer of EcTcssLib APIs

[Issue Description]
UsbcRetimerCompliancePDMessage would transfer 1 byte
data with 0x1F command to EC FW. The API doesn't
transfer the data correct.

[Resolution]
Initialize the Data8 buffer with Data pointer.

Package/Module:
EcFeaturePkg/BaseEcTcssLib

[Impacted Platform]
ALL.

Hsd-es-id: 15012625620
Original commit date: Wed Jan 11 14:09:48 2023 +0800
Change-Id: Idcf2ce11b6de2ccbc5ad47ca8a8ea82c83280896
Original commit hash: b6f4df07ce92055a8fd1efe0aac8ffcd308a2a4a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c

================================================================================ 
Commit: 6cea67571025c6bdc07cc0bd8bcc00a194f383aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:27 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily Daily Updating Version/ID: MeteorLake_3024_01

Hsd-es-id: N/A
Original commit date: Thu Jan 12 16:26:29 2023 -0800
Original commit hash: c2c0a43467612f749dbbff7e1e4f399f0fba8056

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5fb4506a7133e9df6e11a98b6a8f436870836511 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:22 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-S]:BIOS Settings are back to default after reset

[Issue Description]
BIOS Settings are back to default after reset

[Resolution]
Simics/PMC is not supporting PWRMBASE

Package/Module: PeiDxeSmmPmcPrivateLib

[Impacted Platform]
S

Hsd-es-id: 16019394912
Original commit date: Thu Jan 12 08:54:59 2023 -0800
Change-Id: I4853a727ab05b84e26fae768d420a7d93f10fae9
Original commit hash: 54438b4c6c162349a78ed4eb0dc69ff2f5992162

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 438ee158cc52d1d2cf6fdc6ae5279d37739eb53b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:26:08 2023 +0530 
-------------------------------------------------------------------------------- 
Enable PS_ON support on supported platform

[Issue Description]
ATX Shutdown (PS_ON) option is not present for supported platforms.

[Resolution]
Enable PS_ON support for supported platforms.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16019316201
Original commit date: Mon Jan 9 11:32:59 2023 +0530
Change-Id: I05a60e6e5912d2fc2ab7ac88eb5e89c59e166c7d
Original commit hash: dd6ab6e83f6ecaecbf21f2802a13f7c36f3c3958

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLibCommon.c

================================================================================ 
Commit: 68480ad75e85eb89ed38fa07dae80070da4852c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:59 2023 +0530 
-------------------------------------------------------------------------------- 
MTL-P: PXPB not responding to resetprep message

[Feature Description]
resetprep programming should be done for disable rootports also.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL all

Hsd-es-id: 16019354671
Original commit date: Mon Jan 9 17:23:16 2023 +0530
Change-Id: I3426567e77c75fd973ccbcdb84799f20b41935ad
Original commit hash: c369908277aef0c56603386e4ac61f356ae8a9c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: ba813185bf7d7a4b01b33aa03af47ada8c655dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:43 2023 +0530 
-------------------------------------------------------------------------------- 
Fixing invalid access to eSPI PCI Config space

[Issue Description]
During SEC phase when there is call to PchCycleDecodingLib to set IO
Enables it's also checking eSPI devices for their decoding enables.
In SEC those registers access is outside of available CF8 access which
only supports up to 0x100 offsets. This results in ASSERT being thrown
even before UART gets initialized which looks like platform hang.

[Resolution]
Change API calls to PchCycleDecodingLib to only modify eSPI CS0 register
of IO Decode Enable and not check other eSPI devices.
This limits access to supported max offset of 0x100 during early boot.

Package/Module:
LunarLakeBoardPkg/SiliconInitLib
LunarLakeBoardPkg/BasePlatformHookLib
ClientOneSiliconPkg/Fsp/SecSerialPortInitLib
Features/SecFspWrapperPlatformSecLib

[Impacted Platform]
LNL

Hsd-es-id: 15012408801
Original commit date: Tue Jan 10 17:32:54 2023 +0100
Original commit hash: 74f9d85886eb7333fd45a9a67706c5894842257c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLib.c

================================================================================ 
Commit: 480a5b19dd35d9eea5e2f8f0abc6e713af435a69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:36 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_01"

This reverts commit 6b1c90c454e5b961045dc507e0218a7fa932bfa0.

Original commit date: Thu Jan 19 14:59:53 2023 +0530
Change-Id: Iafd9372a538e9e5c519a70833a54e4e442f7fab0
Original commit hash: e05856ebd1ea416ac5d9555ab19de9b942935f0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 87388a2a20942c443953337ff99e338665fdf3ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:33 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_01

Hsd-es-id: N/A
Original commit date: Thu Jan 19 00:40:37 2023 -0800
Original commit hash: 6b1c90c454e5b961045dc507e0218a7fa932bfa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 34701190f2f0b76ad0bba8aa4428db53001baaca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:30 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Minor version revert in program branch."

This reverts commit 28e541f3e04a098b4cdc41fdd2b095255c122023.

Wed Jan 18 18:07:15 2023 +0530
Original commit date: Wed Jan 18 18:07:15 2023 +0530
Original commit hash: 9bde9a1c023dad584c4be42d3f5a29719c8e7d1d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: caeeffdfc5f81c2f98ec3bb9ed89d4c19703f8b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:27 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Add I2C post code support for non-port80 use case""

This reverts commit 564a16ebe59afa9f6e5948f03da7072f60d5a0b5.

Wed Jan 18 18:07:11 2023 +0530
Original commit date: Wed Jan 18 18:07:11 2023 +0530
Original commit hash: 40fa5cd42ec098f146c06d2637653b46b70c3332

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeFspPkg/FspPkgPcdShare.dsc
MeteorLakeFspPkg/FspPkgPcdUpdate.dsc
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 309a5f49b550fbabe565dc61a8522f1d6ac9e8ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:24 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "MTL-P: PXPB not responding to resetprep message"

This reverts commit 6a91993a2d61e7cae73d560153a38a9bb81db190.

Wed Jan 18 18:07:06 2023 +0530
Original commit date: Wed Jan 18 18:07:06 2023 +0530
Original commit hash: fb7cc5154dc9dd19ae43e4a480aeb78dd7829474

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 1e7c9e6604c9117edf9f9fe46aa5548a8b1fcdc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:21 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_80"

This reverts commit a574d1a20806bc6f04926574d6ca4857faace411.

Wed Jan 18 18:07:01 2023 +0530
Original commit date: Wed Jan 18 18:07:01 2023 +0530
Original commit hash: e9070c859b3bf23d19fc5611063e6f1e4ae15d9c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 738d047407e0f8378d635dae00acadf23f734030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:18 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "Separate Build for RPMC"

This reverts commit 1db2a3d6f3e4ae7794fa6c0611173af68e3f5497.

Wed Jan 18 18:06:57 2023 +0530
Original commit date: Wed Jan 18 18:06:57 2023 +0530
Original commit hash: 6579d9195acb3e2e68838adf1027ec8750fb77e5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: c3dd1c800406944290b246c744d11b23d047b552 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:15 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_81"

This reverts commit 08d77983c6217cab9ff6511fe428679eba9b7905.

Wed Jan 18 18:06:49 2023 +0530
Original commit date: Wed Jan 18 18:06:49 2023 +0530
Original commit hash: 3b66ac6f7f25adc404a89aeff58bc359bc0ca490

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8e9c4e8c8d5194b86d5a1fa160e85cf0549af044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:12 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_81

Hsd-es-id: N/A
Original commit date: Fri Jan 13 01:30:14 2023 -0800
Original commit hash: 08d77983c6217cab9ff6511fe428679eba9b7905

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 88cd2458af8cf48ec7fc98b939718d6496fec98c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:25:09 2023 +0530 
-------------------------------------------------------------------------------- 
Separate Build for RPMC

[Issue Description]
There is no Separate Build for RPMC

[Resolution]
Created Separate Build for RPMC

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16019358418
Original commit date: Mon Jan 9 15:02:36 2023 +0530
Change-Id: I127bab23cea81cce649f1ab2bca817531fdf4656
Original commit hash: 1db2a3d6f3e4ae7794fa6c0611173af68e3f5497

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: d1e4f68900f185ec3b984de82b34a1be0ee51fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 23 15:24:03 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3024_80

Hsd-es-id: N/A
Original commit date: Thu Jan 12 10:23:05 2023 -0800
Original commit hash: a574d1a20806bc6f04926574d6ca4857faace411

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
