// Seed: 2012709806
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8
    , id_11,
    input id_9,
    output id_10
);
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3
);
  assign id_5 = id_1 - id_7;
  logic id_11;
  always @(id_2 or posedge 1'b0 > id_9) begin
    id_5 <= 1'd0;
  end
endmodule
