!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
&	test/packagesV2/Subprograms.vhd	/^  function "&" (x : ApFloat; y : ApFloat) return ApFloat is$/;"	f
&	test/packagesV2/Subprograms.vhd	/^  function "&" (x : ApInt; y : ApInt) return ApInt is$/;"	f
AddSubCell	test/operatorsV2/ieee754/UnsignedAdderSubtractor.vhd	/^entity AddSubCell  is$/;"	e
AddrArray	test/memory_subsystem/unordered/register_bank.vhd	/^  type AddrArray is array (natural range <>) of std_logic_vector(addr_width-1 downto 0);$/;"	t
All_Entries_Same	test/packagesV2/Utilities.vhd	/^  function All_Entries_Same ( x : NaturalArray) return boolean is$/;"	f
AndReduce	test/packagesV2/Subprograms.vhd	/^  function AndReduce(x: BooleanArray) return boolean is$/;"	f
AndReduce	test/packagesV2/Subprograms.vhd	/^  function AndReduce(x: std_logic_vector) return std_logic is$/;"	f
ApFloat	test/packagesV2/Types.vhd	/^  type ApFloat is array(integer range <>) of std_logic;$/;"	t
ApFloatAdd_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatAdd_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatArray	test/packagesV2/Types.vhd	/^  type ApFloatArray is array(integer range <>, integer range <>) of std_logic;$/;"	t
ApFloatMul_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatMul_proc (l : in float; r : in float; result : out std_logic_vector) is$/;"	p
ApFloatOeq_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatOeq_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatOge_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatOge_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatOgt_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatOgt_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatOle_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatOle_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatOlt_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatOlt_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatOne_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatOne_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatOrd_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatOrd_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatResize_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatResize_proc (l : in float;$/;"	p
ApFloatSub_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatSub_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatToApIntSigned_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatToApIntSigned_proc (l : in float; result : out std_logic_vector) is					$/;"	p
ApFloatToApIntUnsigned_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatToApIntUnsigned_proc (l : in float; result : out std_logic_vector) is					$/;"	p
ApFloatUeq_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatUeq_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatUge_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatUge_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatUgt_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatUgt_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatUle_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatUle_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatUlt_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatUlt_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatUne_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatUne_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatUno_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApFloatUno_proc (l : in float; r : in float; result : out std_logic_vector) is					$/;"	p
ApFloatZero	test/packagesV2/Subprograms.vhd	/^  function ApFloatZero( characteristic,mantissa: integer) return ApFloat is$/;"	f
ApInt	test/packagesV2/Types.vhd	/^  type ApInt is array(integer range <>) of std_logic;$/;"	t
ApIntASHR_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntASHR_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntAdd_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntAdd_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntAnd_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntAnd_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntArray	test/packagesV2/Types.vhd	/^  type ApIntArray is array(integer range <>, integer range <>) of std_logic;$/;"	t
ApIntEq_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntEq_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntLSHR_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntLSHR_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntMul_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntMul_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntNe_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntNe_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntNot_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntNot_proc (l : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntOr_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntOr_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntSHL_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntSHL_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntSge_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntSge_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntSgt_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntSgt_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntSle_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntSle_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntSlt_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntSlt_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntSub_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntSub_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntToApFloatSigned_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApIntToApFloatSigned_proc (l : in std_logic_vector;$/;"	p
ApIntToApFloatUnsigned_proc	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure ApIntToApFloatUnsigned_proc (l : in std_logic_vector;$/;"	p
ApIntToApIntSigned_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntToApIntSigned_proc (l : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntToApIntUnsigned_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntToApIntUnsigned_proc (l : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntUge_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntUge_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntUgt_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntUgt_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntUle_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntUle_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntUlt_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntUlt_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntXor_proc	test/packagesV2/OperatorPackage.vhd	/^  procedure ApIntXor_proc (l : in std_logic_vector; r : in std_logic_vector; result : out std_logic_vector) is					$/;"	p
ApIntZero	test/packagesV2/Subprograms.vhd	/^  function ApIntZero( l: integer) return ApInt is$/;"	f
Args	main.py	/^  class Args: pass $/;"	c
BUG_NetworkML_500	debug/bugs.py	/^BUG_NetworkML_500 = False$/;"	v
BankArrayControlArray	test/memory_subsystem/common/memory_bank_base.vhd	/^  type BankArrayControlArray is array (0 to bank_array_height-1, 0 to bank_array_width -1) of std_logic;$/;"	t
BankArrayDataArray	test/memory_subsystem/common/memory_bank_base.vhd	/^  type BankArrayDataArray is array (0 to bank_array_height-1, 0 to bank_array_width -1) of std_logic_vector(g_base_bank_data_width-1 downto 0);$/;"	t
BankControlArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankControlArray is array(natural range <>) of std_logic_vector(number_of_banks-1 downto 0);$/;"	t
BankDataArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankDataArray is array(natural range <>) of std_logic_vector(number_of_banks*(data_width+tag_width)-1 downto 0);$/;"	t
BankMemAddressArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankMemAddressArray is array (natural range <>) of std_logic_vector(bank_addr_width-1 downto 0);$/;"	t
BankMemDataArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankMemDataArray is array (natural range <>) of std_logic_vector(data_width-1 downto 0);$/;"	t
BankMemLoadTagArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankMemLoadTagArray is array (natural range <>) of std_logic_vector((tag_width+c_load_port_id_width+time_stamp_width)-1 downto 0);$/;"	t
BankMemStorePortIdArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankMemStorePortIdArray is array(natural range <>) of std_logic_vector(c_store_port_id_width-1 downto 0);$/;"	t
BankMemStoreTagArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankMemStoreTagArray is array (natural range <>) of std_logic_vector((tag_width+c_store_port_id_width+time_stamp_width)-1 downto 0);$/;"	t
BankMemTagArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankMemTagArray is array (natural range <>) of std_logic_vector(tag_width-1 downto 0);$/;"	t
BankStorePortIdArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankStorePortIdArray is array(natural range <>) of std_logic_vector(number_of_banks*c_store_port_id_width-1 downto 0);$/;"	t
BankTagArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankTagArray is array(natural range <>) of std_logic_vector(number_of_banks*tag_width-1 downto 0);$/;"	t
BankTimestampArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type BankTimestampArray is array(natural range <>) of std_logic_vector(number_of_banks*time_stamp_width-1 downto 0);$/;"	t
Bank_Match	test/packagesV2/mem_function_pack.vhd	/^  function Bank_Match(BANK: natural;$/;"	f
BaseComponents	test/packagesV2/BaseComponents.vhd	/^package BaseComponents is$/;"	P
BinaryEncoder	test/operatorsV2/base/BinaryEncoder.vhd	/^entity BinaryEncoder is$/;"	e
BooleanArray	test/packagesV2/Types.vhd	/^  type BooleanArray is array(integer range <>) of boolean;$/;"	t
BranchBase	test/operatorsV2/base/BranchBase.vhd	/^entity BranchBase is$/;"	e
BuildFracMasks	test/operatorsV2/ieee754/GenericFloatingPointAdderSubtractor.vhd	/^  function BuildFracMasks(width: natural) return FracMaskArray is$/;"	f
Build_Data	test/operatorsV2/testbenches/PortTB.vhd	/^    function Build_Data(tmp_addr: in Data2D) return std_logic_vector is$/;"	f
Build_Data	test/operatorsV2/testbenches/SplitOperatorSharedTB.vhd	/^    function Build_Data(tmp_addr: in Data2D) return StdLogicArray2D is$/;"	f
BypassRegister	test/operatorsV2/base/BypassRegister.vhd	/^entity BypassRegister is$/;"	e
CWORD	test/operatorsV2/ieee754/UnsignedAdderSubtractor.vhd	/^  type CWORD is array (natural range <>) of unsigned(chunk_width-1 downto 0);$/;"	t
Calculate_Group_Left_Ids	test/packagesV2/merge_functions.vhd	/^  function Calculate_Group_Left_Ids ($/;"	f
Calculate_Group_Right_Ids	test/packagesV2/merge_functions.vhd	/^  function Calculate_Group_Right_Ids ($/;"	f
Calculate_Group_Sizes	test/packagesV2/merge_functions.vhd	/^  function Calculate_Group_Sizes ($/;"	f
CallArbiter	test/operatorsV2/obsolete/CallArbiter.vhd	/^entity CallArbiter is$/;"	e
CallArbiterNoInArgs	test/operatorsV2/obsolete/CallArbiterNoInArgs.vhd	/^entity CallArbiterNoInArgs is$/;"	e
CallArbiterNoInargsNoOutargs	test/operatorsV2/obsolete/CallArbiterNoInargsNoOutargs.vhd	/^entity CallArbiterNoInargsNoOutargs is$/;"	e
CallArbiterNoOutArgs	test/operatorsV2/obsolete/CallArbiterNoOutArgs.vhd	/^entity CallArbiterNoOutArgs is$/;"	e
CallArbiterUnitary	test/operatorsV2/obsolete/CallArbiterUnitary.vhd	/^entity CallArbiterUnitary is$/;"	e
CallArbiterUnitaryNoInargs	test/operatorsV2/obsolete/CallArbiterUnitaryNoInargs.vhd	/^entity CallArbiterUnitaryNoInargs is$/;"	e
CallArbiterUnitaryNoInargsNoOutargs	test/operatorsV2/obsolete/CallArbiterUnitaryNoInargsNoOutargs.vhd	/^entity CallArbiterUnitaryNoInargsNoOutargs is$/;"	e
CallArbiterUnitaryNoOutargs	test/operatorsV2/obsolete/CallArbiterUnitaryNoOutargs.vhd	/^entity CallArbiterUnitaryNoOutargs is$/;"	e
CallMediator	test/operatorsV2/obsolete/CallMediator.vhd	/^entity CallMediator is$/;"	e
CallStateType	test/operatorsV2/base/SplitCallArbiter.vhd	/^   type CallStateType is (idle, busy);$/;"	t
CallStateType	test/operatorsV2/base/SplitCallArbiterNoInArgsNoOutArgs.vhd	/^   type CallStateType is (idle, busy);$/;"	t
CallStateType	test/operatorsV2/base/SplitCallArbiterNoInargs.vhd	/^   type CallStateType is (idle, busy);$/;"	t
CallStateType	test/operatorsV2/base/SplitCallArbiterNoOutArgs.vhd	/^   type CallStateType is (idle, busy);$/;"	t
Ceil	test/packagesV2/Utilities.vhd	/^  function Ceil ($/;"	f
Ceil_Log	test/packagesV2/mem_function_pack.vhd	/^  function Ceil_Log ( x: natural; base: natural ) return natural is$/;"	f
Ceil_Log2	test/packagesV2/Utilities.vhd	/^  function Ceil_Log2$/;"	f
Ceil_Log2	test/packagesV2/mem_function_pack.vhd	/^  function Ceil_Log2 ( x: natural) return natural is$/;"	f
Ceiling	test/packagesV2/mem_function_pack.vhd	/^  function Ceiling ($/;"	f
CombinationalMux	test/memory_subsystem/unordered/CombinationalMux.vhd	/^entity CombinationalMux is$/;"	e
Components	test/packagesV2/Components.vhd	/^package Components is$/;"	P
Convert_SLV_To_Hex_String	test/packagesV2/Utilities.vhd	/^  function Convert_SLV_To_Hex_String(val : std_logic_vector) return STRING is$/;"	f
Convert_SLV_To_String	test/packagesV2/Utilities.vhd	/^  function Convert_SLV_To_String(val : std_logic_vector) return STRING is$/;"	f
Convert_To_String	test/packagesV2/Utilities.vhd	/^  function Convert_To_String(val : integer) return STRING is$/;"	f
Convert_To_String	test/packagesV2/mem_function_pack.vhd	/^  function Convert_To_String(val : NATURAL) return STRING is$/;"	f
Convert_To_String	test/packagesV2/mem_function_pack.vhd	/^  function Convert_To_String(val : std_logic_vector) return STRING is$/;"	f
DArray	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^	type DArray is array (natural range <>) of unsigned(operand_width-1 downto 0);$/;"	t
DEBUG	debug/debug.py	/^DEBUG = HEADER$/;"	v
Data2D	test/operatorsV2/testbenches/PortTB.vhd	/^    type   Data2D is array(natural range <>) of std_logic_vector(data_width-1 downto 0);$/;"	t
Data2D	test/operatorsV2/testbenches/SplitOperatorSharedTB.vhd	/^    type   Data2D is array(natural range <>) of std_logic_vector(input_data_width-1 downto 0);$/;"	t
DataArray	test/memory_subsystem/common/mem_shift_repeater.vhd	/^  type DataArray is array (natural range <>) of std_logic_vector(g_data_width-1 downto 0);$/;"	t
DataArray	test/memory_subsystem/unordered/register_bank.vhd	/^  type DataArray is array (natural range <>) of std_logic_vector(data_width-1 downto 0);$/;"	t
DelayCell	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^entity DelayCell is$/;"	e
Digit_To_Char	test/packagesV2/Utilities.vhd	/^  function Digit_To_Char(val: integer) return character is$/;"	f
DoublePrecisionMultiplier	test/operatorsV2/ieee754/DoublePrecisionMultiplier.vhd	/^entity DoublePrecisionMultiplier is$/;"	e
ENDC	debug/debug.py	/^ENDC = '\\033[0m'$/;"	v
ERR	debug/debug.py	/^    ERR = ERR$/;"	v
ERR	debug/debug.py	/^ERR = '\\033[31m'$/;"	v
ERROR	debug/debug.py	/^ERROR = ERR$/;"	v
Extract	test/packagesV2/Subprograms.vhd	/^  function Extract( x : StdLogicArray2D;  idx : integer) return std_logic_vector is$/;"	f
Extract	test/packagesV2/Subprograms.vhd	/^  function Extract( x: ApFloatArray;  idx: integer) return ApFloat is$/;"	f
Extract	test/packagesV2/Subprograms.vhd	/^  function Extract( x: ApIntArray;  idx: integer) return ApInt is$/;"	f
Extract	test/packagesV2/Subprograms.vhd	/^  procedure Extract(source: in std_logic_vector; index: in integer; target: out std_logic_vector) is$/;"	p
FSMState	test/control-path/loop_terminator.vhdl	/^  type FSMState is (idle, pending_continue, pending_exit);$/;"	t
FifoTest	test/operatorsV2/testbenches/FifoTB.vhd	/^entity FifoTest is$/;"	e
FloatOperatorPackage	test/packagesV2/FloatOperatorPackage.vhd	/^package FloatOperatorPackage is$/;"	P
FloatOperatorPackage	test/packagesV2/FloatOperatorPackage.vhd	/^package body FloatOperatorPackage is$/;"	P
Float_To_SLV	test/packagesV2/Subprograms.vhd	/^  function Float_To_SLV (x: float) return std_logic_vector is$/;"	f
FracMaskArray	test/operatorsV2/ieee754/GenericFloatingPointAdderSubtractor.vhd	/^  type FracMaskArray is array (natural range <> ) of unsigned(fractl_1'length-1 downto 0);$/;"	t
GenericCombinationalOperator	test/operatorsV2/base/GenericCombinationalOperator.vhd	/^entity GenericCombinationalOperator is$/;"	e
GenericFloatingPointAdderSubtractor	test/operatorsV2/ieee754/GenericFloatingPointAdderSubtractor.vhd	/^entity GenericFloatingPointAdderSubtractor is$/;"	e
GenericFloatingPointMultiplier	test/operatorsV2/ieee754/GenericFloatingPointMultiplier.vhd	/^entity GenericFloatingPointMultiplier is$/;"	e
GenericFloatingPointNormalizer	test/operatorsV2/ieee754/GenericFloatingPointNormalizer.vhd	/^entity GenericFloatingPointNormalizer is$/;"	e
GuardInterface	test/operatorsV2/base/GuardInterface.vhd	/^entity GuardInterface is$/;"	e
H	test/control-path/join.vhdl	/^  constant H: integer := preds'high;$/;"	c
H	test/control-path/join_with_input.vhdl	/^  constant H: integer := preds'high;$/;"	c
H	test/control-path/marked_join.vhdl	/^  constant H: integer := preds'high;$/;"	c
HEADER	debug/debug.py	/^HEADER = '\\033[95m'$/;"	v
INFO	debug/debug.py	/^INFO = OKBLUE$/;"	v
IPWArray	test/operatorsV2/base/InputPort.vhd	/^  type   IPWArray is array(integer range <>) of std_logic_vector(data_width-1 downto 0);$/;"	t
IPWArray	test/operatorsV2/base/InputPortLevel.vhd	/^  type IPWArray is array(integer range <>) of std_logic_vector(data_width-1 downto 0);$/;"	t
IStdLogicVector	test/packagesV2/Types.vhd	/^  type IStdLogicVector is array (integer range <>) of std_logic; -- note: integer range$/;"	t
InMatchingFSMState	test/operatorsV2/base/SynchToASynchReadInterface.vhd	/^  type InMatchingFSMState is (idle,waiting);$/;"	t
Incr	test/operatorsV2/base/QueueBase.vhd	/^  function Incr(x: integer; M: integer) return integer is$/;"	f
Incr	test/operatorsV2/base/SynchFifo.vhd	/^  function Incr(x: integer; M: integer) return integer is$/;"	f
Incr	test/operatorsV2/base/SynchLifo.vhd	/^  function Incr(x: integer; M: integer) return integer is$/;"	f
IncrementSLV	test/packagesV2/mem_function_pack.vhd	/^  function IncrementSLV(constant x : std_logic_vector) return std_logic_vector$/;"	f
InputMuxBase	test/operatorsV2/base/InputMuxBase.vhd	/^entity InputMuxBase is$/;"	e
InputMuxBaseNoData	test/operatorsV2/base/InputMuxBaseNoData.vhd	/^entity InputMuxBaseNoData is$/;"	e
InputPort	test/operatorsV2/base/InputPort.vhd	/^entity InputPort is$/;"	e
InputPortLevel	test/operatorsV2/base/InputPortLevel.vhd	/^entity InputPortLevel is$/;"	e
InputPortLevelNoData	test/operatorsV2/base/InputPortLevelNoData.vhd	/^entity InputPortLevelNoData is$/;"	e
InputPortNoData	test/operatorsV2/base/InputPortNoData.vhd	/^entity InputPortNoData is$/;"	e
Insert	test/packagesV2/Subprograms.vhd	/^  procedure Insert(target: out std_logic_vector; index: in integer; source: in std_logic_vector) is$/;"	p
Insert	test/packagesV2/Subprograms.vhd	/^  procedure Insert(x: out ApFloatArray; idx: in integer; w: in ApFloat ) is$/;"	p
Insert	test/packagesV2/Subprograms.vhd	/^  procedure Insert(x: out ApIntArray; idx: in integer; w: in ApInt ) is$/;"	p
Insert	test/packagesV2/Subprograms.vhd	/^  procedure Insert(x: out StdLogicArray2D; idx: in integer; w: in std_logic_vector ) is$/;"	p
IntegerArray	test/packagesV2/Types.vhd	/^  type IntegerArray is array(integer range <>) of integer;$/;"	t
Is01	test/memory_subsystem/test/mem_test_block.vhd	/^  function Is01 ($/;"	f
Is01	test/memory_subsystem/test/unordered_mem_test_block.vhd	/^  function Is01 ($/;"	f
IsGreaterThan	test/packagesV2/mem_function_pack.vhd	/^  function IsGreaterThan(x, y: std_logic_vector) return boolean is$/;"	f
Is_At_Most_One_Hot	test/packagesV2/Utilities.vhd	/^  function Is_At_Most_One_Hot(x: BooleanArray) return Boolean is$/;"	f
L	test/control-path/join.vhdl	/^  constant L: integer := preds'low;$/;"	c
L	test/control-path/join_with_input.vhdl	/^  constant L: integer := preds'low;$/;"	c
L	test/control-path/marked_join.vhdl	/^  constant L: integer := preds'low;$/;"	c
L2PState	test/control-path/level_to_pulse.vhdl	/^  type L2PState is (idle,waiting);$/;"	t
Left_Index	test/packagesV2/merge_functions.vhd	/^  function Left_Index ($/;"	f
LoadCompleteShared	test/operatorsV2/base/LoadCompleteShared.vhd	/^entity LoadCompleteShared is$/;"	e
LoadControlArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type LoadControlArray is array(0 to number_of_banks-1) of std_logic_vector(num_loads-1 downto 0);$/;"	t
LoadDataArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type LoadDataArray is array (natural range <>) of std_logic_vector(data_width-1 downto 0);$/;"	t
LoadDataTagArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type LoadDataTagArray is array (natural range <>) of std_logic_vector(data_width+tag_width-1 downto 0);$/;"	t
LoadDemergeArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type LoadDemergeArray is array(0 to number_of_banks-1) of std_logic_vector(num_loads*c_load_demerge_data_width-1 downto 0);$/;"	t
LoadMergeArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type LoadMergeArray is array(0 to number_of_banks-1) of std_logic_vector(num_loads*c_load_merge_data_width-1 downto 0);$/;"	t
LoadPortIdArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type LoadPortIdArray is array (natural range <>) of std_logic_vector(c_load_port_id_width-1 downto 0);$/;"	t
LoadPortIdArray	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^  type LoadPortIdArray is array (natural range <>) of std_logic_vector(c_load_port_id_width-1 downto 0);$/;"	t
LoadPortIdGen	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  function LoadPortIdGen ($/;"	f
LoadPortIdGen	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^  function LoadPortIdGen ($/;"	f
LoadRepeaterData	test/memory_subsystem/strictly_ordered/memory_subsystem.vhd	/^  type LoadRepeaterData is array (natural range <> ) of std_logic_vector(time_stamp_width+addr_width+tag_width - 1 downto 0);$/;"	t
LoadRepeaterData	test/memory_subsystem/strictly_ordered/ordered_memory_subsystem.vhd	/^  type LoadRepeaterData is array (natural range <> ) of std_logic_vector(time_stamp_width+addr_width+tag_width - 1 downto 0);$/;"	t
LoadReqShared	test/operatorsV2/base/LoadReqShared.vhd	/^entity LoadReqShared is$/;"	e
LogCPEvent	test/packagesV2/Utilities.vhd	/^  procedure LogCPEvent ($/;"	p
LogMemRead	test/packagesV2/Utilities.vhd	/^  procedure LogMemRead ($/;"	p
LogMemWrite	test/packagesV2/Utilities.vhd	/^  procedure LogMemWrite ($/;"	p
LogOperation	test/packagesV2/Utilities.vhd	/^  procedure LogOperation($/;"	p
LogPipeRead	test/packagesV2/Utilities.vhd	/^  procedure LogPipeRead ($/;"	p
LogPipeWrite	test/packagesV2/Utilities.vhd	/^  procedure LogPipeWrite ($/;"	p
MH	test/control-path/marked_join.vhdl	/^  constant MH: integer := marked_preds'high;$/;"	c
ML	test/control-path/marked_join.vhdl	/^  constant ML: integer := marked_preds'low;  $/;"	c
Max	test/packagesV2/Utilities.vhd	/^  function Max$/;"	f
Maximum	test/packagesV2/Utilities.vhd	/^  function Maximum(x,y: integer)   return integer is$/;"	f
Maximum	test/packagesV2/mem_function_pack.vhd	/^  function Maximum(x: integer; y: integer) return integer is$/;"	f
MemArray	test/memory_subsystem/common/base_bank.vhd	/^  type MemArray is array (natural range <>) of std_logic_vector(g_data_width-1 downto 0);$/;"	t
Mem_Test_Block	test/memory_subsystem/test/mem_test_block.vhd	/^entity Mem_Test_Block is$/;"	e
Minimum	test/packagesV2/Utilities.vhd	/^  function Minimum(x,y: integer)   return integer is$/;"	f
Minimum	test/packagesV2/mem_function_pack.vhd	/^  function Minimum(x: integer; y: integer) return integer is$/;"	f
MultiplierCell	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^entity MultiplierCell is$/;"	e
MuxOneHot	test/packagesV2/Subprograms.vhd	/^  function MuxOneHot ($/;"	f
MuxOneHot	test/packagesV2/Subprograms.vhd	/^  function MuxOneHot(x: std_logic_vector; sel: BooleanArray) return std_logic_vector is$/;"	f
MuxOneHotBase	test/packagesV2/Subprograms.vhd	/^  function MuxOneHotBase ($/;"	f
NaturalArray	test/packagesV2/Types.vhd	/^  type NaturalArray is array(integer range <>) of natural;$/;"	t
NaturalArray	test/packagesV2/merge_functions.vhd	/^  type NaturalArray is array (natural range <>) of natural;$/;"	t
Natural_To_SLV	test/packagesV2/mem_function_pack.vhd	/^  function Natural_To_SLV (constant val, size : natural) return std_logic_vector is$/;"	f
NobodyLeftBehind	test/operatorsV2/base/NobodyLeftBehind.vhd	/^entity NobodyLeftBehind is$/;"	e
Nonzero_Count	test/packagesV2/merge_functions.vhd	/^  function Nonzero_Count ($/;"	f
NumChunks	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^	constant NumChunks : integer := Ceil(operand_width, chunk_width);$/;"	c
OKBLUE	debug/debug.py	/^OKBLUE = '\\033[94m'$/;"	v
OKGREEN	debug/debug.py	/^OKGREEN = '\\033[92m'$/;"	v
OPWArray	test/operatorsV2/base/OutputPort.vhd	/^  type   OPWArray is array(integer range <>) of std_logic_vector(data_width-1 downto 0);$/;"	t
OPWArray	test/operatorsV2/base/OutputPortLevel.vhd	/^  type OPWArray is array(integer range <>) of std_logic_vector(odata'range);$/;"	t
OneD2BitArray	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^	type OneD2BitArray is array (natural range <>) of unsigned(1 downto 0);$/;"	t
OneDChunkArray	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^	type OneDChunkArray is array (natural range <>) of unsigned(chunk_width-1 downto 0);$/;"	t
OperatorPackage	test/packagesV2/OperatorPackage.vhd	/^package OperatorPackage is$/;"	P
OperatorPackage	test/packagesV2/OperatorPackage.vhd	/^package body OperatorPackage is$/;"	P
OrReduce	test/packagesV2/Subprograms.vhd	/^  function OrReduce(x: BooleanArray) return boolean is$/;"	f
OrReduce	test/packagesV2/Subprograms.vhd	/^  function OrReduce(x: std_logic_vector) return std_logic is$/;"	f
OrReduce	test/packagesV2/Subprograms.vhd	/^  function OrReduce(x: unsigned) return std_logic is$/;"	f
OutputDeMuxBase	test/operatorsV2/base/OutputDemuxBase.vhd	/^entity OutputDeMuxBase is$/;"	e
OutputDeMuxBaseNoData	test/operatorsV2/base/OutputDemuxBaseNoData.vhd	/^entity OutputDeMuxBaseNoData is$/;"	e
OutputPort	test/operatorsV2/base/OutputPort.vhd	/^entity OutputPort is$/;"	e
OutputPortLevel	test/operatorsV2/base/OutputPortLevel.vhd	/^entity OutputPortLevel is$/;"	e
OutputPortLevelNoData	test/operatorsV2/base/OutputPortLevelNoData.vhd	/^entity OutputPortLevelNoData is$/;"	e
OutputPortNoData	test/operatorsV2/base/OutputPortNoData.vhd	/^entity OutputPortNoData is$/;"	e
PhiBase	test/operatorsV2/base/PhiBase.vhd	/^entity PhiBase is$/;"	e
PhiBaseTB	test/operatorsV2/testbenches/PhiBaseTB.vhd	/^entity PhiBaseTB is$/;"	e
PipeBase	test/operatorsV2/base/PipeBase.vhd	/^	entity PipeBase is$/;"	e
PipelinedDemux	test/memory_subsystem/unordered/PipelinedDemux.vhd	/^entity PipelinedDemux is$/;"	e
PipelinedFPOperator	test/operatorsV2/ieee754/PipelinedFPOperator.vhd	/^entity PipelinedFPOperator is$/;"	e
PipelinedMux	test/memory_subsystem/unordered/PipelinedMux.vhd	/^entity PipelinedMux is$/;"	e
PipelinedMuxStage	test/memory_subsystem/unordered/PipelinedMuxStage.vhd	/^entity PipelinedMuxStage is $/;"	e
PortTB	test/operatorsV2/testbenches/PortTB.vhd	/^entity PortTB is$/;"	e
PortTBWrap	test/operatorsV2/testbenches/PortTBWrap.vhd	/^entity PortTBWrap is$/;"	e
PriorityEncode	test/packagesV2/Subprograms.vhd	/^  function PriorityEncode(x: BooleanArray) return BooleanArray is$/;"	f
PriorityEncode	test/packagesV2/Subprograms.vhd	/^  function PriorityEncode(x: std_logic_vector) return std_logic_vector is$/;"	f
PullModeState	test/operatorsV2/base/Pulse_To_Level_Translate_Entity.vhd	/^  type PullModeState is (Idle,Ack,Waiting);$/;"	t
Pulse_To_Level_Translate_Entity	test/operatorsV2/base/Pulse_To_Level_Translate_Entity.vhd	/^entity Pulse_To_Level_Translate_Entity is$/;"	e
QueueArray	test/operatorsV2/base/QueueBase.vhd	/^  type QueueArray is array(natural range <>) of std_logic_vector(data_width-1 downto 0);$/;"	t
QueueArray	test/operatorsV2/base/SynchFifo.vhd	/^  type QueueArray is array(natural range <>) of std_logic_vector(data_width-1 downto 0);$/;"	t
QueueArray	test/operatorsV2/base/SynchLifo.vhd	/^  type QueueArray is array(natural range <>) of std_logic_vector(data_width-1 downto 0);$/;"	t
QueueBase	test/operatorsV2/base/QueueBase.vhd	/^entity QueueBase is$/;"	e
RED	debug/debug.py	/^RED = ERR$/;"	v
RPEState	test/operatorsV2/base/Request_Priority_Encode_Entity.vhd	/^  type RPEState is (idle,busy);$/;"	t
RR_State	test/operatorsV2/base/RigidRepeater.vhd	/^	type RR_State is (idle, busy, done);$/;"	t
RWORD	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^  type RWORD is array (natural range <>) of unsigned((2*operand_width)-1 downto 0);$/;"	t
RWORD	test/operatorsV2/ieee754/UnsignedShifter.vhd	/^  type RWORD is array (natural range <>) of unsigned(operand_width-1 downto 0);$/;"	t
RegisterBase	test/operatorsV2/base/RegisterBase.vhd	/^entity RegisterBase is$/;"	e
RepeaterShiftDelay	test/memory_subsystem/strictly_ordered/merge_box_with_repeater.vhd	/^  function RepeaterShiftDelay (constant x : integer)$/;"	f
Request_Priority_Encode_Entity	test/operatorsV2/base/Request_Priority_Encode_Entity.vhd	/^entity Request_Priority_Encode_Entity is$/;"	e
Reverse	test/packagesV2/Utilities.vhd	/^  function Reverse(x: unsigned) return unsigned is$/;"	f
Right_Index	test/packagesV2/merge_functions.vhd	/^  function Right_Index ($/;"	f
RigidRepeater	test/operatorsV2/base/RigidRepeater.vhd	/^entity RigidRepeater is$/;"	e
SH	test/operatorsV2/ieee754/GenericFloatingPointAdderSubtractor.vhd	/^  constant SH: integer := frac_masks'high;$/;"	c
SL	test/operatorsV2/ieee754/GenericFloatingPointAdderSubtractor.vhd	/^  constant SL: integer := frac_masks'low;$/;"	c
SWORD	test/operatorsV2/ieee754/UnsignedShifter.vhd	/^  type SWORD is array (natural range <>) of unsigned(num_sig_bits-1 downto 0);  $/;"	t
ScalarRegister	test/operatorsV2/base/ScalarRegister.vhd	/^entity ScalarRegister is$/;"	e
SelectBase	test/operatorsV2/base/SelectBase.vhd	/^entity SelectBase is$/;"	e
SelectFracMask	test/operatorsV2/ieee754/GenericFloatingPointAdderSubtractor.vhd	/^  function SelectFracMask(constant masks: FracMaskArray; shiftx: integer) $/;"	f
Select_Best_Index	test/packagesV2/merge_functions.vhd	/^  procedure Select_Best_Index(time_stamp_vector : in std_logic_vector;$/;"	p
SigArrayType	test/memory_subsystem/strictly_ordered/mem_demux.vhd	/^  type SigArrayType is array (natural range <>) of std_logic_vector(g_data_width-1 downto 0);$/;"	t
SigArrayType	test/memory_subsystem/unordered/PipelinedDemux.vhd	/^  type SigArrayType is array (natural range <>) of std_logic_vector(g_data_width-1 downto 0);$/;"	t
SingleInputFloatOperation	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure SingleInputFloatOperation(constant id : in string;$/;"	p
SingleInputOperation	test/packagesV2/OperatorPackage.vhd	/^  procedure SingleInputOperation(constant id : in string; x : in std_logic_vector; result : out std_logic_vector) is	$/;"	p
SinglePrecisionMultiplier	test/operatorsV2/ieee754/SinglePrecisionMultiplier.vhd	/^entity SinglePrecisionMultiplier is$/;"	e
Slicebase	test/operatorsV2/base/SliceBase.vhd	/^entity Slicebase is$/;"	e
Split	test/packagesV2/Subprograms.vhd	/^  procedure Split(x : in  StdLogicArray2D; y, z : out StdLogicArray2D) is$/;"	p
SplitCallArbiter	test/operatorsV2/base/SplitCallArbiter.vhd	/^entity SplitCallArbiter is$/;"	e
SplitCallArbiterNoInArgsNoOutArgs	test/operatorsV2/base/SplitCallArbiterNoInArgsNoOutArgs.vhd	/^entity SplitCallArbiterNoInArgsNoOutArgs is$/;"	e
SplitCallArbiterNoInargs	test/operatorsV2/base/SplitCallArbiterNoInargs.vhd	/^entity SplitCallArbiterNoInargs is$/;"	e
SplitCallArbiterNoOutArgs	test/operatorsV2/base/SplitCallArbiterNoOutArgs.vhd	/^entity SplitCallArbiterNoOutArgs is$/;"	e
SplitOperatorBase	test/operatorsV2/base/SplitOperatorBase.vhd	/^entity SplitOperatorBase is$/;"	e
SplitOperatorShared	test/operatorsV2/base/SplitOperatorShared.vhd	/^entity SplitOperatorShared is$/;"	e
SplitOperatorSharedTB	test/operatorsV2/testbenches/SplitOperatorSharedTB.vhd	/^entity SplitOperatorSharedTB is$/;"	e
SplitOperatorSharedTBWrap	test/operatorsV2/testbenches/SplitOperatorSharedTBWrap.vhd	/^entity SplitOperatorSharedTBWrap is$/;"	e
Stack	test/packagesV2/Subprograms.vhd	/^  function Stack ( x, y : StdLogicArray2D) return StdLogicArray2D is$/;"	f
Stage_Width	test/packagesV2/merge_functions.vhd	/^  function Stage_Width ($/;"	f
StdLogicArray2D	test/packagesV2/Types.vhd	/^  type StdLogicArray2D is array (integer range <>,integer range <>) of std_logic;$/;"	t
StoreCompleteShared	test/operatorsV2/base/StoreCompleteShared.vhd	/^entity StoreCompleteShared is$/;"	e
StoreControlArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type StoreControlArray is array(0 to number_of_banks-1) of std_logic_vector(num_stores-1 downto 0);$/;"	t
StoreDemergeArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type StoreDemergeArray is array(0 to number_of_banks-1) of std_logic_vector(num_stores*c_store_demerge_data_width-1 downto 0);$/;"	t
StoreMergeArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type StoreMergeArray is array(0 to number_of_banks-1) of std_logic_vector(num_stores*c_store_merge_data_width-1 downto 0);$/;"	t
StorePortIdArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type StorePortIdArray is array (natural range <>) of std_logic_vector(c_store_port_id_width-1 downto 0);$/;"	t
StorePortIdArray	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^  type StorePortIdArray is array (natural range <>) of std_logic_vector(c_store_port_id_width-1 downto 0);$/;"	t
StorePortIdGen	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  function StorePortIdGen ($/;"	f
StorePortIdGen	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^  function StorePortIdGen ($/;"	f
StoreRepeaterData	test/memory_subsystem/strictly_ordered/memory_subsystem.vhd	/^  type StoreRepeaterData is array (natural range <> ) of std_logic_vector(time_stamp_width+data_width+addr_width+tag_width - 1 downto 0);$/;"	t
StoreRepeaterData	test/memory_subsystem/strictly_ordered/ordered_memory_subsystem.vhd	/^  type StoreRepeaterData is array (natural range <> ) of std_logic_vector(time_stamp_width+data_width+addr_width+tag_width - 1 downto 0);$/;"	t
StoreReqShared	test/operatorsV2/base/StoreReqShared.vhd	/^entity StoreReqShared is$/;"	e
Subprograms	test/packagesV2/Subprograms.vhd	/^package Subprograms is$/;"	P
Subprograms	test/packagesV2/Subprograms.vhd	/^package body Subprograms is$/;"	P
SumCell	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^entity SumCell is$/;"	e
Swap_Bytes	test/packagesV2/Subprograms.vhd	/^  function Swap_Bytes(x: std_logic_vector) return std_logic_vector is$/;"	f
SynchFifo	test/operatorsV2/base/SynchFifo.vhd	/^entity SynchFifo is$/;"	e
SynchLifo	test/operatorsV2/base/SynchLifo.vhd	/^entity SynchLifo is$/;"	e
SynchToAsynchReadInterface	test/operatorsV2/base/SynchToASynchReadInterface.vhd	/^entity SynchToAsynchReadInterface is$/;"	e
TODO	debug/debug.py	/^TODO = OKGREEN$/;"	v
TWORD	test/operatorsV2/ieee754/UnsignedAdderSubtractor.vhd	/^  type TWORD is array (natural range <>) of std_logic_vector(tag_width-1 downto 0);  $/;"	t
TWORD	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^  type TWORD is array (natural range <>) of std_logic_vector(tag_width-1 downto 0);  $/;"	t
TWORD	test/operatorsV2/ieee754/UnsignedShifter.vhd	/^  type TWORD is array (natural range <>) of std_logic_vector(tag_width-1 downto 0);  $/;"	t
TagArray	test/operatorsV2/ieee754/GenericFloatingPointNormalizer.vhd	/^    type TagArray is array (natural range <>) of std_logic_vector(tag_width-1 downto 0);$/;"	t
TagwordArray	test/operatorsV2/base/SplitCallArbiter.vhd	/^   type TagwordArray is array (natural range <>) of std_logic_vector(caller_tag_length-1 downto 0);$/;"	t
TagwordArray	test/operatorsV2/base/SplitCallArbiterNoInArgsNoOutArgs.vhd	/^   type TagwordArray is array (natural range <>) of std_logic_vector(caller_tag_length-1 downto 0);$/;"	t
TagwordArray	test/operatorsV2/base/SplitCallArbiterNoInargs.vhd	/^   type TagwordArray is array (natural range <>) of std_logic_vector(caller_tag_length-1 downto 0);$/;"	t
TagwordArray	test/operatorsV2/base/SplitCallArbiterNoOutArgs.vhd	/^   type TagwordArray is array (natural range <>) of std_logic_vector(caller_tag_length-1 downto 0);$/;"	t
TimeStampArray	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  type TimeStampArray is array (natural range<>) of std_logic_vector(time_stamp_width-1 downto 0);$/;"	t
To_ApFloat	test/packagesV2/Subprograms.vhd	/^  function To_ApFloat ( inp : IStdLogicVector) return ApFloat is$/;"	f
To_ApFloat	test/packagesV2/Subprograms.vhd	/^  function To_ApFloat( x : ApInt;  characteristic, mantissa: integer)   return ApFloat is$/;"	f
To_ApFloat	test/packagesV2/Subprograms.vhd	/^  function To_ApFloat( x : float)   return ApFloat is$/;"	f
To_ApFloat	test/packagesV2/Subprograms.vhd	/^  function To_ApFloat( x : integer; characteristic, mantissa : integer)   return ApFloat is$/;"	f
To_ApFloat	test/packagesV2/Subprograms.vhd	/^  function To_ApFloat( x : real; characteristic, mantissa : integer)   return ApFloat is$/;"	f
To_ApFloat	test/packagesV2/Subprograms.vhd	/^  function To_ApFloat( x : std_logic_vector)   return ApFloat is$/;"	f
To_ApFloat	test/packagesV2/Subprograms.vhd	/^  function To_ApFloat( x : std_logic_vector;  characteristic, mantissa: integer)   return ApFloat is$/;"	f
To_ApFloatArray	test/packagesV2/Subprograms.vhd	/^  function To_ApFloatArray (inp : ApFloat)   return ApFloatArray is$/;"	f
To_ApFloatArray	test/packagesV2/Subprograms.vhd	/^  function To_ApFloatArray(inp : StdLogicArray2D) return ApFloatArray is$/;"	f
To_ApInt	test/packagesV2/Subprograms.vhd	/^  function To_ApInt ( inp : IStdLogicVector) return ApInt is$/;"	f
To_ApInt	test/packagesV2/Subprograms.vhd	/^  function To_ApInt ( inp : boolean) return ApInt is$/;"	f
To_ApInt	test/packagesV2/Subprograms.vhd	/^  function To_ApInt ( inp : signed) return ApInt is$/;"	f
To_ApInt	test/packagesV2/Subprograms.vhd	/^  function To_ApInt ( inp : std_logic_vector) return ApInt is$/;"	f
To_ApIntArray	test/packagesV2/Subprograms.vhd	/^  function To_ApIntArray (inp : ApInt)   return ApIntArray is$/;"	f
To_ApIntArray	test/packagesV2/Subprograms.vhd	/^  function To_ApIntArray(inp : StdLogicArray2D) return ApIntArray is$/;"	f
To_ApIntArray	test/packagesV2/Subprograms.vhd	/^  function To_ApIntArray(inp : integer; width: integer) return ApIntArray is$/;"	f
To_Apint	test/packagesV2/Subprograms.vhd	/^  function To_Apint ( inp : unsigned) return ApInt is$/;"	f
To_Boolean	test/packagesV2/Subprograms.vhd	/^  function To_Boolean (  x : std_logic) return Boolean is$/;"	f
To_Boolean	test/packagesV2/Subprograms.vhd	/^  function To_Boolean ( inp : ApInt) return boolean is$/;"	f
To_BooleanArray	test/packagesV2/Subprograms.vhd	/^  function To_BooleanArray( inp: std_logic_vector) return BooleanArray is$/;"	f
To_Float	test/packagesV2/Subprograms.vhd	/^  function To_Float ( inp : ApFloat) return float is$/;"	f
To_Hex_Char	test/packagesV2/Utilities.vhd	/^  function To_Hex_Char (constant val: std_logic_vector)   return character  is$/;"	f
To_ISLV	test/packagesV2/Subprograms.vhd	/^  function To_ISLV(inp : BooleanArray) return IStdLogicVector is$/;"	f
To_ISLV	test/packagesV2/Subprograms.vhd	/^  function To_ISLV(inp : std_logic_vector) return IStdLogicVector is$/;"	f
To_ISLV	test/packagesV2/Subprograms.vhd	/^  function To_ISLV(inp: ApFloat) return IStdLogicVector is$/;"	f
To_ISLV	test/packagesV2/Subprograms.vhd	/^  function To_ISLV(inp: ApInt) return IStdLogicVector is$/;"	f
To_ISLV	test/packagesV2/Subprograms.vhd	/^  function To_ISLV(inp: Float) return IStdLogicVector is$/;"	f
To_Integer	test/packagesV2/mem_function_pack.vhd	/^  function To_Integer(x: std_logic_vector) return natural is$/;"	f
To_SLV	test/packagesV2/Subprograms.vhd	/^  function To_SLV ( x: ApFloat) return std_logic_vector is$/;"	f
To_SLV	test/packagesV2/Subprograms.vhd	/^  function To_SLV ( x: Boolean) return std_logic_vector is$/;"	f
To_SLV	test/packagesV2/Subprograms.vhd	/^  function To_SLV ( x: BooleanArray) return std_logic_vector is$/;"	f
To_SLV	test/packagesV2/Subprograms.vhd	/^  function To_SLV ( x: Signed) return std_logic_vector is$/;"	f
To_SLV	test/packagesV2/Subprograms.vhd	/^  function To_SLV ( x: Unsigned) return std_logic_vector is$/;"	f
To_SLV	test/packagesV2/Subprograms.vhd	/^  function To_SLV ($/;"	f
To_SLV	test/packagesV2/Subprograms.vhd	/^  function To_SLV( x: ApInt) return std_logic_vector is$/;"	f
To_SLV	test/packagesV2/Subprograms.vhd	/^  function To_SLV( x: IStdLogicVector) return std_logic_vector is$/;"	f
To_SLV_Shuffle	test/packagesV2/Subprograms.vhd	/^  function To_SLV_Shuffle(x : StdLogicArray2D) return std_logic_vector is$/;"	f
To_Signed	test/packagesV2/Subprograms.vhd	/^  function To_Signed ( inp : ApInt) return signed is$/;"	f
To_Signed	test/packagesV2/Subprograms.vhd	/^  function To_Signed ( inp : std_logic_vector) return signed is$/;"	f
To_StdLogicArray2D	test/packagesV2/Subprograms.vhd	/^  function To_StdLogicArray2D( inp: ApFloatArray) return StdLogicArray2D is$/;"	f
To_StdLogicArray2D	test/packagesV2/Subprograms.vhd	/^  function To_StdLogicArray2D( inp: ApIntArray) return StdLogicArray2D is$/;"	f
To_StdLogicArray2D	test/packagesV2/Subprograms.vhd	/^  function To_StdLogicArray2D( inp: std_logic_vector) return StdLogicArray2D is$/;"	f
To_StdLogicArray2D	test/packagesV2/Subprograms.vhd	/^  function To_StdLogicArray2D( inp: std_logic_vector; word_size: integer) return StdLogicArray2D is$/;"	f
To_StdLogicArray2D_Shuffle	test/packagesV2/Subprograms.vhd	/^  function To_StdLogicArray2D_Shuffle( inp: std_logic_vector; word_size: integer) return StdLogicArray2D is$/;"	f
To_Std_Logic	test/packagesV2/Subprograms.vhd	/^  function To_Std_Logic ( x : boolean)   return std_logic is$/;"	f
To_Unsigned	test/packagesV2/Subprograms.vhd	/^  function To_Unsigned ( inp : ApInt) return unsigned is$/;"	f
To_Unsigned	test/packagesV2/Subprograms.vhd	/^  function To_Unsigned ( inp : std_logic_vector) return unsigned is$/;"	f
To_Unsigned	test/packagesV2/Subprograms.vhd	/^  function To_Unsigned(constant W : in integer; inp : std_logic_vector) return unsigned is$/;"	f
Total_Intermediate_Width	test/packagesV2/merge_functions.vhd	/^  function Total_Intermediate_Width(constant x,y: natural)$/;"	f
TwoDChunkArray	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^	type TwoDChunkArray is array (natural range <>, natural range <>) of unsigned(chunk_width-1 downto 0);$/;"	t
TwoDTagArray	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^	type TwoDTagArray is array (natural range <>) of std_logic_vector(tag_width-1 downto 0);$/;"	t
TwoInputFloatArithOperation	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure TwoInputFloatArithOperation(constant id : in string;$/;"	p
TwoInputFloatCompareOperation	test/packagesV2/FloatOperatorPackage.vhd	/^  procedure TwoInputFloatCompareOperation(constant id : in string;$/;"	p
TwoInputOperation	test/packagesV2/OperatorPackage.vhd	/^  procedure TwoInputOperation(constant id : in string; x, y : in std_logic_vector; result : out std_logic_vector) is	$/;"	p
TwordArray	test/operatorsV2/base/SplitCallArbiter.vhd	/^   type TwordArray is array (natural range <>) of std_logic_vector(return_mdata'length-1 downto 0);$/;"	t
TwordArray	test/operatorsV2/base/SplitCallArbiterNoInargs.vhd	/^   type TwordArray is array (natural range <>) of std_logic_vector(return_mdata'length-1 downto 0);$/;"	t
TwordArray	test/operatorsV2/obsolete/CallArbiter.vhd	/^   type TwordArray is array (natural range <>) of std_logic_vector(return_mdata'length-1 downto 0);$/;"	t
TwordArray	test/operatorsV2/obsolete/CallArbiterNoInArgs.vhd	/^   type TwordArray is array (natural range <>) of std_logic_vector(return_mdata'length-1 downto 0);$/;"	t
Types	test/packagesV2/Types.vhd	/^package Types is$/;"	P
Unflatten	test/packagesV2/Subprograms.vhd	/^  procedure Unflatten (signal z : out ApFloatArray; x : in  ApFloat) is$/;"	p
Unflatten	test/packagesV2/Subprograms.vhd	/^  procedure Unflatten (signal z : out ApIntArray; x : in  ApInt) is$/;"	p
Unflatten	test/packagesV2/Subprograms.vhd	/^  procedure Unflatten (signal z : out StdLogicArray2D; x : in std_logic_vector) is$/;"	p
Unflatten_var	test/packagesV2/Subprograms.vhd	/^  procedure Unflatten_var (z : out StdLogicArray2D; x : in  std_logic_vector) is$/;"	p
UnorderedMemorySubsystem	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^entity UnorderedMemorySubsystem is$/;"	e
UnorderedMemorySystemTB	test/memory_subsystem/test/UnorderedMemorySystemTB.vhd	/^entity UnorderedMemorySystemTB is$/;"	e
Unordered_Mem_Test_Block	test/memory_subsystem/test/unordered_mem_test_block.vhd	/^entity Unordered_Mem_Test_Block is$/;"	e
UnsharedOperatorBase	test/operatorsV2/base/UnsharedOperatorBase.vhd	/^entity UnsharedOperatorBase is$/;"	e
UnsignedAdderSubtractor	test/operatorsV2/ieee754/UnsignedAdderSubtractor.vhd	/^entity UnsignedAdderSubtractor is$/;"	e
UnsignedMultiplier	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^entity UnsignedMultiplier is$/;"	e
UnsignedShifter	test/operatorsV2/ieee754/UnsignedShifter.vhd	/^entity UnsignedShifter is$/;"	e
Utilities	test/packagesV2/Utilities.vhd	/^package Utilities is$/;"	P
Utilities	test/packagesV2/Utilities.vhd	/^package body Utilities is$/;"	P
WARN	debug/debug.py	/^WARN = WARNING$/;"	v
WARNING	debug/debug.py	/^WARNING = '\\033[93m'$/;"	v
WordArray	test/operatorsV2/base/InputMuxBase.vhd	/^  type WordArray is array (natural range <>) of std_logic_vector(owidth-1 downto 0);$/;"	t
WordArray	test/operatorsV2/base/OutputDemuxBase.vhd	/^  type WordArray is array (natural range <>) of std_logic_vector(iwidth-1 downto 0);$/;"	t
__author__	debug/bugs.py	/^__author__           = "Dilawar Singh"$/;"	v
__copyright__	debug/bugs.py	/^__copyright__        = "Copyright 2013, NCBS Bangalore"$/;"	v
__credits__	debug/bugs.py	/^__credits__          = ["NCBS Bangalore", "Bhalla Lab"]$/;"	v
__email__	debug/bugs.py	/^__email__            = "dilawars@iitb.ac.in"$/;"	v
__license__	debug/bugs.py	/^__license__          = "GPL"$/;"	v
__maintainer__	debug/bugs.py	/^__maintainer__       = "Dilawar Singh"$/;"	v
__status__	debug/bugs.py	/^__status__           = "Development"$/;"	v
__version__	debug/bugs.py	/^__version__          = "1.0.0"$/;"	v
addr_width	test/memory_subsystem/test/UnorderedMemorySystemTB.vhd	/^  constant addr_width : natural := 4;$/;"	c
addr_width	test/memory_subsystem/test/memory_subsystem_tb.vhd	/^  constant addr_width : natural := 10;$/;"	c
addr_width	test/memory_subsystem/test/register_bank_tb.vhd	/^  constant addr_width : natural := 4;$/;"	c
analyze	language/vhdl.py	/^def analyze(workdir, filepath) :$/;"	f
args	main.py	/^  args = Args()$/;"	v
auto_run	test/control-path/auto_run.vhdl	/^entity auto_run is$/;"	e
awidth	test/operatorsV2/base/BinaryEncoder.vhd	/^  constant awidth : integer := Minimum(Maximum(Ceil_Log2(iwidth),1),owidth);$/;"	c
bank_addr_width	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant bank_addr_width : natural := addr_width - log2_number_of_banks;$/;"	c
bank_array_height	test/memory_subsystem/common/memory_bank_base.vhd	/^  constant bank_array_height : natural := 2**(Maximum(0,g_addr_width-g_base_bank_addr_width));$/;"	c
bank_array_width	test/memory_subsystem/common/memory_bank_base.vhd	/^  constant bank_array_width : natural := Ceiling(g_data_width,g_base_bank_data_width);$/;"	c
base_bank	test/memory_subsystem/common/base_bank.vhd	/^entity base_bank is$/;"	e
c_actual_data_width	test/memory_subsystem/strictly_ordered/merge_box_with_repeater.vhd	/^  constant c_actual_data_width  : natural := g_data_width - g_time_stamp_width;$/;"	c
c_demux_degree	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_demux_degree : natural := demux_degree;$/;"	c
c_load_demerge_data_width	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_load_demerge_data_width : natural := data_width + tag_width + c_load_port_id_width + time_stamp_width;$/;"	c
c_load_merge_data_width	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_load_merge_data_width : natural := (bank_addr_width) + tag_width + c_load_port_id_width + time_stamp_width;$/;"	c
c_load_merge_stages	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_load_merge_stages : natural := Maximum(1, Ceil_Log(num_loads,c_mux_degree));$/;"	c
c_load_port_id_array	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_load_port_id_array : LoadPortIdArray := LoadPortIdGen(num_loads, c_load_port_id_width);$/;"	c
c_load_port_id_array	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^  constant c_load_port_id_array : LoadPortIdArray(0 to num_loads-1) := LoadPortIdGen(num_loads, c_load_port_id_width);$/;"	c
c_load_port_id_width	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_load_port_id_width : natural := Maximum(1,Ceil_Log2(num_loads));$/;"	c
c_load_port_id_width	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^  constant c_load_port_id_width : natural := Maximum(1,Ceil_Log2(num_loads));$/;"	c
c_log2_number_of_inputs	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_log2_number_of_inputs : natural := Ceil_Log2(num_loads + num_stores);$/;"	c
c_mux_degree	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_mux_degree : natural :=  mux_degree;$/;"	c
c_num_inputs_per_tree	test/memory_subsystem/strictly_ordered/merge_box_with_repeater.vhd	/^  constant c_num_inputs_per_tree : natural := Ceiling(g_number_of_inputs,g_number_of_outputs);$/;"	c
c_num_inputs_per_tree	test/memory_subsystem/unordered/PipelinedMuxStage.vhd	/^  constant c_num_inputs_per_tree : integer := Ceiling(g_number_of_inputs,g_number_of_outputs);$/;"	c
c_number_of_inputs	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_number_of_inputs : natural := num_loads + num_stores;$/;"	c
c_number_of_merge_stages	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_number_of_merge_stages : natural := Maximum(c_load_merge_stages,c_store_merge_stages);$/;"	c
c_number_of_stages	test/memory_subsystem/strictly_ordered/merge_tree.vhd	/^  constant c_number_of_stages : integer := Maximum(1,Ceil_Log(g_number_of_inputs, g_mux_degree));$/;"	c
c_number_of_stages	test/memory_subsystem/unordered/PipelinedMux.vhd	/^  constant c_number_of_stages : integer := Maximum(1,Ceil_Log(g_number_of_inputs, g_mux_degree));$/;"	c
c_residual_num_inputs_per_tree	test/memory_subsystem/strictly_ordered/merge_box_with_repeater.vhd	/^  constant c_residual_num_inputs_per_tree : natural := (g_number_of_inputs - ((g_number_of_outputs-1)*c_num_inputs_per_tree));$/;"	c
c_residual_num_inputs_per_tree	test/memory_subsystem/unordered/PipelinedMuxStage.vhd	/^  constant c_residual_num_inputs_per_tree : integer := (g_number_of_inputs - ((g_number_of_outputs-1)*c_num_inputs_per_tree));$/;"	c
c_residual_num_stages	test/memory_subsystem/strictly_ordered/merge_tree.vhd	/^  constant c_residual_num_stages : integer := Maximum(0,g_num_stages - c_number_of_stages);$/;"	c
c_store_demerge_data_width	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_store_demerge_data_width : natural := tag_width + c_store_port_id_width + time_stamp_width;$/;"	c
c_store_merge_data_width	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_store_merge_data_width : natural := (bank_addr_width) + data_width + tag_width + c_store_port_id_width + time_stamp_width;$/;"	c
c_store_merge_stages	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_store_merge_stages : natural := Maximum(1,Ceil_Log(num_stores,c_mux_degree));$/;"	c
c_store_port_id_array	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_store_port_id_array : StorePortIdArray := StorePortIdGen(num_stores, c_store_port_id_width);$/;"	c
c_store_port_id_array	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^  constant c_store_port_id_array : StorePortIdArray(0 to num_stores-1) := StorePortIdGen(num_stores, c_store_port_id_width);$/;"	c
c_store_port_id_width	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant c_store_port_id_width : natural := Maximum(1,Ceil_Log2(num_stores));$/;"	c
c_store_port_id_width	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^  constant c_store_port_id_width : natural := Maximum(1,Ceil_Log2(num_stores));$/;"	c
c_total_intermediate_width	test/memory_subsystem/strictly_ordered/merge_tree.vhd	/^  constant c_total_intermediate_width : natural := Total_Intermediate_Width(g_number_of_inputs,g_mux_degree);$/;"	c
c_total_intermediate_width	test/memory_subsystem/unordered/PipelinedMux.vhd	/^  constant c_total_intermediate_width : natural := Total_Intermediate_Width(g_number_of_inputs,g_mux_degree);$/;"	c
calc_mult	language/vcd.py	/^def calc_mult (statement, opt_timescale=''):$/;"	f
colored	debug/debug.py	/^def colored(msg, label="INFO") :$/;"	f
combinational_merge	test/memory_subsystem/strictly_ordered/combinational_merge.vhd	/^entity combinational_merge is$/;"	e
combinational_merge_with_repeater	test/memory_subsystem/strictly_ordered/combinational_merge_with_repeater.vhd	/^entity combinational_merge_with_repeater is$/;"	e
const_operand	test/operatorsV2/testbenches/SplitOperatorSharedTB.vhd	/^    constant const_operand: std_logic_vector(input_data_width-1 downto 0) := (others => '1');$/;"	c
control_delay_element	test/control-path/control_delay_element.vhdl	/^entity control_delay_element is$/;"	e
croak	language/vcd.py	/^def croak(*args):$/;"	f
dataWindow	curses/mycurses.py	/^dataWindow = None$/;"	v
data_width	test/memory_subsystem/test/UnorderedMemorySystemTB.vhd	/^  constant data_width : natural := 8;$/;"	c
data_width	test/memory_subsystem/test/memory_subsystem_tb.vhd	/^  constant data_width : natural := 28;$/;"	c
data_width	test/memory_subsystem/test/register_bank_tb.vhd	/^  constant data_width : natural := 16;$/;"	c
data_width	test/operatorsV2/testbenches/PortTB.vhd	/^    constant data_width : integer := 8;$/;"	c
datazero	test/operatorsV2/base/BypassRegister.vhd	/^  constant datazero : std_logic_vector(data_width-1 downto 0) := (others => '0');$/;"	c
debug_flag	test/control-path/place.vhdl	/^  constant debug_flag : boolean := false;$/;"	c
debug_flag	test/control-path/place_with_bypass.vhdl	/^  constant debug_flag : boolean := false;$/;"	c
debug_flag	test/operatorsV2/base/LoadReqShared.vhd	/^  constant debug_flag : boolean := false;$/;"	c
debug_flag	test/operatorsV2/base/SplitOperatorShared.vhd	/^  constant debug_flag : boolean := false;$/;"	c
debug_flag	test/operatorsV2/base/StoreReqShared.vhd	/^  constant debug_flag : boolean := false;$/;"	c
debug_flag	test/operatorsV2/ieee754/PipelinedFPOperator.vhd	/^  constant debug_flag : boolean := false;$/;"	c
debug_flag	test/operatorsV2/ieee754/UnsignedShifter.vhd	/^  constant debug_flag: boolean := true;$/;"	c
demerge_tree	test/memory_subsystem/strictly_ordered/demerge_tree.vhd	/^entity demerge_tree is$/;"	e
demerge_tree_wrap	test/memory_subsystem/strictly_ordered/demerge_tree_wrap.vhd	/^entity demerge_tree_wrap is$/;"	e
dummy_read_only_memory_subsystem	test/memory_subsystem/common/dummy_read_only_memory_subsystem.vhd	/^entity dummy_read_only_memory_subsystem is$/;"	e
dummy_write_only_memory_subsystem	test/memory_subsystem/common/dummy_write_only_memory_subsystem.vhd	/^entity dummy_write_only_memory_subsystem is$/;"	e
elaborate	language/vhdl.py	/^def elaborate(workdir, entityname) :$/;"	f
execute	language/vhdl.py	/^def execute(topdir, files, top, generateTB) :$/;"	f
expon_base	test/operatorsV2/ieee754/GenericFloatingPointNormalizer.vhd	/^    constant expon_base : SIGNED (exponent_width-1 downto 0) :=$/;"	c
file_regex	main.py	/^      file_regex = ".*\\.vhdl?$"$/;"	v	class:.Args
files	main.py	/^      files = findListings(args.d, regex=file_regex)$/;"	v	class:.Args
findListings	main.py	/^def findListings(dirs, regex=None) :$/;"	f
findTopDir	main.py	/^def findTopDir(dirs) :$/;"	f
formatString	curses/mycurses.py	/^def formatString(msg, width, indent) :$/;"	f
fpadd32	test/operatorsV2/functionLibrary/fpadd32.vhd	/^entity fpadd32 is -- $/;"	e
fpadd64	test/operatorsV2/functionLibrary/fpadd64.vhd	/^entity fpadd64 is -- $/;"	e
fpmul32	test/operatorsV2/functionLibrary/fpmul32.vhd	/^entity fpmul32 is -- $/;"	e
fpmul64	test/operatorsV2/functionLibrary/fpmul64.vhd	/^entity fpmul64 is -- $/;"	e
fpsub32	test/operatorsV2/functionLibrary/fpsub32.vhd	/^entity fpsub32 is -- $/;"	e
fpsub64	test/operatorsV2/functionLibrary/fpsub64.vhd	/^entity fpsub64 is -- $/;"	e
fpu32	test/operatorsV2/functionLibrary/fpu32.vhd	/^entity fpu32 is -- $/;"	e
fpu64	test/operatorsV2/functionLibrary/fpu64.vhd	/^entity fpu64 is -- $/;"	e
frac_masks	test/operatorsV2/ieee754/GenericFloatingPointAdderSubtractor.vhd	/^  constant frac_masks: FracMaskArray(fractl_1'high downto fractl_1'low) := BuildFracMasks(fractl_1'length);$/;"	c
functionLibraryComponents	test/packagesV2/functionLibraryComponents.vhd	/^package functionLibraryComponents is$/;"	P
generateAssertLines	language/vhdl_regex.py	/^def generateAssertLines(ports ) :$/;"	f
generateTestBench	language/vhdl_regex.py	/^def generateTestBench(entity, tbName) :$/;"	f
generateTestVector	language/vhdl.py	/^def generateTestVector(entityName) :$/;"	f
getHierarchy	language/vhdl.py	/^def getHierarchy(elemXml) : $/;"	f
getNextLevelsOfHier	language/vhdl.py	/^def getNextLevelsOfHier(archName, elemXml, hasParents, childLess,$/;"	f
getPortsOfComponent	language/test.py	/^def getPortsOfComponent(archOfWhichEntity) :$/;"	f
get_endtime	language/vcd.py	/^def get_endtime() :$/;"	f
get_timescale	language/vcd.py	/^def get_timescale() :$/;"	f
global_debug_flag	test/packagesV2/Types.vhd	/^  constant global_debug_flag: boolean := false;$/;"	c
hierXml	language/vhdl.py	/^hierXml = ET.Element("hier")$/;"	v
ignore_tag	test/operatorsV2/base/SplitOperatorShared.vhd	/^  constant ignore_tag  : boolean := no_arbitration or (reqL'length = 1);$/;"	c
initCurses	curses/mycurses.py	/^def initCurses() :$/;"	f
inserted_delay	test/memory_subsystem/strictly_ordered/demerge_tree.vhd	/^  constant inserted_delay  : integer := Maximum(1,Ceil_Log2(g_number_of_outputs\/g_demux_degree));$/;"	c
iteration_count	test/memory_subsystem/test/UnorderedMemorySystemTB.vhd	/^  constant iteration_count : natural := (2**(addr_width-tag_width))-1;$/;"	c
iteration_count	test/memory_subsystem/test/memory_subsystem_tb.vhd	/^  constant iteration_count : natural := (2**addr_width) - 1;$/;"	c
iteration_count	test/memory_subsystem/test/register_bank_tb.vhd	/^  constant iteration_count : natural := (2**addr_width) - 1;$/;"	c
iwidth	test/operatorsV2/base/GenericCombinationalOperator.vhd	/^  constant iwidth : integer := iwidth_1 + iwidth_2;$/;"	c
iwidth	test/operatorsV2/base/LoadReqShared.vhd	/^  constant iwidth: integer := addr_width*num_reqs;$/;"	c
iwidth	test/operatorsV2/base/SplitOperatorBase.vhd	/^  constant iwidth : integer := iwidth_1  + iwidth_2;$/;"	c
iwidth	test/operatorsV2/base/SplitOperatorShared.vhd	/^  constant iwidth : integer := iwidth_1 + iwidth_2;$/;"	c
iwidth	test/operatorsV2/base/StoreReqShared.vhd	/^  constant iwidth: integer := addr_width*num_reqs;$/;"	c
iwidth	test/operatorsV2/base/UnsharedOperatorBase.vhd	/^  constant iwidth : integer := iwidth_1  + iwidth_2;$/;"	c
iwidth	test/operatorsV2/ieee754/PipelinedFPOperator.vhd	/^  constant iwidth : integer := 2*operand_width;$/;"	c
join	test/control-path/join.vhdl	/^entity join is$/;"	e
join2	test/control-path/join_2.vhdl	/^entity join2 is$/;"	e
join_with_input	test/control-path/join_with_input.vhdl	/^entity join_with_input is$/;"	e
killCurses	curses/mycurses.py	/^def killCurses() :$/;"	f
l_index	test/memory_subsystem/common/memory_bank_base.vhd	/^        constant l_index: natural := Minimum(g_addr_width-1, g_base_bank_addr_width-1);$/;"	c
level_to_pulse	test/control-path/level_to_pulse.vhdl	/^entity level_to_pulse is$/;"	e
list_sigs	language/vcd.py	/^def list_sigs(file) :$/;"	f
log2_number_of_banks	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^  constant log2_number_of_banks : natural := Ceil_Log2(number_of_banks);  --  $/;"	c
logFile	debug/logger.py	/^logFile = 'logs\/moose.log'$/;"	v
logPathsToFille	debug/logger.py	/^def logPathsToFille(pat):$/;"	f
loop_terminator	test/control-path/loop_terminator.vhdl	/^entity loop_terminator is$/;"	e
marked_join	test/control-path/marked_join.vhdl	/^entity marked_join is$/;"	e
mem_component_pack	test/packagesV2/mem_component_pack.vhd	/^package mem_component_pack is$/;"	P
mem_demux	test/memory_subsystem/strictly_ordered/mem_demux.vhd	/^entity mem_demux is$/;"	e
mem_function_pack	test/packagesV2/mem_function_pack.vhd	/^package body mem_function_pack is$/;"	P
mem_function_pack	test/packagesV2/mem_function_pack.vhd	/^package mem_function_pack is$/;"	P
mem_repeater	test/memory_subsystem/common/mem_repeater.vhd	/^entity mem_repeater is$/;"	e
mem_shift_repeater	test/memory_subsystem/common/mem_shift_repeater.vhd	/^entity mem_shift_repeater is$/;"	e
memory_bank	test/memory_subsystem/common/memory_bank.vhd	/^entity memory_bank is$/;"	e
memory_bank_base	test/memory_subsystem/common/memory_bank_base.vhd	/^entity memory_bank_base is$/;"	e
memory_subsystem	test/memory_subsystem/strictly_ordered/memory_subsystem.vhd	/^entity memory_subsystem is$/;"	e
memory_subsystem_core	test/memory_subsystem/strictly_ordered/memory_subsystem_core.vhd	/^entity memory_subsystem_core is$/;"	e
memory_subsystem_package	test/packagesV2/memory_subsystem_package.vhd	/^package memory_subsystem_package is$/;"	P
memory_subsystem_tb	test/memory_subsystem/test/memory_subsystem_tb.vhd	/^entity memory_subsystem_tb is$/;"	e
merge_box_with_repeater	test/memory_subsystem/strictly_ordered/merge_box_with_repeater.vhd	/^entity merge_box_with_repeater is $/;"	e
merge_functions	test/packagesV2/merge_functions.vhd	/^package body merge_functions is$/;"	P
merge_functions	test/packagesV2/merge_functions.vhd	/^package merge_functions is$/;"	P
merge_tree	test/memory_subsystem/strictly_ordered/merge_tree.vhd	/^entity merge_tree is$/;"	e
min_data_width	test/operatorsV2/base/RegisterBase.vhd	/^  constant min_data_width : integer := Minimum(in_data_width,out_data_width);$/;"	c
moore_flag	test/operatorsV2/base/Pulse_To_Level_Translate_Entity.vhd	/^  constant moore_flag : boolean := false;$/;"	c
mooseLogger	debug/logger.py	/^mooseLogger = logging.getLogger()$/;"	v
msgWindow	curses/mycurses.py	/^msgWindow = None$/;"	v
multguard	test/operatorsV2/ieee754/GenericFloatingPointMultiplier.vhd	/^  constant multguard        : NATURAL := addguard;           -- guard bits$/;"	c
num_chunks	test/operatorsV2/ieee754/UnsignedAdderSubtractor.vhd	/^  constant num_chunks: integer := Ceil(operand_width, chunk_width);$/;"	c
num_loads	test/memory_subsystem/test/UnorderedMemorySystemTB.vhd	/^  constant num_loads: natural := 2;$/;"	c
num_loads	test/memory_subsystem/test/memory_subsystem_tb.vhd	/^  constant num_loads: natural := 2;$/;"	c
num_loads	test/memory_subsystem/test/register_bank_tb.vhd	/^  constant num_loads: natural := 5;$/;"	c
num_operands	test/operatorsV2/base/SplitOperatorShared.vhd	/^  constant num_operands : integer := num_inputs;$/;"	c
num_operands	test/operatorsV2/ieee754/PipelinedFPOperator.vhd	/^  constant num_operands : integer := 2;$/;"	c
num_registers	test/memory_subsystem/test/register_bank_tb.vhd	/^  constant num_registers : natural := 16;$/;"	c
num_req	test/operatorsV2/testbenches/PortTB.vhd	/^    constant num_req : integer := g_num_req;$/;"	c
num_req	test/operatorsV2/testbenches/SplitOperatorSharedTB.vhd	/^    constant num_req : integer := g_num_req;$/;"	c
num_sig_bits	test/operatorsV2/ieee754/UnsignedShifter.vhd	/^  constant num_sig_bits: integer := Maximum(1,Minimum(shift_amount_width, Ceil_Log2(operand_width)));$/;"	c
num_stages	test/operatorsV2/ieee754/GenericFloatingPointNormalizer.vhd	/^    constant num_stages: integer := 6;$/;"	c
num_stores	test/memory_subsystem/test/UnorderedMemorySystemTB.vhd	/^  constant num_stores: natural := num_loads;$/;"	c
num_stores	test/memory_subsystem/test/memory_subsystem_tb.vhd	/^  constant num_stores: natural := num_loads;$/;"	c
num_stores	test/memory_subsystem/test/register_bank_tb.vhd	/^  constant num_stores: natural := num_loads;$/;"	c
operand_width	test/operatorsV2/ieee754/GenericFloatingPointMultiplier.vhd	/^  constant operand_width : integer := exponent_width+fraction_width+1;$/;"	c
operand_width	test/operatorsV2/ieee754/GenericFloatingPointNormalizer.vhd	/^    constant operand_width: integer := fract'length;$/;"	c
operand_width	test/operatorsV2/ieee754/PipelinedFPOperator.vhd	/^  constant operand_width : integer := exponent_width+fraction_width+1;$/;"	c
ordered_memory_subsystem	test/memory_subsystem/strictly_ordered/ordered_memory_subsystem.vhd	/^entity ordered_memory_subsystem is$/;"	e
out_transition	test/control-path/out_transition.vhdl	/^entity out_transition is$/;"	e
owidth	test/operatorsV2/base/LoadReqShared.vhd	/^  constant owidth: integer := addr_width;$/;"	c
owidth	test/operatorsV2/base/StoreReqShared.vhd	/^  constant owidth: integer := addr_width;$/;"	c
owidth	test/operatorsV2/ieee754/PipelinedFPOperator.vhd	/^  constant owidth : integer := operand_width;$/;"	c
padded_operand_width	test/operatorsV2/ieee754/UnsignedAdderSubtractor.vhd	/^  constant padded_operand_width: integer := num_chunks  * chunk_width;$/;"	c
padded_operand_width	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^	constant padded_operand_width: integer  := NumChunks*chunk_width;$/;"	c
parpro	test/operatorsV2/ieee754/DoublePrecisionMultiplier.vhd	/^  type parpro is array (0 to 52) of std_logic_vector(52 downto 0);$/;"	t
parpro	test/operatorsV2/ieee754/SinglePrecisionMultiplier.vhd	/^  type parpro is array (0 to 23) of std_logic_vector(23 downto 0);$/;"	t
parseArchitectureText	language/vhdl_regex.py	/^def parseArchitectureText(elemXml, arch_body) :$/;"	f
parsePortText	language/vhdl_regex.py	/^def parsePortText(elemXml, portText) :$/;"	f
parseTxt	language/vhdl_regex.py	/^def parseTxt(elemXml, txt, fileName) :$/;"	f
parse_vcd	language/vcd.py	/^def parse_vcd(file, only_sigs=0, use_stdout=0, siglist=[], opt_timescale=''):$/;"	f
parser	main.py	/^  parser = argparse.ArgumentParser(description=description)$/;"	v
phases_per_stage	test/operatorsV2/ieee754/UnsignedShifter.vhd	/^  constant phases_per_stage: integer := 4;$/;"	c
phi_sequencer	test/control-path/phi_sequencer.vhdl	/^entity phi_sequencer  is$/;"	e
pipe_depth	test/operatorsV2/ieee754/UnsignedAdderSubtractor.vhd	/^  constant pipe_depth : integer := 3;$/;"	c
pipe_depth	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^  constant pipe_depth : integer := operand_width\/16;$/;"	c
pipe_depth	test/operatorsV2/ieee754/UnsignedShifter.vhd	/^  constant pipe_depth : integer := Ceil(num_sig_bits,phases_per_stage);$/;"	c
pipeline_interlock	test/control-path/pipeline_interlock.vhdl	/^entity pipeline_interlock is$/;"	e
place	test/control-path/place.vhdl	/^entity place is$/;"	e
place_with_bypass	test/control-path/place_with_bypass.vhdl	/^entity place_with_bypass is$/;"	e
prefix	debug/debug.py	/^prefix = dict($/;"	v
printDebug	debug/debug.py	/^def printDebug(label, msg, frame=None, exception=None):$/;"	f
processFiles	language/vhdl_regex.py	/^def processFiles(topdir, files) :$/;"	f
processWindow	curses/mycurses.py	/^processWindow = None$/;"	v
rd_mux_data_width	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^  constant rd_mux_data_width: integer :=  (addr_width + tag_width + c_load_port_id_width );$/;"	c
register_bank	test/memory_subsystem/unordered/register_bank.vhd	/^entity register_bank is$/;"	e
register_bank_tb	test/memory_subsystem/test/register_bank_tb.vhd	/^entity register_bank_tb is$/;"	e
registered_output	test/operatorsV2/base/LoadReqShared.vhd	/^  constant registered_output : boolean := true; $/;"	c
registered_output	test/operatorsV2/base/StoreReqShared.vhd	/^  constant registered_output: boolean := true;$/;"	c
run	language/vhdl.py	/^def run(topdir, entityName, time=1000) :$/;"	f
runATopEntity	language/vhdl.py	/^def runATopEntity(entityName, fileSet) :$/;"	f
runDesign	language/vhdl.py	/^def runDesign(topModule, generateTB, simulator="ghdl") :$/;"	f
shift_delay	test/memory_subsystem/strictly_ordered/merge_box_with_repeater.vhd	/^  constant shift_delay : integer := RepeaterShiftDelay(g_pipeline_flag);$/;"	c
st	debug/logger.py	/^st = datetime.datetime.fromtimestamp(st).strftime('%Y-%m-%d-%H%M')$/;"	v
st	debug/logger.py	/^st = time.time()$/;"	v
stdscr	curses/mycurses.py	/^stdscr = None$/;"	v
suppress_immediate_ack	test/operatorsV2/base/InputMuxBase.vhd	/^  constant suppress_immediate_ack : BooleanArray(reqL'length-1 downto 0) := (others => true);$/;"	c
suppress_immediate_ack	test/operatorsV2/base/InputMuxBaseNoData.vhd	/^  constant suppress_immediate_ack : BooleanArray(reqL'length-1 downto 0) := (others => true);$/;"	c
tag	test/memory_subsystem/test/mem_test_block.vhd	/^    constant tag : std_logic_vector(tag_width-1 downto 0) := Natural_To_SLV(block_id,tag_width);$/;"	c
tag	test/memory_subsystem/test/unordered_mem_test_block.vhd	/^    constant tag : std_logic_vector(tag_width-1 downto 0) := Natural_To_SLV(block_id,tag_width);$/;"	c
tag0	test/operatorsV2/base/InputMuxBase.vhd	/^  constant tag0 : std_logic_vector(twidth-1 downto 0) := (others => '0');$/;"	c
tag0	test/operatorsV2/base/InputMuxBaseNoData.vhd	/^  constant tag0 : std_logic_vector(twidth-1 downto 0) := (others => '0');$/;"	c
tag0	test/operatorsV2/base/SplitOperatorBase.vhd	/^  constant tag0      : std_logic_vector(tagR'length-1 downto 0) := (others => '0');$/;"	c
tag_length	test/operatorsV2/base/SplitOperatorShared.vhd	/^  constant tag_length: integer := Maximum(1,Ceil_Log2(reqL'length));$/;"	c
tag_length	test/operatorsV2/ieee754/PipelinedFPOperator.vhd	/^  constant tag_length: integer := Maximum(1,Ceil_Log2(reqL'length));$/;"	c
tag_width	test/memory_subsystem/test/UnorderedMemorySystemTB.vhd	/^  constant tag_width : natural := Ceil_Log2(num_loads);$/;"	c
tag_width	test/memory_subsystem/test/memory_subsystem_tb.vhd	/^  constant tag_width : natural := Ceil_Log2(num_loads);$/;"	c
tag_width	test/memory_subsystem/test/register_bank_tb.vhd	/^  constant tag_width : natural := Ceil_Log2(num_loads);$/;"	c
tb_CombinationalMux	test/memory_subsystem/unordered/auto_generated_CombinationalMux.vhd	/^ENTITY tb_CombinationalMux IS END;$/;"	e
tb_PipelinedDemux	test/memory_subsystem/unordered/auto_generated_PipelinedDemux.vhd	/^ENTITY tb_PipelinedDemux IS END;$/;"	e
tb_PipelinedMux	test/memory_subsystem/unordered/auto_generated_PipelinedMux.vhd	/^ENTITY tb_PipelinedMux IS END;$/;"	e
tb_PipelinedMuxStage	test/memory_subsystem/unordered/auto_generated_PipelinedMuxStage.vhd	/^ENTITY tb_PipelinedMuxStage IS END;$/;"	e
tb_UnorderedMemorySubsystem	test/memory_subsystem/unordered/auto_generated_UnorderedMemorySubsystem.vhd	/^ENTITY tb_UnorderedMemorySubsystem IS END;$/;"	e
tb_combinational_merge	test/memory_subsystem/strictly_ordered/auto_generated_combinational_merge.vhd	/^ENTITY tb_combinational_merge IS END;$/;"	e
tb_combinational_merge_with_repeater	test/memory_subsystem/strictly_ordered/auto_generated_combinational_merge_with_repeater.vhd	/^ENTITY tb_combinational_merge_with_repeater IS END;$/;"	e
tb_demerge_tree	test/memory_subsystem/strictly_ordered/auto_generated_demerge_tree.vhd	/^ENTITY tb_demerge_tree IS END;$/;"	e
tb_demerge_tree_wrap	test/memory_subsystem/strictly_ordered/auto_generated_demerge_tree_wrap.vhd	/^ENTITY tb_demerge_tree_wrap IS END;$/;"	e
tb_mem_demux	test/memory_subsystem/strictly_ordered/auto_generated_mem_demux.vhd	/^ENTITY tb_mem_demux IS END;$/;"	e
tb_memory_subsystem	test/memory_subsystem/strictly_ordered/auto_generated_memory_subsystem.vhd	/^ENTITY tb_memory_subsystem IS END;$/;"	e
tb_memory_subsystem_core	test/memory_subsystem/strictly_ordered/auto_generated_memory_subsystem_core.vhd	/^ENTITY tb_memory_subsystem_core IS END;$/;"	e
tb_merge_box_with_repeater	test/memory_subsystem/strictly_ordered/auto_generated_merge_box_with_repeater.vhd	/^ENTITY tb_merge_box_with_repeater IS END;$/;"	e
tb_merge_tree	test/memory_subsystem/strictly_ordered/auto_generated_merge_tree.vhd	/^ENTITY tb_merge_tree IS END;$/;"	e
tb_ordered_memory_subsystem	test/memory_subsystem/strictly_ordered/auto_generated_ordered_memory_subsystem.vhd	/^ENTITY tb_ordered_memory_subsystem IS END;$/;"	e
tb_register_bank	test/memory_subsystem/unordered/auto_generated_register_bank.vhd	/^ENTITY tb_register_bank IS END;$/;"	e
testEntity	language/test.py	/^def testEntity(entityName, testDir) : $/;"	f
testVCD	language/test.py	/^def testVCD(vcds) :$/;"	f
testbenchFromDict	language/vhdl_regex.py	/^def testbenchFromDict(tDict) :$/;"	f
time_stamp_width	test/memory_subsystem/strictly_ordered/memory_subsystem.vhd	/^  constant time_stamp_width : natural := 2 + Ceil_Log2(num_loads + num_stores);   --  two msb bits for identification$/;"	c
toVHDLXML	language/vhdl_regex.py	/^def toVHDLXML(elemXml, files) :$/;"	f
topDir	main.py	/^      topDir = findTopDir(args.d)$/;"	v	class:.Args
transition	test/control-path/transition.vhdl	/^entity transition is$/;"	e
transition_merge	test/control-path/transition_merge.vhdl	/^entity transition_merge is$/;"	e
use_as_subtractor	test/operatorsV2/ieee754/PipelinedFPOperator.vhd	/^  constant use_as_subtractor : boolean := (operator_id = "ApFloatSub");$/;"	c
use_generic_multiplier	test/operatorsV2/ieee754/PipelinedFPOperator.vhd	/^  constant use_generic_multiplier : boolean := true;$/;"	c
vhdlXml	language/vhdl_regex.py	/^vhdlXml = ET.Element("design")$/;"	v
wr_mux_data_width	test/memory_subsystem/unordered/UnorderedMemorySubsystem.vhd	/^  constant wr_mux_data_width: integer :=  (addr_width + data_width + tag_width + c_store_port_id_width);$/;"	c
writeOnWindow	curses/mycurses.py	/^def writeOnWindow(win, msg, indent=1, overwrite=False$/;"	f
zero_addr	test/memory_subsystem/unordered/register_bank.vhd	/^  constant zero_addr : std_logic_vector(addr_width-1 downto 0) := (others => '0');$/;"	c
zero_const	test/operatorsV2/ieee754/UnsignedMultiplier.vhd	/^	constant zero_const : unsigned(operand_width-2 downto 0) := (others => '0');$/;"	c
zero_pad	test/packagesV2/Subprograms.vhd	/^  function zero_pad ($/;"	f
zero_pad	test/packagesV2/Subprograms.vhd	/^  function zero_pad (x : IStdLogicVector; constant h, l : integer)$/;"	f
zero_pad_ascending	test/packagesV2/Subprograms.vhd	/^  function zero_pad_ascending (x : IStdLogicVector; constant h, l : integer)$/;"	f
zero_pad_descending	test/packagesV2/Subprograms.vhd	/^  function zero_pad_descending (x : IStdLogicVector; constant h, l : integer)$/;"	f
