#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Mar 31 12:33:53 2024
# Process ID: 22968
# Current directory: C:/Users/sahan/OneDrive/Desktop/Nano-processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28028 C:\Users\sahan\OneDrive\Desktop\Nano-processor\Nano-processor.xpr
# Log file: C:/Users/sahan/OneDrive/Desktop/Nano-processor/vivado.log
# Journal file: C:/Users/sahan/OneDrive/Desktop/Nano-processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 844.332 ; gain = 80.355
update_compile_order -fileset sources_1
close [ open C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Decoder_3_to_8.vhd w ]
add_files C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Decoder_3_to_8.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Decoder_2_to_4.vhd w ]
add_files C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Decoder_2_to_4.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Decoder_3_to_8_Sim.vhd w ]
add_files -fileset sim_1 C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Decoder_3_to_8_Sim.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_3_to_8_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Decoder_3_to_8_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Decoder_3_to_8_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decoder_3_to_8_Sim_behav xil_defaultlib.Decoder_3_to_8_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3_to_8_sim
Built simulation snapshot Decoder_3_to_8_Sim_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/xsim.dir/Decoder_3_to_8_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 31 12:55:31 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 906.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_3_to_8_Sim_behav -key {Behavioral:sim_1:Functional:Decoder_3_to_8_Sim} -tclbatch {Decoder_3_to_8_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Decoder_3_to_8_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_3_to_8_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 925.875 ; gain = 19.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_3_to_8_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Decoder_3_to_8_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Decoder_3_to_8_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decoder_3_to_8_Sim_behav xil_defaultlib.Decoder_3_to_8_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3_to_8_sim
Built simulation snapshot Decoder_3_to_8_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_3_to_8_Sim_behav -key {Behavioral:sim_1:Functional:Decoder_3_to_8_Sim} -tclbatch {Decoder_3_to_8_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Decoder_3_to_8_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_3_to_8_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 931.875 ; gain = 0.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 936.293 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_3_to_8_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Decoder_3_to_8_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Decoder_3_to_8_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decoder_3_to_8_Sim_behav xil_defaultlib.Decoder_3_to_8_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3_to_8_sim
Built simulation snapshot Decoder_3_to_8_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_3_to_8_Sim_behav -key {Behavioral:sim_1:Functional:Decoder_3_to_8_Sim} -tclbatch {Decoder_3_to_8_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Decoder_3_to_8_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_3_to_8_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 936.293 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/D_FF_Sim.vhd w ]
add_files -fileset sim_1 C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/D_FF_Sim.vhd
update_compile_order -fileset sim_1
set_property top D_FF_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'D_FF_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj D_FF_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/D_FF_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot D_FF_Sim_behav xil_defaultlib.D_FF_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_sim
Built simulation snapshot D_FF_Sim_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/xsim.dir/D_FF_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 31 13:17:52 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_FF_Sim_behav -key {Behavioral:sim_1:Functional:D_FF_Sim} -tclbatch {D_FF_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source D_FF_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_FF_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 952.117 ; gain = 8.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'D_FF_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj D_FF_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/D_FF_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot D_FF_Sim_behav xil_defaultlib.D_FF_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_sim
Built simulation snapshot D_FF_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_FF_Sim_behav -key {Behavioral:sim_1:Functional:D_FF_Sim} -tclbatch {D_FF_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source D_FF_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_FF_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 955.785 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'D_FF_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj D_FF_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/D_FF_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot D_FF_Sim_behav xil_defaultlib.D_FF_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_sim
Built simulation snapshot D_FF_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_FF_Sim_behav -key {Behavioral:sim_1:Functional:D_FF_Sim} -tclbatch {D_FF_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source D_FF_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_FF_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.785 ; gain = 0.000
close [ open C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Register_Bank.vhd w ]
add_files C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Register_Bank.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Register.vhd w ]
add_files C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Register.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Sim.vhd w ]
add_files -fileset sim_1 C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Sim.vhd
update_compile_order -fileset sim_1
set_property top Reg_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Sim_behav xil_defaultlib.Reg_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_sim
Built simulation snapshot Reg_Sim_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/xsim.dir/Reg_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 31 14:27:53 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Sim} -tclbatch {Reg_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 983.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Sim_behav xil_defaultlib.Reg_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Sim} -tclbatch {Reg_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 983.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Sim_behav xil_defaultlib.Reg_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Sim} -tclbatch {Reg_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 983.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Sim_behav xil_defaultlib.Reg_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_sim
Built simulation snapshot Reg_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Sim} -tclbatch {Reg_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 983.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Sim_behav xil_defaultlib.Reg_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_sim
Built simulation snapshot Reg_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Sim} -tclbatch {Reg_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 983.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Sim_behav xil_defaultlib.Reg_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_sim
Built simulation snapshot Reg_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Sim} -tclbatch {Reg_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 983.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Sim_behav xil_defaultlib.Reg_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Sim} -tclbatch {Reg_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 983.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Sim_behav xil_defaultlib.Reg_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_sim
Built simulation snapshot Reg_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Sim} -tclbatch {Reg_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 983.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Sim_behav xil_defaultlib.Reg_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_sim
Built simulation snapshot Reg_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Sim} -tclbatch {Reg_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 983.387 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd w ]
add_files -fileset sim_1 C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd
update_compile_order -fileset sim_1
set_property top Reg_Bank_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg0_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:37]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg1_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:38]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg2_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:39]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg3_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:40]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg4_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:41]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg5_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:42]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg6_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:43]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg7_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_bank_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg0_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:37]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg1_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:38]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg2_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:39]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg3_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:40]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg4_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:41]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg5_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:42]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg6_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:43]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg7_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_bank_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 8
[Sun Mar 31 16:36:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1/runme.log
set_property top Reg [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Mar 31 16:43:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1/runme.log
set_property top D_FF_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'D_FF_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj D_FF_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/D_FF_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot D_FF_Sim_behav xil_defaultlib.D_FF_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_sim
Built simulation snapshot D_FF_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "D_FF_Sim_behav -key {Behavioral:sim_1:Functional:D_FF_Sim} -tclbatch {D_FF_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source D_FF_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'D_FF_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 990.820 ; gain = 5.559
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Mar 31 16:48:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Mar 31 16:49:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1/runme.log
set_property top Reg_Bank [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Mar 31 16:50:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Mar 31 16:54:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Mar 31 16:59:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1/runme.log
set_property top Reg_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Reg_Bank_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg0_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:37]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg1_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:38]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg2_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:39]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg3_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:40]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg4_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:41]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg5_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:42]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg6_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:43]
ERROR: [VRFC 10-665] expression has 4 elements ; formal reg7_data expects 0 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_bank_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 0 elements ; expected 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:13]
ERROR: [VRFC 10-664] expression has 0 elements ; expected 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:14]
ERROR: [VRFC 10-664] expression has 0 elements ; expected 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:15]
ERROR: [VRFC 10-664] expression has 0 elements ; expected 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:16]
ERROR: [VRFC 10-664] expression has 0 elements ; expected 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:17]
ERROR: [VRFC 10-664] expression has 0 elements ; expected 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:18]
ERROR: [VRFC 10-664] expression has 0 elements ; expected 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:19]
ERROR: [VRFC 10-664] expression has 0 elements ; expected 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_bank_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Mar 31 17:04:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg0_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:37]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg1_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:38]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg2_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:39]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg3_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:40]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg4_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:41]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg5_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:42]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg6_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:43]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg7_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_bank_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg0_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:37]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg1_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:38]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg2_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:39]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg3_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:40]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg4_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:41]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg5_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:42]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg6_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:43]
ERROR: [VRFC 10-665] expression has 0 elements ; formal reg7_data expects 4 [C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_bank_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim/xsim.dir/Reg_Bank_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 31 17:11:23 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1161.887 ; gain = 7.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1161.887 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.887 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Mar 31 17:15:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1165.457 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1165.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.508 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.508 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.508 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.508 ; gain = 0.000
set_property top Decoder_3_to_8_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_3_to_8_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Decoder_3_to_8_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Decoder_3_to_8_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decoder_3_to_8_Sim_behav xil_defaultlib.Decoder_3_to_8_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3_to_8_sim
Built simulation snapshot Decoder_3_to_8_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_3_to_8_Sim_behav -key {Behavioral:sim_1:Functional:Decoder_3_to_8_Sim} -tclbatch {Decoder_3_to_8_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Decoder_3_to_8_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_3_to_8_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.676 ; gain = 7.168
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1176.738 ; gain = 0.000
current_sim simulation_22
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_3_to_8_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Decoder_3_to_8_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Decoder_3_to_8_Sim_behav xil_defaultlib.Decoder_3_to_8_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_3_to_8_Sim_behav -key {Behavioral:sim_1:Functional:Decoder_3_to_8_Sim} -tclbatch {Decoder_3_to_8_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Decoder_3_to_8_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_3_to_8_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.738 ; gain = 0.000
set_property top Reg_Bank_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_22
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1176.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1176.738 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1176.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.098 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1178.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1178.191 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Reg_Bank_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Reg_Bank_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank_Sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Reg_Bank_Sim_behav xil_defaultlib.Reg_Bank_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_bank_sim
Built simulation snapshot Reg_Bank_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Reg_Bank_Sim_behav -key {Behavioral:sim_1:Functional:Reg_Bank_Sim} -tclbatch {Reg_Bank_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Reg_Bank_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Reg_Bank_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1178.191 ; gain = 0.000
cd C:\Users\sahan\OneDrive\Desktop\Nano-processor
couldn't change working directory to "C:UserssahanOneDriveDesktopNano-processor": no such file or directory
cd C:\Users\sahan\OneDrive\Desktop
couldn't change working directory to "C:UserssahanOneDriveDesktop": no such file or directory
cd C:/Users/sahan/OneDrive/Desktop
cd Nano-processor
git status
WARNING: [Common 17-259] Unknown Tcl command 'git status' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
On branch registerBank
Your branch is up to date with 'origin/registerBank'.

Changes not staged for commit:
  (use "git add <file>..." to update what will be committed)
  (use "git restore <file>..." to discard changes in working directory)
	modified:   Nano-processor.cache/wt/project.wpc
	modified:   Nano-processor.srcs/sources_1/new/D_FF.vhd
	modified:   Nano-processor.xpr

Untracked files:
  (use "git add <file>..." to include in what will be committed)
	Nano-processor.cache/wt/gui_handlers.wdf
	Nano-processor.cache/wt/java_command_handlers.wdf
	Nano-processor.cache/wt/synthesis.wdf
	Nano-processor.cache/wt/synthesis_details.wdf
	Nano-processor.cache/wt/webtalk_pa.xml
	Nano-processor.cache/wt/xsim.wdf
	Nano-processor.ip_user_files/
	Nano-processor.runs/
	Nano-processor.sim/
	Nano-processor.srcs/sim_1/
	Nano-processor.srcs/sources_1/new/Decoder_2_to_4.vhd
	Nano-processor.srcs/sources_1/new/Decoder_3_to_8.vhd
	Nano-processor.srcs/sources_1/new/Register.vhd
	Nano-processor.srcs/sources_1/new/Register_Bank.vhd
	vivado.jou
	vivado.log
	vivado_pid22968.str

no changes added to commit (use "git add" and/or "git commit -a")
exec git add --all
warning: in the working copy of 'Nano-processor.runs/synth_1/ISEWrap.js', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.runs/synth_1/ISEWrap.sh', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.runs/synth_1/Reg_Bank.vds', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.runs/synth_1/Reg_Bank_utilization_synth.rpt', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.runs/synth_1/vivado.jou', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/compile.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/elaborate.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/webtalk.jou', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/webtalk.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/webtalk_11484.backup.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/webtalk_24720.backup.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/webtalk_26972.backup.jou', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/webtalk_27584.backup.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/webtalk_28220.backup.jou', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/webtalk_32116.backup.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/webtalk_32492.backup.jou', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/webtalk_4520.backup.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.sim/sim_1/behav/xsim/xvhdl.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.srcs/sim_1/new/D_FF_Sim.vhd', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.srcs/sim_1/new/Decoder_3_to_8_Sim.vhd', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.srcs/sim_1/new/Reg_Bank_Sim.vhd', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.srcs/sim_1/new/Reg_Sim.vhd', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.srcs/sources_1/new/Decoder_2_to_4.vhd', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.srcs/sources_1/new/Decoder_3_to_8.vhd', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.srcs/sources_1/new/Register.vhd', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'Nano-processor.srcs/sources_1/new/Register_Bank.vhd', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'vivado.jou', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'vivado.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'vivado_pid22968.str', LF will be replaced by CRLF the next time Git touches it
exec git add --all
warning: in the working copy of 'vivado.jou', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'vivado.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'vivado_pid22968.str', LF will be replaced by CRLF the next time Git touches it
exec git add --all
warning: in the working copy of 'vivado.jou', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'vivado.log', LF will be replaced by CRLF the next time Git touches it
warning: in the working copy of 'vivado_pid22968.str', LF will be replaced by CRLF the next time Git touches it
