=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob101_circuit4/Prob101_circuit4_sample01 results\phi4_14b_0shot_temp0.0\Prob101_circuit4/Prob101_circuit4_sample01.sv dataset_code-complete-iccad2023/Prob101_circuit4_test.sv dataset_code-complete-iccad2023/Prob101_circuit4_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob101_circuit4/Prob101_circuit4_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'q' has 62 mismatches. First mismatch occurred at time 30.
Hint: Total mismatched samples is 62 out of 121 samples

Simulation finished at 605 ps
Mismatches: 62 in 121 samples


--- stderr ---
