# LAB SESSIONS 

## DAY 1: Introduction to TCL and VSDSYNTH Toolbox Usage
![image](https://github.com/user-attachments/assets/80761b32-5178-4785-91c4-08c6c68a2a54)

![image](https://github.com/user-attachments/assets/09ff035e-48c1-4131-b3f5-22e85eb83238)

![image](https://github.com/user-attachments/assets/5245d11f-4f9a-4fe2-a650-3a1ec08ea28a)

![image](https://github.com/user-attachments/assets/85838a09-bed0-4ace-bb66-0da6dd29680a)

### VSD Toolbox
![image](https://github.com/user-attachments/assets/11136379-ba69-4535-80aa-5737e25600bf)

![image](https://github.com/user-attachments/assets/063b9d91-e592-42ae-8b40-cca1cb73e5bb)

![image](https://github.com/user-attachments/assets/6ac708aa-066a-48ac-ade5-ab4728a705be)

![image](https://github.com/user-attachments/assets/19299c27-1f0e-40bc-8a7e-d8140a5cdabc)

![image](https://github.com/user-attachments/assets/b17e682a-6f45-4f86-a7e1-c1d109050714)

![image](https://github.com/user-attachments/assets/1ad95993-12a4-4e0a-a136-1bb980e04939)




## DAY 2: Variable Creation and Processing Contraints from CSV using TCL

![image](https://github.com/user-attachments/assets/9935d6b5-84cf-48d4-b03c-64536772738f)
![image](https://github.com/user-attachments/assets/7862773e-5d81-40df-94e5-5e88e51013a5)
![image](https://github.com/user-attachments/assets/e55da2bf-86c1-423b-86da-8a270fba3d6f)
![image](https://github.com/user-attachments/assets/4775d07a-2014-497d-8f58-9d944c8db632)



### DEMO for computing row numbers

![image](https://github.com/user-attachments/assets/3c245d33-b060-4e7a-acc1-ae8837bfbd3c)

![image](https://github.com/user-attachments/assets/aa569961-c2fc-4c84-b6c9-050ecf36a43a)



## DAY 3: Processing Clock and Input Constraints
### Creating complete clock constraints
![image](https://github.com/user-attachments/assets/e9ece8e2-d968-43b6-ba67-54b5f36131aa)

![image](https://github.com/user-attachments/assets/4b8dddd8-1e95-41ca-9c05-98ff6c33d2f9)

![image](https://github.com/user-attachments/assets/87df5f0b-d627-4094-893e-606cda373a5e)

![image](https://github.com/user-attachments/assets/a3501a12-0a23-4212-b1e3-23f764cedb74)

![image](https://github.com/user-attachments/assets/d16373c2-69a5-478f-9149-e8c7d5065f5c)

![image](https://github.com/user-attachments/assets/6b307be1-253b-4672-a5ec-0c39a67eb8f1)

![image](https://github.com/user-attachments/assets/0d0b3f22-7278-4764-9174-4a17950a9a01)

![image](https://github.com/user-attachments/assets/32a43187-5e78-4b3b-8027-f9ce19b114ec)



### Grepping input ports from all verilogs and reformatting for fixed space


### Input constraints generation and bits/ bussed differentiation script

![image](https://github.com/user-attachments/assets/f19c697d-e471-4388-94c4-4557ec7f74c2)





## DAY 4: Complete Scripting and Yosys Synthesis Introduction

## DAY 5: Advanced Scripting Techniques and Quality of Results Generation

### Interpret input, transition and output delay constraint and creation
![image](https://github.com/user-attachments/assets/421bb310-55a2-4a20-8602-7642c5773bd2)

### Process bussed ports and configuration file creation
