#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x147e8f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x147ea80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x146f2d0 .functor NOT 1, L_0x14e18e0, C4<0>, C4<0>, C4<0>;
L_0x14e16c0 .functor XOR 2, L_0x14e1560, L_0x14e1620, C4<00>, C4<00>;
L_0x14e17d0 .functor XOR 2, L_0x14e16c0, L_0x14e1730, C4<00>, C4<00>;
v0x14d75d0_0 .net *"_ivl_10", 1 0, L_0x14e1730;  1 drivers
v0x14d76d0_0 .net *"_ivl_12", 1 0, L_0x14e17d0;  1 drivers
v0x14d77b0_0 .net *"_ivl_2", 1 0, L_0x14da8f0;  1 drivers
v0x14d7870_0 .net *"_ivl_4", 1 0, L_0x14e1560;  1 drivers
v0x14d7950_0 .net *"_ivl_6", 1 0, L_0x14e1620;  1 drivers
v0x14d7a80_0 .net *"_ivl_8", 1 0, L_0x14e16c0;  1 drivers
v0x14d7b60_0 .net "a", 0 0, v0x14d1570_0;  1 drivers
v0x14d7c00_0 .net "b", 0 0, v0x14d1610_0;  1 drivers
v0x14d7ca0_0 .net "c", 0 0, v0x14d16b0_0;  1 drivers
v0x14d7d40_0 .var "clk", 0 0;
v0x14d7de0_0 .net "d", 0 0, v0x14d17f0_0;  1 drivers
v0x14d7e80_0 .net "out_pos_dut", 0 0, L_0x14e1400;  1 drivers
v0x14d7f20_0 .net "out_pos_ref", 0 0, L_0x14d9450;  1 drivers
v0x14d7fc0_0 .net "out_sop_dut", 0 0, L_0x14de6a0;  1 drivers
v0x14d8060_0 .net "out_sop_ref", 0 0, L_0x14abd20;  1 drivers
v0x14d8100_0 .var/2u "stats1", 223 0;
v0x14d81a0_0 .var/2u "strobe", 0 0;
v0x14d8240_0 .net "tb_match", 0 0, L_0x14e18e0;  1 drivers
v0x14d8310_0 .net "tb_mismatch", 0 0, L_0x146f2d0;  1 drivers
v0x14d83b0_0 .net "wavedrom_enable", 0 0, v0x14d1ac0_0;  1 drivers
v0x14d8480_0 .net "wavedrom_title", 511 0, v0x14d1b60_0;  1 drivers
L_0x14da8f0 .concat [ 1 1 0 0], L_0x14d9450, L_0x14abd20;
L_0x14e1560 .concat [ 1 1 0 0], L_0x14d9450, L_0x14abd20;
L_0x14e1620 .concat [ 1 1 0 0], L_0x14e1400, L_0x14de6a0;
L_0x14e1730 .concat [ 1 1 0 0], L_0x14d9450, L_0x14abd20;
L_0x14e18e0 .cmp/eeq 2, L_0x14da8f0, L_0x14e17d0;
S_0x147ec10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x147ea80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x146f6b0 .functor AND 1, v0x14d16b0_0, v0x14d17f0_0, C4<1>, C4<1>;
L_0x146fa90 .functor NOT 1, v0x14d1570_0, C4<0>, C4<0>, C4<0>;
L_0x146fe70 .functor NOT 1, v0x14d1610_0, C4<0>, C4<0>, C4<0>;
L_0x14700f0 .functor AND 1, L_0x146fa90, L_0x146fe70, C4<1>, C4<1>;
L_0x1489480 .functor AND 1, L_0x14700f0, v0x14d16b0_0, C4<1>, C4<1>;
L_0x14abd20 .functor OR 1, L_0x146f6b0, L_0x1489480, C4<0>, C4<0>;
L_0x14d88d0 .functor NOT 1, v0x14d1610_0, C4<0>, C4<0>, C4<0>;
L_0x14d8940 .functor OR 1, L_0x14d88d0, v0x14d17f0_0, C4<0>, C4<0>;
L_0x14d8a50 .functor AND 1, v0x14d16b0_0, L_0x14d8940, C4<1>, C4<1>;
L_0x14d8b10 .functor NOT 1, v0x14d1570_0, C4<0>, C4<0>, C4<0>;
L_0x14d8be0 .functor OR 1, L_0x14d8b10, v0x14d1610_0, C4<0>, C4<0>;
L_0x14d8c50 .functor AND 1, L_0x14d8a50, L_0x14d8be0, C4<1>, C4<1>;
L_0x14d8dd0 .functor NOT 1, v0x14d1610_0, C4<0>, C4<0>, C4<0>;
L_0x14d8e40 .functor OR 1, L_0x14d8dd0, v0x14d17f0_0, C4<0>, C4<0>;
L_0x14d8d60 .functor AND 1, v0x14d16b0_0, L_0x14d8e40, C4<1>, C4<1>;
L_0x14d8fd0 .functor NOT 1, v0x14d1570_0, C4<0>, C4<0>, C4<0>;
L_0x14d90d0 .functor OR 1, L_0x14d8fd0, v0x14d17f0_0, C4<0>, C4<0>;
L_0x14d9190 .functor AND 1, L_0x14d8d60, L_0x14d90d0, C4<1>, C4<1>;
L_0x14d9340 .functor XNOR 1, L_0x14d8c50, L_0x14d9190, C4<0>, C4<0>;
v0x146ec00_0 .net *"_ivl_0", 0 0, L_0x146f6b0;  1 drivers
v0x146f000_0 .net *"_ivl_12", 0 0, L_0x14d88d0;  1 drivers
v0x146f3e0_0 .net *"_ivl_14", 0 0, L_0x14d8940;  1 drivers
v0x146f7c0_0 .net *"_ivl_16", 0 0, L_0x14d8a50;  1 drivers
v0x146fba0_0 .net *"_ivl_18", 0 0, L_0x14d8b10;  1 drivers
v0x146ff80_0 .net *"_ivl_2", 0 0, L_0x146fa90;  1 drivers
v0x1470200_0 .net *"_ivl_20", 0 0, L_0x14d8be0;  1 drivers
v0x14cfae0_0 .net *"_ivl_24", 0 0, L_0x14d8dd0;  1 drivers
v0x14cfbc0_0 .net *"_ivl_26", 0 0, L_0x14d8e40;  1 drivers
v0x14cfca0_0 .net *"_ivl_28", 0 0, L_0x14d8d60;  1 drivers
v0x14cfd80_0 .net *"_ivl_30", 0 0, L_0x14d8fd0;  1 drivers
v0x14cfe60_0 .net *"_ivl_32", 0 0, L_0x14d90d0;  1 drivers
v0x14cff40_0 .net *"_ivl_36", 0 0, L_0x14d9340;  1 drivers
L_0x7f51f7c6c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14d0000_0 .net *"_ivl_38", 0 0, L_0x7f51f7c6c018;  1 drivers
v0x14d00e0_0 .net *"_ivl_4", 0 0, L_0x146fe70;  1 drivers
v0x14d01c0_0 .net *"_ivl_6", 0 0, L_0x14700f0;  1 drivers
v0x14d02a0_0 .net *"_ivl_8", 0 0, L_0x1489480;  1 drivers
v0x14d0380_0 .net "a", 0 0, v0x14d1570_0;  alias, 1 drivers
v0x14d0440_0 .net "b", 0 0, v0x14d1610_0;  alias, 1 drivers
v0x14d0500_0 .net "c", 0 0, v0x14d16b0_0;  alias, 1 drivers
v0x14d05c0_0 .net "d", 0 0, v0x14d17f0_0;  alias, 1 drivers
v0x14d0680_0 .net "out_pos", 0 0, L_0x14d9450;  alias, 1 drivers
v0x14d0740_0 .net "out_sop", 0 0, L_0x14abd20;  alias, 1 drivers
v0x14d0800_0 .net "pos0", 0 0, L_0x14d8c50;  1 drivers
v0x14d08c0_0 .net "pos1", 0 0, L_0x14d9190;  1 drivers
L_0x14d9450 .functor MUXZ 1, L_0x7f51f7c6c018, L_0x14d8c50, L_0x14d9340, C4<>;
S_0x14d0a40 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x147ea80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x14d1570_0 .var "a", 0 0;
v0x14d1610_0 .var "b", 0 0;
v0x14d16b0_0 .var "c", 0 0;
v0x14d1750_0 .net "clk", 0 0, v0x14d7d40_0;  1 drivers
v0x14d17f0_0 .var "d", 0 0;
v0x14d18e0_0 .var/2u "fail", 0 0;
v0x14d1980_0 .var/2u "fail1", 0 0;
v0x14d1a20_0 .net "tb_match", 0 0, L_0x14e18e0;  alias, 1 drivers
v0x14d1ac0_0 .var "wavedrom_enable", 0 0;
v0x14d1b60_0 .var "wavedrom_title", 511 0;
E_0x147d260/0 .event negedge, v0x14d1750_0;
E_0x147d260/1 .event posedge, v0x14d1750_0;
E_0x147d260 .event/or E_0x147d260/0, E_0x147d260/1;
S_0x14d0d70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x14d0a40;
 .timescale -12 -12;
v0x14d0fb0_0 .var/2s "i", 31 0;
E_0x147d100 .event posedge, v0x14d1750_0;
S_0x14d10b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x14d0a40;
 .timescale -12 -12;
v0x14d12b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14d1390 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x14d0a40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14d1d40 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x147ea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14d9600 .functor NOT 1, v0x14d1610_0, C4<0>, C4<0>, C4<0>;
L_0x14d97a0 .functor AND 1, v0x14d1570_0, L_0x14d9600, C4<1>, C4<1>;
L_0x14d9880 .functor NOT 1, v0x14d16b0_0, C4<0>, C4<0>, C4<0>;
L_0x14d9a00 .functor AND 1, L_0x14d97a0, L_0x14d9880, C4<1>, C4<1>;
L_0x14d9b40 .functor NOT 1, v0x14d17f0_0, C4<0>, C4<0>, C4<0>;
L_0x14d9cc0 .functor AND 1, L_0x14d9a00, L_0x14d9b40, C4<1>, C4<1>;
L_0x14d9e10 .functor NOT 1, v0x14d1570_0, C4<0>, C4<0>, C4<0>;
L_0x14d9f90 .functor AND 1, L_0x14d9e10, v0x14d1610_0, C4<1>, C4<1>;
L_0x14da0a0 .functor NOT 1, v0x14d16b0_0, C4<0>, C4<0>, C4<0>;
L_0x14da110 .functor AND 1, L_0x14d9f90, L_0x14da0a0, C4<1>, C4<1>;
L_0x14da280 .functor NOT 1, v0x14d17f0_0, C4<0>, C4<0>, C4<0>;
L_0x14da2f0 .functor AND 1, L_0x14da110, L_0x14da280, C4<1>, C4<1>;
L_0x14da420 .functor OR 1, L_0x14d9cc0, L_0x14da2f0, C4<0>, C4<0>;
L_0x14da530 .functor NOT 1, v0x14d1570_0, C4<0>, C4<0>, C4<0>;
L_0x14da3b0 .functor NOT 1, v0x14d1610_0, C4<0>, C4<0>, C4<0>;
L_0x14da620 .functor AND 1, L_0x14da530, L_0x14da3b0, C4<1>, C4<1>;
L_0x14da7c0 .functor AND 1, L_0x14da620, v0x14d16b0_0, C4<1>, C4<1>;
L_0x14da880 .functor NOT 1, v0x14d17f0_0, C4<0>, C4<0>, C4<0>;
L_0x14da990 .functor AND 1, L_0x14da7c0, L_0x14da880, C4<1>, C4<1>;
L_0x14daaa0 .functor OR 1, L_0x14da420, L_0x14da990, C4<0>, C4<0>;
L_0x14dac60 .functor NOT 1, v0x14d1570_0, C4<0>, C4<0>, C4<0>;
L_0x14dacd0 .functor NOT 1, v0x14d1610_0, C4<0>, C4<0>, C4<0>;
L_0x14dae00 .functor AND 1, L_0x14dac60, L_0x14dacd0, C4<1>, C4<1>;
L_0x14daf10 .functor NOT 1, v0x14d16b0_0, C4<0>, C4<0>, C4<0>;
L_0x14db050 .functor AND 1, L_0x14dae00, L_0x14daf10, C4<1>, C4<1>;
L_0x14db160 .functor AND 1, L_0x14db050, v0x14d17f0_0, C4<1>, C4<1>;
L_0x14db300 .functor OR 1, L_0x14daaa0, L_0x14db160, C4<0>, C4<0>;
L_0x14db410 .functor NOT 1, v0x14d1570_0, C4<0>, C4<0>, C4<0>;
L_0x14db570 .functor NOT 1, v0x14d1610_0, C4<0>, C4<0>, C4<0>;
L_0x14db5e0 .functor AND 1, L_0x14db410, L_0x14db570, C4<1>, C4<1>;
L_0x14db7f0 .functor NOT 1, v0x14d16b0_0, C4<0>, C4<0>, C4<0>;
L_0x14db860 .functor AND 1, L_0x14db5e0, L_0x14db7f0, C4<1>, C4<1>;
L_0x14dba80 .functor NOT 1, v0x14d17f0_0, C4<0>, C4<0>, C4<0>;
L_0x14dbaf0 .functor AND 1, L_0x14db860, L_0x14dba80, C4<1>, C4<1>;
L_0x14dbd20 .functor OR 1, L_0x14db300, L_0x14dbaf0, C4<0>, C4<0>;
L_0x14dbe30 .functor AND 1, v0x14d1570_0, v0x14d1610_0, C4<1>, C4<1>;
L_0x14dbfd0 .functor AND 1, L_0x14dbe30, v0x14d16b0_0, C4<1>, C4<1>;
L_0x14dc090 .functor NOT 1, v0x14d17f0_0, C4<0>, C4<0>, C4<0>;
L_0x14dbea0 .functor AND 1, L_0x14dbfd0, L_0x14dc090, C4<1>, C4<1>;
L_0x14dc240 .functor OR 1, L_0x14dbd20, L_0x14dbea0, C4<0>, C4<0>;
L_0x14dc4a0 .functor NOT 1, v0x14d1570_0, C4<0>, C4<0>, C4<0>;
L_0x14dc510 .functor AND 1, L_0x14dc4a0, v0x14d1610_0, C4<1>, C4<1>;
L_0x14dc730 .functor AND 1, L_0x14dc510, v0x14d16b0_0, C4<1>, C4<1>;
L_0x14dc7f0 .functor AND 1, L_0x14dc730, v0x14d17f0_0, C4<1>, C4<1>;
L_0x14dca20 .functor OR 1, L_0x14dc240, L_0x14dc7f0, C4<0>, C4<0>;
L_0x14dcb30 .functor NOT 1, v0x14d1610_0, C4<0>, C4<0>, C4<0>;
L_0x14dcd20 .functor AND 1, v0x14d1570_0, L_0x14dcb30, C4<1>, C4<1>;
L_0x14dcde0 .functor AND 1, L_0x14dcd20, v0x14d16b0_0, C4<1>, C4<1>;
L_0x14dd030 .functor AND 1, L_0x14dcde0, v0x14d17f0_0, C4<1>, C4<1>;
L_0x14dd0f0 .functor OR 1, L_0x14dca20, L_0x14dd030, C4<0>, C4<0>;
L_0x14dd3a0 .functor AND 1, v0x14d1570_0, v0x14d1610_0, C4<1>, C4<1>;
L_0x14dd410 .functor NOT 1, v0x14d16b0_0, C4<0>, C4<0>, C4<0>;
L_0x14dd840 .functor AND 1, L_0x14dd3a0, L_0x14dd410, C4<1>, C4<1>;
L_0x14dd950 .functor AND 1, L_0x14dd840, v0x14d17f0_0, C4<1>, C4<1>;
L_0x14ddde0 .functor OR 1, L_0x14dd0f0, L_0x14dd950, C4<0>, C4<0>;
L_0x14ddef0 .functor AND 1, v0x14d1570_0, v0x14d1610_0, C4<1>, C4<1>;
L_0x14de340 .functor AND 1, L_0x14ddef0, v0x14d16b0_0, C4<1>, C4<1>;
L_0x14de400 .functor AND 1, L_0x14de340, v0x14d17f0_0, C4<1>, C4<1>;
L_0x14de6a0 .functor OR 1, L_0x14ddde0, L_0x14de400, C4<0>, C4<0>;
L_0x14de800 .functor NOT 1, v0x14d1570_0, C4<0>, C4<0>, C4<0>;
L_0x14dea60 .functor NOT 1, v0x14d1610_0, C4<0>, C4<0>, C4<0>;
L_0x14dead0 .functor OR 1, L_0x14de800, L_0x14dea60, C4<0>, C4<0>;
L_0x14dede0 .functor OR 1, L_0x14dead0, v0x14d16b0_0, C4<0>, C4<0>;
L_0x14deea0 .functor OR 1, L_0x14dede0, v0x14d17f0_0, C4<0>, C4<0>;
L_0x14df170 .functor NOT 1, v0x14d1610_0, C4<0>, C4<0>, C4<0>;
L_0x14df1e0 .functor OR 1, v0x14d1570_0, L_0x14df170, C4<0>, C4<0>;
L_0x14df4c0 .functor NOT 1, v0x14d16b0_0, C4<0>, C4<0>, C4<0>;
L_0x14df530 .functor OR 1, L_0x14df1e0, L_0x14df4c0, C4<0>, C4<0>;
L_0x14df870 .functor NOT 1, v0x14d17f0_0, C4<0>, C4<0>, C4<0>;
L_0x14df8e0 .functor OR 1, L_0x14df530, L_0x14df870, C4<0>, C4<0>;
L_0x14dfc30 .functor AND 1, L_0x14deea0, L_0x14df8e0, C4<1>, C4<1>;
L_0x14dfd40 .functor NOT 1, v0x14d1570_0, C4<0>, C4<0>, C4<0>;
L_0x14e0000 .functor OR 1, L_0x14dfd40, v0x14d1610_0, C4<0>, C4<0>;
L_0x14e00c0 .functor NOT 1, v0x14d16b0_0, C4<0>, C4<0>, C4<0>;
L_0x14e0390 .functor OR 1, L_0x14e0000, L_0x14e00c0, C4<0>, C4<0>;
L_0x14e04a0 .functor NOT 1, v0x14d17f0_0, C4<0>, C4<0>, C4<0>;
L_0x14e0780 .functor OR 1, L_0x14e0390, L_0x14e04a0, C4<0>, C4<0>;
L_0x14e0890 .functor AND 1, L_0x14dfc30, L_0x14e0780, C4<1>, C4<1>;
L_0x14e0c20 .functor OR 1, v0x14d1570_0, v0x14d1610_0, C4<0>, C4<0>;
L_0x14e0c90 .functor NOT 1, v0x14d16b0_0, C4<0>, C4<0>, C4<0>;
L_0x14e0f90 .functor OR 1, L_0x14e0c20, L_0x14e0c90, C4<0>, C4<0>;
L_0x14e10a0 .functor OR 1, L_0x14e0f90, v0x14d17f0_0, C4<0>, C4<0>;
L_0x14e1400 .functor AND 1, L_0x14e0890, L_0x14e10a0, C4<1>, C4<1>;
v0x14d1f00_0 .net *"_ivl_0", 0 0, L_0x14d9600;  1 drivers
v0x14d1fe0_0 .net *"_ivl_10", 0 0, L_0x14d9cc0;  1 drivers
v0x14d20c0_0 .net *"_ivl_100", 0 0, L_0x14dd3a0;  1 drivers
v0x14d21b0_0 .net *"_ivl_102", 0 0, L_0x14dd410;  1 drivers
v0x14d2290_0 .net *"_ivl_104", 0 0, L_0x14dd840;  1 drivers
v0x14d23c0_0 .net *"_ivl_106", 0 0, L_0x14dd950;  1 drivers
v0x14d24a0_0 .net *"_ivl_108", 0 0, L_0x14ddde0;  1 drivers
v0x14d2580_0 .net *"_ivl_110", 0 0, L_0x14ddef0;  1 drivers
v0x14d2660_0 .net *"_ivl_112", 0 0, L_0x14de340;  1 drivers
v0x14d27d0_0 .net *"_ivl_114", 0 0, L_0x14de400;  1 drivers
v0x14d28b0_0 .net *"_ivl_118", 0 0, L_0x14de800;  1 drivers
v0x14d2990_0 .net *"_ivl_12", 0 0, L_0x14d9e10;  1 drivers
v0x14d2a70_0 .net *"_ivl_120", 0 0, L_0x14dea60;  1 drivers
v0x14d2b50_0 .net *"_ivl_122", 0 0, L_0x14dead0;  1 drivers
v0x14d2c30_0 .net *"_ivl_124", 0 0, L_0x14dede0;  1 drivers
v0x14d2d10_0 .net *"_ivl_126", 0 0, L_0x14deea0;  1 drivers
v0x14d2df0_0 .net *"_ivl_128", 0 0, L_0x14df170;  1 drivers
v0x14d2fe0_0 .net *"_ivl_130", 0 0, L_0x14df1e0;  1 drivers
v0x14d30c0_0 .net *"_ivl_132", 0 0, L_0x14df4c0;  1 drivers
v0x14d31a0_0 .net *"_ivl_134", 0 0, L_0x14df530;  1 drivers
v0x14d3280_0 .net *"_ivl_136", 0 0, L_0x14df870;  1 drivers
v0x14d3360_0 .net *"_ivl_138", 0 0, L_0x14df8e0;  1 drivers
v0x14d3440_0 .net *"_ivl_14", 0 0, L_0x14d9f90;  1 drivers
v0x14d3520_0 .net *"_ivl_140", 0 0, L_0x14dfc30;  1 drivers
v0x14d3600_0 .net *"_ivl_142", 0 0, L_0x14dfd40;  1 drivers
v0x14d36e0_0 .net *"_ivl_144", 0 0, L_0x14e0000;  1 drivers
v0x14d37c0_0 .net *"_ivl_146", 0 0, L_0x14e00c0;  1 drivers
v0x14d38a0_0 .net *"_ivl_148", 0 0, L_0x14e0390;  1 drivers
v0x14d3980_0 .net *"_ivl_150", 0 0, L_0x14e04a0;  1 drivers
v0x14d3a60_0 .net *"_ivl_152", 0 0, L_0x14e0780;  1 drivers
v0x14d3b40_0 .net *"_ivl_154", 0 0, L_0x14e0890;  1 drivers
v0x14d3c20_0 .net *"_ivl_156", 0 0, L_0x14e0c20;  1 drivers
v0x14d3d00_0 .net *"_ivl_158", 0 0, L_0x14e0c90;  1 drivers
v0x14d3ff0_0 .net *"_ivl_16", 0 0, L_0x14da0a0;  1 drivers
v0x14d40d0_0 .net *"_ivl_160", 0 0, L_0x14e0f90;  1 drivers
v0x14d41b0_0 .net *"_ivl_162", 0 0, L_0x14e10a0;  1 drivers
v0x14d4290_0 .net *"_ivl_18", 0 0, L_0x14da110;  1 drivers
v0x14d4370_0 .net *"_ivl_2", 0 0, L_0x14d97a0;  1 drivers
v0x14d4450_0 .net *"_ivl_20", 0 0, L_0x14da280;  1 drivers
v0x14d4530_0 .net *"_ivl_22", 0 0, L_0x14da2f0;  1 drivers
v0x14d4610_0 .net *"_ivl_24", 0 0, L_0x14da420;  1 drivers
v0x14d46f0_0 .net *"_ivl_26", 0 0, L_0x14da530;  1 drivers
v0x14d47d0_0 .net *"_ivl_28", 0 0, L_0x14da3b0;  1 drivers
v0x14d48b0_0 .net *"_ivl_30", 0 0, L_0x14da620;  1 drivers
v0x14d4990_0 .net *"_ivl_32", 0 0, L_0x14da7c0;  1 drivers
v0x14d4a70_0 .net *"_ivl_34", 0 0, L_0x14da880;  1 drivers
v0x14d4b50_0 .net *"_ivl_36", 0 0, L_0x14da990;  1 drivers
v0x14d4c30_0 .net *"_ivl_38", 0 0, L_0x14daaa0;  1 drivers
v0x14d4d10_0 .net *"_ivl_4", 0 0, L_0x14d9880;  1 drivers
v0x14d4df0_0 .net *"_ivl_40", 0 0, L_0x14dac60;  1 drivers
v0x14d4ed0_0 .net *"_ivl_42", 0 0, L_0x14dacd0;  1 drivers
v0x14d4fb0_0 .net *"_ivl_44", 0 0, L_0x14dae00;  1 drivers
v0x14d5090_0 .net *"_ivl_46", 0 0, L_0x14daf10;  1 drivers
v0x14d5170_0 .net *"_ivl_48", 0 0, L_0x14db050;  1 drivers
v0x14d5250_0 .net *"_ivl_50", 0 0, L_0x14db160;  1 drivers
v0x14d5330_0 .net *"_ivl_52", 0 0, L_0x14db300;  1 drivers
v0x14d5410_0 .net *"_ivl_54", 0 0, L_0x14db410;  1 drivers
v0x14d54f0_0 .net *"_ivl_56", 0 0, L_0x14db570;  1 drivers
v0x14d55d0_0 .net *"_ivl_58", 0 0, L_0x14db5e0;  1 drivers
v0x14d56b0_0 .net *"_ivl_6", 0 0, L_0x14d9a00;  1 drivers
v0x14d5790_0 .net *"_ivl_60", 0 0, L_0x14db7f0;  1 drivers
v0x14d5870_0 .net *"_ivl_62", 0 0, L_0x14db860;  1 drivers
v0x14d5950_0 .net *"_ivl_64", 0 0, L_0x14dba80;  1 drivers
v0x14d5a30_0 .net *"_ivl_66", 0 0, L_0x14dbaf0;  1 drivers
v0x14d5b10_0 .net *"_ivl_68", 0 0, L_0x14dbd20;  1 drivers
v0x14d6000_0 .net *"_ivl_70", 0 0, L_0x14dbe30;  1 drivers
v0x14d60e0_0 .net *"_ivl_72", 0 0, L_0x14dbfd0;  1 drivers
v0x14d61c0_0 .net *"_ivl_74", 0 0, L_0x14dc090;  1 drivers
v0x14d62a0_0 .net *"_ivl_76", 0 0, L_0x14dbea0;  1 drivers
v0x14d6380_0 .net *"_ivl_78", 0 0, L_0x14dc240;  1 drivers
v0x14d6460_0 .net *"_ivl_8", 0 0, L_0x14d9b40;  1 drivers
v0x14d6540_0 .net *"_ivl_80", 0 0, L_0x14dc4a0;  1 drivers
v0x14d6620_0 .net *"_ivl_82", 0 0, L_0x14dc510;  1 drivers
v0x14d6700_0 .net *"_ivl_84", 0 0, L_0x14dc730;  1 drivers
v0x14d67e0_0 .net *"_ivl_86", 0 0, L_0x14dc7f0;  1 drivers
v0x14d68c0_0 .net *"_ivl_88", 0 0, L_0x14dca20;  1 drivers
v0x14d69a0_0 .net *"_ivl_90", 0 0, L_0x14dcb30;  1 drivers
v0x14d6a80_0 .net *"_ivl_92", 0 0, L_0x14dcd20;  1 drivers
v0x14d6b60_0 .net *"_ivl_94", 0 0, L_0x14dcde0;  1 drivers
v0x14d6c40_0 .net *"_ivl_96", 0 0, L_0x14dd030;  1 drivers
v0x14d6d20_0 .net *"_ivl_98", 0 0, L_0x14dd0f0;  1 drivers
v0x14d6e00_0 .net "a", 0 0, v0x14d1570_0;  alias, 1 drivers
v0x14d6ea0_0 .net "b", 0 0, v0x14d1610_0;  alias, 1 drivers
v0x14d6f90_0 .net "c", 0 0, v0x14d16b0_0;  alias, 1 drivers
v0x14d7080_0 .net "d", 0 0, v0x14d17f0_0;  alias, 1 drivers
v0x14d7170_0 .net "out_pos", 0 0, L_0x14e1400;  alias, 1 drivers
v0x14d7230_0 .net "out_sop", 0 0, L_0x14de6a0;  alias, 1 drivers
S_0x14d73b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x147ea80;
 .timescale -12 -12;
E_0x14649f0 .event anyedge, v0x14d81a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14d81a0_0;
    %nor/r;
    %assign/vec4 v0x14d81a0_0, 0;
    %wait E_0x14649f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14d0a40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d18e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d1980_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x14d0a40;
T_4 ;
    %wait E_0x147d260;
    %load/vec4 v0x14d1a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d18e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14d0a40;
T_5 ;
    %wait E_0x147d100;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %wait E_0x147d100;
    %load/vec4 v0x14d18e0_0;
    %store/vec4 v0x14d1980_0, 0, 1;
    %fork t_1, S_0x14d0d70;
    %jmp t_0;
    .scope S_0x14d0d70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14d0fb0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x14d0fb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x147d100;
    %load/vec4 v0x14d0fb0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14d0fb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14d0fb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x14d0a40;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x147d260;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14d17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14d1610_0, 0;
    %assign/vec4 v0x14d1570_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x14d18e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x14d1980_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x147ea80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d7d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d81a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x147ea80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x14d7d40_0;
    %inv;
    %store/vec4 v0x14d7d40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x147ea80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14d1750_0, v0x14d8310_0, v0x14d7b60_0, v0x14d7c00_0, v0x14d7ca0_0, v0x14d7de0_0, v0x14d8060_0, v0x14d7fc0_0, v0x14d7f20_0, v0x14d7e80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x147ea80;
T_9 ;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x147ea80;
T_10 ;
    %wait E_0x147d260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14d8100_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d8100_0, 4, 32;
    %load/vec4 v0x14d8240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d8100_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14d8100_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d8100_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x14d8060_0;
    %load/vec4 v0x14d8060_0;
    %load/vec4 v0x14d7fc0_0;
    %xor;
    %load/vec4 v0x14d8060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d8100_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d8100_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x14d7f20_0;
    %load/vec4 v0x14d7f20_0;
    %load/vec4 v0x14d7e80_0;
    %xor;
    %load/vec4 v0x14d7f20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d8100_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x14d8100_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14d8100_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response5/top_module.sv";
