=====
SETUP
0.169
17.540
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_1_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s2
9.327
9.363
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
9.363
9.833
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s0
10.230
10.800
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_3_s4
10.800
10.835
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_4_s1
10.835
10.870
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_5_s1
10.870
11.340
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_5_s
12.047
12.617
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_6_s
12.617
12.653
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_7_s
12.653
13.123
u_v9958/u_timing_control/u_ssg/w_intr_line_y_7_s0
13.131
13.686
u_v9958/u_timing_control/u_ssg/n643_s0
14.083
14.600
u_v9958/u_cpu_interface/n1314_s9
15.317
15.887
u_v9958/u_cpu_interface/n1314_s5
15.889
16.444
u_v9958/u_cpu_interface/n1314_s3
16.934
17.396
u_v9958/u_cpu_interface/ff_line_interrupt_s1
17.540
=====
SETUP
0.575
17.134
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en1_s4
15.895
16.266
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en1_s3
16.420
16.990
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en1_s1
17.134
=====
SETUP
0.599
17.110
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0
16.052
16.601
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_4_s0
17.110
=====
SETUP
0.599
17.110
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0
16.052
16.601
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_5_s0
17.110
=====
SETUP
0.661
17.047
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.640
8.210
u_v9958/u_command/u_cache/n41_s0
8.210
8.245
u_v9958/u_command/u_cache/n42_s0
8.245
8.280
u_v9958/u_command/u_cache/n43_s0
8.280
8.316
u_v9958/u_command/u_cache/n44_s0
8.316
8.351
u_v9958/u_command/u_cache/n45_s0
8.351
8.386
u_v9958/u_command/u_cache/n46_s0
8.386
8.421
u_v9958/u_command/u_cache/n47_s0
8.421
8.456
u_v9958/u_command/u_cache/n48_s0
8.456
8.492
u_v9958/u_command/u_cache/n49_s0
8.492
8.527
u_v9958/u_command/u_cache/n50_s0
8.527
8.562
u_v9958/u_command/u_cache/n51_s0
8.562
8.597
u_v9958/u_command/u_cache/n52_s0
8.597
8.632
u_v9958/u_command/u_cache/n53_s0
8.632
8.668
u_v9958/u_command/u_cache/n54_s0
8.668
8.703
u_v9958/u_command/u_cache/n55_s0
8.703
8.738
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.464
10.019
u_v9958/u_command/u_cache/ff_cache2_address_17_s7
11.361
11.732
u_v9958/u_command/u_cache/n6822_s15
12.649
13.102
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.034
14.589
u_v9958/u_command/u_cache/ff_vram_address_17_s9
14.840
15.410
u_v9958/u_command/u_cache/ff_vram_address_17_s10
15.584
15.911
u_v9958/u_command/u_cache/ff_vram_address_11_s0
17.047
=====
SETUP
0.687
17.022
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0
16.052
16.514
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_1_s0
17.022
=====
SETUP
0.687
17.022
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0
16.052
16.514
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_2_s0
17.022
=====
SETUP
0.687
17.022
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s0
16.052
16.514
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num1_3_s0
17.022
=====
SETUP
0.747
16.961
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0
16.052
16.601
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_1_s0
16.961
=====
SETUP
0.747
16.961
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0
16.052
16.601
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_3_s0
16.961
=====
SETUP
0.758
16.951
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.640
8.210
u_v9958/u_command/u_cache/n41_s0
8.210
8.245
u_v9958/u_command/u_cache/n42_s0
8.245
8.280
u_v9958/u_command/u_cache/n43_s0
8.280
8.316
u_v9958/u_command/u_cache/n44_s0
8.316
8.351
u_v9958/u_command/u_cache/n45_s0
8.351
8.386
u_v9958/u_command/u_cache/n46_s0
8.386
8.421
u_v9958/u_command/u_cache/n47_s0
8.421
8.456
u_v9958/u_command/u_cache/n48_s0
8.456
8.492
u_v9958/u_command/u_cache/n49_s0
8.492
8.527
u_v9958/u_command/u_cache/n50_s0
8.527
8.562
u_v9958/u_command/u_cache/n51_s0
8.562
8.597
u_v9958/u_command/u_cache/n52_s0
8.597
8.632
u_v9958/u_command/u_cache/n53_s0
8.632
8.668
u_v9958/u_command/u_cache/n54_s0
8.668
8.703
u_v9958/u_command/u_cache/n55_s0
8.703
8.738
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.464
10.019
u_v9958/u_command/u_cache/ff_cache2_address_17_s7
11.361
11.732
u_v9958/u_command/u_cache/n6822_s15
12.649
13.102
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.034
14.589
u_v9958/u_command/u_cache/ff_vram_address_17_s9
14.840
15.410
u_v9958/u_command/u_cache/ff_vram_address_17_s10
15.584
15.911
u_v9958/u_command/u_cache/ff_vram_address_10_s0
16.951
=====
SETUP
0.776
16.933
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0
16.052
16.601
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_0_s0
16.933
=====
SETUP
0.785
16.924
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.640
8.210
u_v9958/u_command/u_cache/n41_s0
8.210
8.245
u_v9958/u_command/u_cache/n42_s0
8.245
8.280
u_v9958/u_command/u_cache/n43_s0
8.280
8.316
u_v9958/u_command/u_cache/n44_s0
8.316
8.351
u_v9958/u_command/u_cache/n45_s0
8.351
8.386
u_v9958/u_command/u_cache/n46_s0
8.386
8.421
u_v9958/u_command/u_cache/n47_s0
8.421
8.456
u_v9958/u_command/u_cache/n48_s0
8.456
8.492
u_v9958/u_command/u_cache/n49_s0
8.492
8.527
u_v9958/u_command/u_cache/n50_s0
8.527
8.562
u_v9958/u_command/u_cache/n51_s0
8.562
8.597
u_v9958/u_command/u_cache/n52_s0
8.597
8.632
u_v9958/u_command/u_cache/n53_s0
8.632
8.668
u_v9958/u_command/u_cache/n54_s0
8.668
8.703
u_v9958/u_command/u_cache/n55_s0
8.703
8.738
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.464
10.019
u_v9958/u_command/u_cache/ff_cache2_address_17_s7
11.361
11.732
u_v9958/u_command/u_cache/n6822_s15
12.649
13.102
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.034
14.589
u_v9958/u_command/u_cache/ff_vram_address_17_s9
14.840
15.410
u_v9958/u_command/u_cache/ff_vram_address_17_s10
15.584
15.911
u_v9958/u_command/u_cache/ff_vram_address_4_s0
16.924
=====
SETUP
0.788
16.920
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1436_s1
15.917
16.288
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n1474_s6
16.458
16.920
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_sprite_overmap_s2
16.920
=====
SETUP
0.812
16.897
17.709
u_v9958/u_command/ff_command_2_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
6.947
7.502
u_v9958/u_command/w_nx_max_1_s3
7.929
8.446
u_v9958/u_command/n2210_s0
8.859
9.429
u_v9958/u_command/n2211_s0
9.429
9.464
u_v9958/u_command/n2212_s0
9.464
9.499
u_v9958/u_command/n2213_s0
9.499
9.534
u_v9958/u_command/n2214_s0
9.534
9.570
u_v9958/u_command/n2215_s0
9.570
9.605
u_v9958/u_command/n2216_s0
9.605
9.640
u_v9958/u_command/n2217_s0
9.640
9.675
u_v9958/u_command/n2218_s0
9.675
9.710
u_v9958/u_command/n2219_s0
9.710
9.746
u_v9958/u_command/n708_s2
11.545
12.062
u_v9958/u_command/ff_wait_counter_7_s21
12.573
13.026
u_v9958/u_command/ff_wait_counter_7_s33
13.929
14.484
u_v9958/u_command/ff_next_state_1_s13
14.902
15.355
u_v9958/u_command/ff_next_state_1_s10
15.849
16.311
u_v9958/u_command/ff_next_state_0_s0
16.897
=====
SETUP
0.812
16.897
17.709
u_v9958/u_command/ff_command_2_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
6.947
7.502
u_v9958/u_command/w_nx_max_1_s3
7.929
8.446
u_v9958/u_command/n2210_s0
8.859
9.429
u_v9958/u_command/n2211_s0
9.429
9.464
u_v9958/u_command/n2212_s0
9.464
9.499
u_v9958/u_command/n2213_s0
9.499
9.534
u_v9958/u_command/n2214_s0
9.534
9.570
u_v9958/u_command/n2215_s0
9.570
9.605
u_v9958/u_command/n2216_s0
9.605
9.640
u_v9958/u_command/n2217_s0
9.640
9.675
u_v9958/u_command/n2218_s0
9.675
9.710
u_v9958/u_command/n2219_s0
9.710
9.746
u_v9958/u_command/n708_s2
11.545
12.062
u_v9958/u_command/ff_wait_counter_7_s21
12.573
13.026
u_v9958/u_command/ff_wait_counter_7_s33
13.929
14.484
u_v9958/u_command/ff_next_state_1_s13
14.902
15.355
u_v9958/u_command/ff_next_state_1_s10
15.849
16.311
u_v9958/u_command/ff_next_state_1_s0
16.897
=====
SETUP
0.820
16.889
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.640
8.210
u_v9958/u_command/u_cache/n41_s0
8.210
8.245
u_v9958/u_command/u_cache/n42_s0
8.245
8.280
u_v9958/u_command/u_cache/n43_s0
8.280
8.316
u_v9958/u_command/u_cache/n44_s0
8.316
8.351
u_v9958/u_command/u_cache/n45_s0
8.351
8.386
u_v9958/u_command/u_cache/n46_s0
8.386
8.421
u_v9958/u_command/u_cache/n47_s0
8.421
8.456
u_v9958/u_command/u_cache/n48_s0
8.456
8.492
u_v9958/u_command/u_cache/n49_s0
8.492
8.527
u_v9958/u_command/u_cache/n50_s0
8.527
8.562
u_v9958/u_command/u_cache/n51_s0
8.562
8.597
u_v9958/u_command/u_cache/n52_s0
8.597
8.632
u_v9958/u_command/u_cache/n53_s0
8.632
8.668
u_v9958/u_command/u_cache/n54_s0
8.668
8.703
u_v9958/u_command/u_cache/n55_s0
8.703
8.738
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.464
10.019
u_v9958/u_command/u_cache/ff_cache2_address_17_s7
11.361
11.732
u_v9958/u_command/u_cache/n6822_s15
12.649
13.102
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.034
14.589
u_v9958/u_command/u_cache/ff_vram_address_17_s9
14.840
15.410
u_v9958/u_command/u_cache/ff_vram_address_17_s10
15.584
15.911
u_v9958/u_command/u_cache/ff_vram_address_14_s0
16.889
=====
SETUP
0.840
16.869
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.640
8.210
u_v9958/u_command/u_cache/n41_s0
8.210
8.245
u_v9958/u_command/u_cache/n42_s0
8.245
8.280
u_v9958/u_command/u_cache/n43_s0
8.280
8.316
u_v9958/u_command/u_cache/n44_s0
8.316
8.351
u_v9958/u_command/u_cache/n45_s0
8.351
8.386
u_v9958/u_command/u_cache/n46_s0
8.386
8.421
u_v9958/u_command/u_cache/n47_s0
8.421
8.456
u_v9958/u_command/u_cache/n48_s0
8.456
8.492
u_v9958/u_command/u_cache/n49_s0
8.492
8.527
u_v9958/u_command/u_cache/n50_s0
8.527
8.562
u_v9958/u_command/u_cache/n51_s0
8.562
8.597
u_v9958/u_command/u_cache/n52_s0
8.597
8.632
u_v9958/u_command/u_cache/n53_s0
8.632
8.668
u_v9958/u_command/u_cache/n54_s0
8.668
8.703
u_v9958/u_command/u_cache/n55_s0
8.703
8.738
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.464
10.019
u_v9958/u_command/u_cache/ff_cache2_address_17_s7
11.361
11.732
u_v9958/u_command/u_cache/n6822_s15
12.649
13.102
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.034
14.589
u_v9958/u_command/u_cache/ff_vram_address_17_s9
14.840
15.410
u_v9958/u_command/u_cache/ff_vram_address_17_s10
15.584
15.911
u_v9958/u_command/u_cache/ff_vram_address_6_s0
16.869
=====
SETUP
0.858
16.851
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.640
8.210
u_v9958/u_command/u_cache/n41_s0
8.210
8.245
u_v9958/u_command/u_cache/n42_s0
8.245
8.280
u_v9958/u_command/u_cache/n43_s0
8.280
8.316
u_v9958/u_command/u_cache/n44_s0
8.316
8.351
u_v9958/u_command/u_cache/n45_s0
8.351
8.386
u_v9958/u_command/u_cache/n46_s0
8.386
8.421
u_v9958/u_command/u_cache/n47_s0
8.421
8.456
u_v9958/u_command/u_cache/n48_s0
8.456
8.492
u_v9958/u_command/u_cache/n49_s0
8.492
8.527
u_v9958/u_command/u_cache/n50_s0
8.527
8.562
u_v9958/u_command/u_cache/n51_s0
8.562
8.597
u_v9958/u_command/u_cache/n52_s0
8.597
8.632
u_v9958/u_command/u_cache/n53_s0
8.632
8.668
u_v9958/u_command/u_cache/n54_s0
8.668
8.703
u_v9958/u_command/u_cache/n55_s0
8.703
8.738
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.464
10.019
u_v9958/u_command/u_cache/ff_cache2_address_17_s7
11.361
11.732
u_v9958/u_command/u_cache/n6822_s15
12.649
13.102
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.034
14.589
u_v9958/u_command/u_cache/ff_vram_address_17_s9
14.840
15.410
u_v9958/u_command/u_cache/ff_vram_address_17_s10
15.584
15.911
u_v9958/u_command/u_cache/ff_vram_address_12_s0
16.851
=====
SETUP
0.866
16.843
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.775
u_v9958/u_timing_control/u_sprite/n121_s13
10.228
10.745
u_v9958/u_timing_control/u_sprite/n121_s11
11.406
11.961
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_current_plane_num_start_4_s4
12.621
13.138
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_4_s13
13.945
14.316
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_vram_address_17_s3
15.538
16.108
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_vram_address_6_s1
16.843
=====
SETUP
0.942
16.767
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.640
8.210
u_v9958/u_command/u_cache/n41_s0
8.210
8.245
u_v9958/u_command/u_cache/n42_s0
8.245
8.280
u_v9958/u_command/u_cache/n43_s0
8.280
8.316
u_v9958/u_command/u_cache/n44_s0
8.316
8.351
u_v9958/u_command/u_cache/n45_s0
8.351
8.386
u_v9958/u_command/u_cache/n46_s0
8.386
8.421
u_v9958/u_command/u_cache/n47_s0
8.421
8.456
u_v9958/u_command/u_cache/n48_s0
8.456
8.492
u_v9958/u_command/u_cache/n49_s0
8.492
8.527
u_v9958/u_command/u_cache/n50_s0
8.527
8.562
u_v9958/u_command/u_cache/n51_s0
8.562
8.597
u_v9958/u_command/u_cache/n52_s0
8.597
8.632
u_v9958/u_command/u_cache/n53_s0
8.632
8.668
u_v9958/u_command/u_cache/n54_s0
8.668
8.703
u_v9958/u_command/u_cache/n55_s0
8.703
8.738
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.464
10.019
u_v9958/u_command/u_cache/ff_cache2_address_17_s7
11.361
11.732
u_v9958/u_command/u_cache/n6822_s15
12.649
13.102
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.034
14.589
u_v9958/u_command/u_cache/ff_vram_address_17_s9
14.840
15.410
u_v9958/u_command/u_cache/ff_vram_address_17_s10
15.584
15.911
u_v9958/u_command/u_cache/ff_vram_address_3_s0
16.767
=====
SETUP
0.945
16.763
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.640
8.210
u_v9958/u_command/u_cache/n41_s0
8.210
8.245
u_v9958/u_command/u_cache/n42_s0
8.245
8.280
u_v9958/u_command/u_cache/n43_s0
8.280
8.316
u_v9958/u_command/u_cache/n44_s0
8.316
8.351
u_v9958/u_command/u_cache/n45_s0
8.351
8.386
u_v9958/u_command/u_cache/n46_s0
8.386
8.421
u_v9958/u_command/u_cache/n47_s0
8.421
8.456
u_v9958/u_command/u_cache/n48_s0
8.456
8.492
u_v9958/u_command/u_cache/n49_s0
8.492
8.527
u_v9958/u_command/u_cache/n50_s0
8.527
8.562
u_v9958/u_command/u_cache/n51_s0
8.562
8.597
u_v9958/u_command/u_cache/n52_s0
8.597
8.632
u_v9958/u_command/u_cache/n53_s0
8.632
8.668
u_v9958/u_command/u_cache/n54_s0
8.668
8.703
u_v9958/u_command/u_cache/n55_s0
8.703
8.738
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.464
10.019
u_v9958/u_command/u_cache/ff_cache2_address_17_s7
11.361
11.732
u_v9958/u_command/u_cache/n6822_s15
12.649
13.102
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.034
14.589
u_v9958/u_command/u_cache/ff_vram_address_17_s9
14.840
15.410
u_v9958/u_command/u_cache/ff_vram_address_17_s10
15.584
15.911
u_v9958/u_command/u_cache/ff_vram_address_2_s0
16.763
=====
SETUP
0.959
16.750
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_4_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_4_s
8.258
8.807
u_v9958/u_timing_control/u_sprite/w_screen_pos_x_5_s
8.807
9.277
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_attribute_1_s0
10.231
10.786
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_1_s
11.204
11.575
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_2_s
11.575
12.045
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s20
12.471
12.842
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s8
13.239
13.692
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s4
14.105
14.622
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2231_s1
15.019
15.390
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/n2243_s0
16.052
16.601
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_plane_num2_2_s0
16.750
=====
SETUP
0.980
16.729
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.640
8.210
u_v9958/u_command/u_cache/n41_s0
8.210
8.245
u_v9958/u_command/u_cache/n42_s0
8.245
8.280
u_v9958/u_command/u_cache/n43_s0
8.280
8.316
u_v9958/u_command/u_cache/n44_s0
8.316
8.351
u_v9958/u_command/u_cache/n45_s0
8.351
8.386
u_v9958/u_command/u_cache/n46_s0
8.386
8.421
u_v9958/u_command/u_cache/n47_s0
8.421
8.456
u_v9958/u_command/u_cache/n48_s0
8.456
8.492
u_v9958/u_command/u_cache/n49_s0
8.492
8.527
u_v9958/u_command/u_cache/n50_s0
8.527
8.562
u_v9958/u_command/u_cache/n51_s0
8.562
8.597
u_v9958/u_command/u_cache/n52_s0
8.597
8.632
u_v9958/u_command/u_cache/n53_s0
8.632
8.668
u_v9958/u_command/u_cache/n54_s0
8.668
8.703
u_v9958/u_command/u_cache/n55_s0
8.703
8.738
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.464
10.019
u_v9958/u_command/u_cache/ff_cache2_address_17_s7
11.361
11.732
u_v9958/u_command/u_cache/n6822_s15
12.649
13.102
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.034
14.589
u_v9958/u_command/u_cache/ff_vram_address_17_s9
14.840
15.410
u_v9958/u_command/u_cache/ff_vram_address_17_s10
15.584
15.911
u_v9958/u_command/u_cache/ff_vram_data_mask_1_s0
16.729
=====
SETUP
0.980
16.729
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.640
8.210
u_v9958/u_command/u_cache/n41_s0
8.210
8.245
u_v9958/u_command/u_cache/n42_s0
8.245
8.280
u_v9958/u_command/u_cache/n43_s0
8.280
8.316
u_v9958/u_command/u_cache/n44_s0
8.316
8.351
u_v9958/u_command/u_cache/n45_s0
8.351
8.386
u_v9958/u_command/u_cache/n46_s0
8.386
8.421
u_v9958/u_command/u_cache/n47_s0
8.421
8.456
u_v9958/u_command/u_cache/n48_s0
8.456
8.492
u_v9958/u_command/u_cache/n49_s0
8.492
8.527
u_v9958/u_command/u_cache/n50_s0
8.527
8.562
u_v9958/u_command/u_cache/n51_s0
8.562
8.597
u_v9958/u_command/u_cache/n52_s0
8.597
8.632
u_v9958/u_command/u_cache/n53_s0
8.632
8.668
u_v9958/u_command/u_cache/n54_s0
8.668
8.703
u_v9958/u_command/u_cache/n55_s0
8.703
8.738
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.464
10.019
u_v9958/u_command/u_cache/ff_cache2_address_17_s7
11.361
11.732
u_v9958/u_command/u_cache/n6822_s15
12.649
13.102
u_v9958/u_command/u_cache/ff_vram_address_17_s11
14.034
14.589
u_v9958/u_command/u_cache/ff_vram_address_17_s9
14.840
15.410
u_v9958/u_command/u_cache/ff_vram_address_17_s10
15.584
15.911
u_v9958/u_command/u_cache/ff_vram_address_7_s0
16.729
=====
HOLD
0.077
5.670
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.670
=====
HOLD
0.077
5.670
5.592
u_v9958/u_color_palette/ff_vdp_g_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.670
=====
HOLD
0.199
5.792
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.792
=====
HOLD
0.199
5.792
5.592
u_v9958/u_color_palette/ff_vdp_b_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.792
=====
HOLD
0.205
5.798
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.798
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.213
5.806
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.806
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.225
5.818
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.818
=====
HOLD
0.225
5.818
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.818
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_13_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_12_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.230
5.822
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_16_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.822
=====
HOLD
0.321
5.914
5.592
u_v9958/u_color_palette/ff_vdp_g_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.914
=====
HOLD
0.323
5.916
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.916
