// Seed: 1888798070
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_2) begin
    id_2 = 1 <-> (1);
  end
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input  tri0 id_2
);
  wand id_4 = 1'b0;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
