<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): FLEXRAM Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">FLEXRAM Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLEXRAM__Peripheral__Access__Layer.html">FLEXRAM Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for FLEXRAM Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__FLEXRAM__Register__Masks.png" border="0" usemap="#agroup____FLEXRAM____Register____Masks" alt=""/></div>
<map name="agroup____FLEXRAM____Register____Masks" id="agroup____FLEXRAM____Register____Masks">
<area shape="rect" title=" " alt="" coords="208,13,396,38"/>
<area shape="rect" href="group__FLEXRAM__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,160,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCM_CTRL - TCM CRTL Register</h2></td></tr>
<tr class="memitem:gaa6bf5a39b3f6460f02d62c46a9288f91"><td class="memItemLeft" align="right" valign="top"><a id="gaa6bf5a39b3f6460f02d62c46a9288f91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaa6bf5a39b3f6460f02d62c46a9288f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b62c18d0bb76ad8e8ddc43404e91f55"><td class="memItemLeft" align="right" valign="top"><a id="ga5b62c18d0bb76ad8e8ddc43404e91f55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b62c18d0bb76ad8e8ddc43404e91f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663ace39c1eb670d031e57f16d5ab8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga663ace39c1eb670d031e57f16d5ab8b6">FLEXRAM_TCM_CTRL_TCM_WWAIT_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_SHIFT)) &amp; FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_MASK)</td></tr>
<tr class="separator:ga663ace39c1eb670d031e57f16d5ab8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5436dfc55277058121652395e948a26a"><td class="memItemLeft" align="right" valign="top"><a id="ga5436dfc55277058121652395e948a26a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga5436dfc55277058121652395e948a26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0f5781acb60e69b94a49f913504eb8"><td class="memItemLeft" align="right" valign="top"><a id="ga3e0f5781acb60e69b94a49f913504eb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3e0f5781acb60e69b94a49f913504eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dd0a28adbccd6a276fa5e953d12d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga20dd0a28adbccd6a276fa5e953d12d5f">FLEXRAM_TCM_CTRL_TCM_RWAIT_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_SHIFT)) &amp; FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_MASK)</td></tr>
<tr class="separator:ga20dd0a28adbccd6a276fa5e953d12d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0011589d57cc5773427d4840c791cd"><td class="memItemLeft" align="right" valign="top"><a id="ga3d0011589d57cc5773427d4840c791cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_TCM_CTRL_FORCE_CLK_ON_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga3d0011589d57cc5773427d4840c791cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7207941fa3a13a867741935e566c541"><td class="memItemLeft" align="right" valign="top"><a id="gac7207941fa3a13a867741935e566c541"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_TCM_CTRL_FORCE_CLK_ON_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac7207941fa3a13a867741935e566c541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c18694db30389f0700d1fe0c79e20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga93c18694db30389f0700d1fe0c79e20c">FLEXRAM_TCM_CTRL_FORCE_CLK_ON</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_TCM_CTRL_FORCE_CLK_ON_SHIFT)) &amp; FLEXRAM_TCM_CTRL_FORCE_CLK_ON_MASK)</td></tr>
<tr class="separator:ga93c18694db30389f0700d1fe0c79e20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">INT_STATUS - Interrupt Status Register</h2></td></tr>
<tr class="memitem:ga32004d02f09faf9e4071adc3d905bd0b"><td class="memItemLeft" align="right" valign="top"><a id="ga32004d02f09faf9e4071adc3d905bd0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga32004d02f09faf9e4071adc3d905bd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69449c4f9d33aecdd3255a74225e7c0f"><td class="memItemLeft" align="right" valign="top"><a id="ga69449c4f9d33aecdd3255a74225e7c0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga69449c4f9d33aecdd3255a74225e7c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fe91d6b57e2932d0ca9f7b2fa91168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga12fe91d6b57e2932d0ca9f7b2fa91168">FLEXRAM_INT_STATUS_ITCM_ERR_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_SHIFT)) &amp; FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_MASK)</td></tr>
<tr class="separator:ga12fe91d6b57e2932d0ca9f7b2fa91168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93db059feb7d6d98e86ae0aa3ebf48f"><td class="memItemLeft" align="right" valign="top"><a id="gaf93db059feb7d6d98e86ae0aa3ebf48f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gaf93db059feb7d6d98e86ae0aa3ebf48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40558b1dd63f8cbf9e7cabf7e62cdc37"><td class="memItemLeft" align="right" valign="top"><a id="ga40558b1dd63f8cbf9e7cabf7e62cdc37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga40558b1dd63f8cbf9e7cabf7e62cdc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f0b23cc950be2f52a6add870284738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga52f0b23cc950be2f52a6add870284738">FLEXRAM_INT_STATUS_DTCM_ERR_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_SHIFT)) &amp; FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_MASK)</td></tr>
<tr class="separator:ga52f0b23cc950be2f52a6add870284738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga424b790981035abae0269b83cac86bcd"><td class="memItemLeft" align="right" valign="top"><a id="ga424b790981035abae0269b83cac86bcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga424b790981035abae0269b83cac86bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca159f9478d74a7e0eef76c14f428c8"><td class="memItemLeft" align="right" valign="top"><a id="gaeca159f9478d74a7e0eef76c14f428c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaeca159f9478d74a7e0eef76c14f428c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0b68ab3258bb15eb400ef936a50b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#gaeb0b68ab3258bb15eb400ef936a50b5e">FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_SHIFT)) &amp; FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_MASK)</td></tr>
<tr class="separator:gaeb0b68ab3258bb15eb400ef936a50b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb92881dd21219f52d5e8b44ebb84540"><td class="memItemLeft" align="right" valign="top"><a id="gabb92881dd21219f52d5e8b44ebb84540"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TRNG_INT_STATUS_HW_ERR_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gabb92881dd21219f52d5e8b44ebb84540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9191f74f70ff1a212a860a2f1c29a613"><td class="memItemLeft" align="right" valign="top"><a id="ga9191f74f70ff1a212a860a2f1c29a613"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TRNG_INT_STATUS_HW_ERR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9191f74f70ff1a212a860a2f1c29a613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d224d4406c67bb32672519dd27f0912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga6d224d4406c67bb32672519dd27f0912">TRNG_INT_STATUS_HW_ERR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_STATUS_HW_ERR_SHIFT)) &amp; TRNG_INT_STATUS_HW_ERR_MASK)</td></tr>
<tr class="separator:ga6d224d4406c67bb32672519dd27f0912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc624a1b87ef6a4a9b0c8865b3fb7342"><td class="memItemLeft" align="right" valign="top"><a id="gacc624a1b87ef6a4a9b0c8865b3fb7342"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TRNG_INT_STATUS_ENT_VAL_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gacc624a1b87ef6a4a9b0c8865b3fb7342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78edda89664c4b2937310076da46f2a8"><td class="memItemLeft" align="right" valign="top"><a id="ga78edda89664c4b2937310076da46f2a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TRNG_INT_STATUS_ENT_VAL_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga78edda89664c4b2937310076da46f2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936350d4cb8328e65d9b6d7caada286a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga936350d4cb8328e65d9b6d7caada286a">TRNG_INT_STATUS_ENT_VAL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_STATUS_ENT_VAL_SHIFT)) &amp; TRNG_INT_STATUS_ENT_VAL_MASK)</td></tr>
<tr class="separator:ga936350d4cb8328e65d9b6d7caada286a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b99fa3c8a416ab92aefa26795c81d1"><td class="memItemLeft" align="right" valign="top"><a id="ga40b99fa3c8a416ab92aefa26795c81d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TRNG_INT_STATUS_FRQ_CT_FAIL_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga40b99fa3c8a416ab92aefa26795c81d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33da40f3a53c9b87087eed78ac934a7"><td class="memItemLeft" align="right" valign="top"><a id="gad33da40f3a53c9b87087eed78ac934a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gad33da40f3a53c9b87087eed78ac934a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc849b18f3b665699eea09ef872c62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga5fc849b18f3b665699eea09ef872c62d">TRNG_INT_STATUS_FRQ_CT_FAIL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT)) &amp; TRNG_INT_STATUS_FRQ_CT_FAIL_MASK)</td></tr>
<tr class="separator:ga5fc849b18f3b665699eea09ef872c62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">INT_STAT_EN - Interrupt Status Enable Register</h2></td></tr>
<tr class="memitem:ga0ac31b6e2d421be1aaa21e7095eb4218"><td class="memItemLeft" align="right" valign="top"><a id="ga0ac31b6e2d421be1aaa21e7095eb4218"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga0ac31b6e2d421be1aaa21e7095eb4218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41310f4a6dec807fa0a15f786e21d201"><td class="memItemLeft" align="right" valign="top"><a id="ga41310f4a6dec807fa0a15f786e21d201"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga41310f4a6dec807fa0a15f786e21d201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8adcba3af6aaac37002a4d3cf5c2bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#gad8adcba3af6aaac37002a4d3cf5c2bfb">FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_SHIFT)) &amp; FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_MASK)</td></tr>
<tr class="separator:gad8adcba3af6aaac37002a4d3cf5c2bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb709034ab152616adfecd52a0c84e7"><td class="memItemLeft" align="right" valign="top"><a id="gafdb709034ab152616adfecd52a0c84e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gafdb709034ab152616adfecd52a0c84e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54cc07070a1047427abca5bf67ef1d1"><td class="memItemLeft" align="right" valign="top"><a id="gae54cc07070a1047427abca5bf67ef1d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae54cc07070a1047427abca5bf67ef1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cee3af40185464af6a6b82f1281ad26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga7cee3af40185464af6a6b82f1281ad26">FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_SHIFT)) &amp; FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_MASK)</td></tr>
<tr class="separator:ga7cee3af40185464af6a6b82f1281ad26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85fd7ee149478bebc09560f1a8b966d"><td class="memItemLeft" align="right" valign="top"><a id="gaa85fd7ee149478bebc09560f1a8b966d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gaa85fd7ee149478bebc09560f1a8b966d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a35bbab8bf8b2a2b192cac4ddf48f5"><td class="memItemLeft" align="right" valign="top"><a id="gab4a35bbab8bf8b2a2b192cac4ddf48f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab4a35bbab8bf8b2a2b192cac4ddf48f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1ec296d2f1ea175223fd600311e54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga8d1ec296d2f1ea175223fd600311e54b">FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_SHIFT)) &amp; FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_MASK)</td></tr>
<tr class="separator:ga8d1ec296d2f1ea175223fd600311e54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">INT_SIG_EN - Interrupt Enable Register</h2></td></tr>
<tr class="memitem:gad55f5c634c64994194a05b300f6edbf8"><td class="memItemLeft" align="right" valign="top"><a id="gad55f5c634c64994194a05b300f6edbf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gad55f5c634c64994194a05b300f6edbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1303c72b008a33fd200254ed02c0d0e"><td class="memItemLeft" align="right" valign="top"><a id="gae1303c72b008a33fd200254ed02c0d0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae1303c72b008a33fd200254ed02c0d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2a160ab6ae47a62f342654e48ae05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga9c2a160ab6ae47a62f342654e48ae05c">FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_SHIFT)) &amp; FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_MASK)</td></tr>
<tr class="separator:ga9c2a160ab6ae47a62f342654e48ae05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462b565fca527e53da85719061fb2544"><td class="memItemLeft" align="right" valign="top"><a id="ga462b565fca527e53da85719061fb2544"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga462b565fca527e53da85719061fb2544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f8409630026f80dea32501df132aca"><td class="memItemLeft" align="right" valign="top"><a id="gab8f8409630026f80dea32501df132aca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab8f8409630026f80dea32501df132aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166d9fe21c0b18b608f7e2606bb74340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga166d9fe21c0b18b608f7e2606bb74340">FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_SHIFT)) &amp; FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_MASK)</td></tr>
<tr class="separator:ga166d9fe21c0b18b608f7e2606bb74340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb6823384f31860ef5fa9e64a2a9e81"><td class="memItemLeft" align="right" valign="top"><a id="ga7fb6823384f31860ef5fa9e64a2a9e81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga7fb6823384f31860ef5fa9e64a2a9e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e7f958b9e0626cc8da03c4bd4ca569"><td class="memItemLeft" align="right" valign="top"><a id="ga02e7f958b9e0626cc8da03c4bd4ca569"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga02e7f958b9e0626cc8da03c4bd4ca569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c94fa986afcb72b7bf36dcd96ffacca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXRAM__Register__Masks.html#ga7c94fa986afcb72b7bf36dcd96ffacca">FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_SHIFT)) &amp; FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_MASK)</td></tr>
<tr class="separator:ga7c94fa986afcb72b7bf36dcd96ffacca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga166d9fe21c0b18b608f7e2606bb74340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga166d9fe21c0b18b608f7e2606bb74340">&#9670;&nbsp;</a></span>FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_SHIFT)) &amp; FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTCM_ERR_SIG_EN - DTCM Access Error Interrupt Enable 0b0..Masked 0b1..Enabled </p>

</div>
</div>
<a id="ga9c2a160ab6ae47a62f342654e48ae05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c2a160ab6ae47a62f342654e48ae05c">&#9670;&nbsp;</a></span>FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_SHIFT)) &amp; FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ITCM_ERR_SIG_EN - ITCM Access Error Interrupt Enable 0b0..Masked 0b1..Enabled </p>

</div>
</div>
<a id="ga7c94fa986afcb72b7bf36dcd96ffacca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c94fa986afcb72b7bf36dcd96ffacca">&#9670;&nbsp;</a></span>FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_SHIFT)) &amp; FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCRAM_ERR_SIG_EN - OCRAM Access Error Interrupt Enable 0b0..Masked 0b1..Enabled </p>

</div>
</div>
<a id="ga7cee3af40185464af6a6b82f1281ad26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cee3af40185464af6a6b82f1281ad26">&#9670;&nbsp;</a></span>FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_SHIFT)) &amp; FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTCM_ERR_STAT_EN - DTCM Access Error Status Enable 0b0..Masked 0b1..Enabled </p>

</div>
</div>
<a id="gad8adcba3af6aaac37002a4d3cf5c2bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8adcba3af6aaac37002a4d3cf5c2bfb">&#9670;&nbsp;</a></span>FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_SHIFT)) &amp; FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ITCM_ERR_STAT_EN - ITCM Access Error Status Enable 0b0..Masked 0b1..Enabled </p>

</div>
</div>
<a id="ga8d1ec296d2f1ea175223fd600311e54b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d1ec296d2f1ea175223fd600311e54b">&#9670;&nbsp;</a></span>FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_SHIFT)) &amp; FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCRAM_ERR_STAT_EN - OCRAM Access Error Status Enable 0b0..Masked 0b1..Enabled </p>

</div>
</div>
<a id="ga52f0b23cc950be2f52a6add870284738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52f0b23cc950be2f52a6add870284738">&#9670;&nbsp;</a></span>FLEXRAM_INT_STATUS_DTCM_ERR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_INT_STATUS_DTCM_ERR_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_SHIFT)) &amp; FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DTCM_ERR_STATUS - DTCM Access Error Status 0b0..DTCM access error does not happen 0b1..DTCM access error happens. </p>

</div>
</div>
<a id="ga12fe91d6b57e2932d0ca9f7b2fa91168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12fe91d6b57e2932d0ca9f7b2fa91168">&#9670;&nbsp;</a></span>FLEXRAM_INT_STATUS_ITCM_ERR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_INT_STATUS_ITCM_ERR_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_SHIFT)) &amp; FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ITCM_ERR_STATUS - ITCM Access Error Status 0b0..ITCM access error does not happen 0b1..ITCM access error happens. </p>

</div>
</div>
<a id="gaeb0b68ab3258bb15eb400ef936a50b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb0b68ab3258bb15eb400ef936a50b5e">&#9670;&nbsp;</a></span>FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_SHIFT)) &amp; FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OCRAM_ERR_STATUS - OCRAM Access Error Status 0b0..OCRAM access error does not happen 0b1..OCRAM access error happens. </p>

</div>
</div>
<a id="ga93c18694db30389f0700d1fe0c79e20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93c18694db30389f0700d1fe0c79e20c">&#9670;&nbsp;</a></span>FLEXRAM_TCM_CTRL_FORCE_CLK_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_TCM_CTRL_FORCE_CLK_ON</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_TCM_CTRL_FORCE_CLK_ON_SHIFT)) &amp; FLEXRAM_TCM_CTRL_FORCE_CLK_ON_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FORCE_CLK_ON - Force RAM Clock Always On </p>

</div>
</div>
<a id="ga20dd0a28adbccd6a276fa5e953d12d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20dd0a28adbccd6a276fa5e953d12d5f">&#9670;&nbsp;</a></span>FLEXRAM_TCM_CTRL_TCM_RWAIT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_TCM_CTRL_TCM_RWAIT_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_SHIFT)) &amp; FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCM_RWAIT_EN - TCM Read Wait Mode Enable 0b0..TCM read fast mode: Read RAM accesses are expected to be finished in 1-cycle. 0b1..TCM read wait mode: Read RAM accesses are expected to be finished in 2-cycles. </p>

</div>
</div>
<a id="ga663ace39c1eb670d031e57f16d5ab8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga663ace39c1eb670d031e57f16d5ab8b6">&#9670;&nbsp;</a></span>FLEXRAM_TCM_CTRL_TCM_WWAIT_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEXRAM_TCM_CTRL_TCM_WWAIT_EN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_SHIFT)) &amp; FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCM_WWAIT_EN - TCM Write Wait Mode Enable 0b0..TCM write fast mode: Write RAM accesses are expected to be finished in 1-cycle. 0b1..TCM write wait mode: Write RAM accesses are expected to be finished in 2-cycles. </p>

</div>
</div>
<a id="ga936350d4cb8328e65d9b6d7caada286a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga936350d4cb8328e65d9b6d7caada286a">&#9670;&nbsp;</a></span>TRNG_INT_STATUS_ENT_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_INT_STATUS_ENT_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_STATUS_ENT_VAL_SHIFT)) &amp; TRNG_INT_STATUS_ENT_VAL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ENT_VAL 0b0..Busy generation entropy. Any value read is invalid. 0b1..TRNG can be stopped and entropy is valid if read. </p>

</div>
</div>
<a id="ga5fc849b18f3b665699eea09ef872c62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc849b18f3b665699eea09ef872c62d">&#9670;&nbsp;</a></span>TRNG_INT_STATUS_FRQ_CT_FAIL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_INT_STATUS_FRQ_CT_FAIL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT)) &amp; TRNG_INT_STATUS_FRQ_CT_FAIL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRQ_CT_FAIL 0b0..No hardware nor self test frequency errors. 0b1..The frequency counter has detected a failure. </p>

</div>
</div>
<a id="ga6d224d4406c67bb32672519dd27f0912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d224d4406c67bb32672519dd27f0912">&#9670;&nbsp;</a></span>TRNG_INT_STATUS_HW_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_INT_STATUS_HW_ERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_STATUS_HW_ERR_SHIFT)) &amp; TRNG_INT_STATUS_HW_ERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HW_ERR 0b0..no error 0b1..error detected. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
