<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Weekly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-10-09T01:48:18Z</updated>
  <subtitle>Weekly Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>nand2mario/nestang</title>
    <updated>2022-10-09T01:48:18Z</updated>
    <id>tag:github.com,2022-10-09:/nand2mario/nestang</id>
    <link href="https://github.com/nand2mario/nestang" rel="alternate"></link>
    <summary type="html">&lt;p&gt;NESTang is a Nintendo Entertainment System emulator on the affordable Sipeed Tang Primer 20K FPGA board.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>lnis-uofu/OpenFPGA</title>
    <updated>2022-10-09T01:48:18Z</updated>
    <id>tag:github.com,2022-10-09:/lnis-uofu/OpenFPGA</id>
    <link href="https://github.com/lnis-uofu/OpenFPGA" rel="alternate"></link>
    <summary type="html">&lt;p&gt;An Open-source FPGA IP Generator&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>ultraembedded/riscv</title>
    <updated>2022-10-09T01:48:18Z</updated>
    <id>tag:github.com,2022-10-09:/ultraembedded/riscv</id>
    <link href="https://github.com/ultraembedded/riscv" rel="alternate"></link>
    <summary type="html">&lt;p&gt;RISC-V CPU Core (RV32IM)&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>