{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667399212591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667399212596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 17:26:52 2022 " "Processing started: Wed Nov 02 17:26:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667399212596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399212596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_DEMO -c SDRAM_DEMO " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_DEMO -c SDRAM_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399212596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667399213238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667399213238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII " "Found entity 1: NIOSII" {  } { { "NIOSII/synthesis/NIOSII.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOSII/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOSII/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_irq_mapper " "Found entity 1: NIOSII_irq_mapper" {  } { { "NIOSII/synthesis/submodules/NIOSII_irq_mapper.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0 " "Found entity 1: NIOSII_mm_interconnect_0" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: NIOSII_mm_interconnect_0_avalon_st_adapter_003" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: NIOSII_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSII_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NIOSII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NIOSII/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOSII_mm_interconnect_0_rsp_mux_001" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219657 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSII_mm_interconnect_0_rsp_mux" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NIOSII_mm_interconnect_0_rsp_demux_002" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSII_mm_interconnect_0_rsp_demux" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NIOSII_mm_interconnect_0_cmd_mux_002" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSII_mm_interconnect_0_cmd_mux" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOSII_mm_interconnect_0_cmd_demux_001" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSII_mm_interconnect_0_cmd_demux" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file niosii/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219674 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219674 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219674 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219674 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "NIOSII/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "NIOSII/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "NIOSII/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "NIOSII/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "NIOSII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOSII/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOSII/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOSII/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219693 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOSII/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOSII/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at NIOSII_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_005.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at NIOSII_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_005.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_router_005_default_decode " "Found entity 1: NIOSII_mm_interconnect_0_router_005_default_decode" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_005.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219697 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_mm_interconnect_0_router_005 " "Found entity 2: NIOSII_mm_interconnect_0_router_005" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_005.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at NIOSII_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_004.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at NIOSII_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_004.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_router_004_default_decode " "Found entity 1: NIOSII_mm_interconnect_0_router_004_default_decode" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_004.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219699 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_mm_interconnect_0_router_004 " "Found entity 2: NIOSII_mm_interconnect_0_router_004" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_004.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOSII_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOSII_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSII_mm_interconnect_0_router_002_default_decode" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219701 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_mm_interconnect_0_router_002 " "Found entity 2: NIOSII_mm_interconnect_0_router_002" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOSII_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_001.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOSII_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_001.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOSII_mm_interconnect_0_router_001_default_decode" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_001.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219703 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_mm_interconnect_0_router_001 " "Found entity 2: NIOSII_mm_interconnect_0_router_001" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_001.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSII_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOSII_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSII_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOSII_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667399219704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSII_mm_interconnect_0_router_default_decode" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219705 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_mm_interconnect_0_router " "Found entity 2: NIOSII_mm_interconnect_0_router" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOSII/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOSII/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOSII/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOSII/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_sys_sdram_pll_0 " "Found entity 1: NIOSII_sys_sdram_pll_0" {  } { { "NIOSII/synthesis/submodules/NIOSII_sys_sdram_pll_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "NIOSII/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "NIOSII/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_pio_0 " "Found entity 1: NIOSII_pio_0" {  } { { "NIOSII/synthesis/submodules/NIOSII_pio_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_onchip_memory2_0 " "Found entity 1: NIOSII_onchip_memory2_0" {  } { { "NIOSII/synthesis/submodules/NIOSII_onchip_memory2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_nios2_gen2_0 " "Found entity 1: NIOSII_nios2_gen2_0" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399219724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399219724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: NIOSII_nios2_gen2_0_cpu_ic_data_module" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: NIOSII_nios2_gen2_0_cpu_ic_tag_module" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSII_nios2_gen2_0_cpu_bht_module " "Found entity 3: NIOSII_nios2_gen2_0_cpu_bht_module" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSII_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: NIOSII_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSII_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: NIOSII_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOSII_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: NIOSII_nios2_gen2_0_cpu_dc_tag_module" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOSII_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: NIOSII_nios2_gen2_0_cpu_dc_data_module" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOSII_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: NIOSII_nios2_gen2_0_cpu_dc_victim_module" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOSII_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: NIOSII_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOSII_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: NIOSII_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOSII_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: NIOSII_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOSII_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: NIOSII_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOSII_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: NIOSII_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOSII_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: NIOSII_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOSII_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: NIOSII_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOSII_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: NIOSII_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOSII_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: NIOSII_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOSII_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: NIOSII_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOSII_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: NIOSII_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOSII_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: NIOSII_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOSII_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: NIOSII_nios2_gen2_0_cpu_nios2_oci" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOSII_nios2_gen2_0_cpu " "Found entity 27: NIOSII_nios2_gen2_0_cpu" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399220208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399220211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOSII_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399220214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399220217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_nios2_gen2_0_cpu_mult_cell " "Found entity 1: NIOSII_nios2_gen2_0_cpu_mult_cell" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399220219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii/synthesis/submodules/niosii_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOSII_nios2_gen2_0_cpu_test_bench" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399220222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii/synthesis/submodules/niosii_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file niosii/synthesis/submodules/niosii_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSII_new_sdram_controller_0_input_efifo_module " "Found entity 1: NIOSII_new_sdram_controller_0_input_efifo_module" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220226 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSII_new_sdram_controller_0 " "Found entity 2: NIOSII_new_sdram_controller_0" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399220226 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at NIOSII_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1667399220227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at NIOSII_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1667399220227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at NIOSII_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1667399220227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSII_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at NIOSII_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1667399220228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOSII " "Elaborating entity \"NIOSII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667399220326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_new_sdram_controller_0 NIOSII_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"NIOSII_new_sdram_controller_0\" for hierarchy \"NIOSII_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "NIOSII/synthesis/NIOSII.v" "new_sdram_controller_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399220381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_new_sdram_controller_0_input_efifo_module NIOSII_new_sdram_controller_0:new_sdram_controller_0\|NIOSII_new_sdram_controller_0_input_efifo_module:the_NIOSII_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"NIOSII_new_sdram_controller_0_input_efifo_module\" for hierarchy \"NIOSII_new_sdram_controller_0:new_sdram_controller_0\|NIOSII_new_sdram_controller_0_input_efifo_module:the_NIOSII_new_sdram_controller_0_input_efifo_module\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "the_NIOSII_new_sdram_controller_0_input_efifo_module" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399220434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0 NIOSII_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"NIOSII_nios2_gen2_0\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\"" {  } { { "NIOSII/synthesis/NIOSII.v" "nios2_gen2_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399220443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0.v" "cpu" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399220478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_test_bench NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_test_bench:the_NIOSII_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_test_bench\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_test_bench:the_NIOSII_nios2_gen2_0_cpu_test_bench\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_test_bench" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 5965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399220767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_ic_data_module NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_data_module:NIOSII_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_data_module:NIOSII_nios2_gen2_0_cpu_ic_data\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "NIOSII_nios2_gen2_0_cpu_ic_data" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 6967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399220804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_data_module:NIOSII_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_data_module:NIOSII_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399220898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399220950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399220950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_data_module:NIOSII_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_data_module:NIOSII_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399220951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_ic_tag_module NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_tag_module:NIOSII_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_tag_module:NIOSII_nios2_gen2_0_cpu_ic_tag\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "NIOSII_nios2_gen2_0_cpu_ic_tag" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_tag_module:NIOSII_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_tag_module:NIOSII_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altsyncram_9ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399221074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399221074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_tag_module:NIOSII_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_ic_tag_module:NIOSII_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_bht_module NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_bht_module:NIOSII_nios2_gen2_0_cpu_bht " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_bht_module\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_bht_module:NIOSII_nios2_gen2_0_cpu_bht\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "NIOSII_nios2_gen2_0_cpu_bht" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 7231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_bht_module:NIOSII_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_bht_module:NIOSII_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399221162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399221162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_bht_module:NIOSII_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_bht_module:NIOSII_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_register_bank_a_module NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "NIOSII_nios2_gen2_0_cpu_register_bank_a" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 8188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399221250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399221250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_register_bank_a_module:NIOSII_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_register_bank_b_module NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_register_bank_b_module:NIOSII_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_register_bank_b_module:NIOSII_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "NIOSII_nios2_gen2_0_cpu_register_bank_b" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_mult_cell NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_mult_cell" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 8791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399221382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399221382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399221987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399222011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_dc_tag_module NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_tag_module:NIOSII_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_tag_module:NIOSII_nios2_gen2_0_cpu_dc_tag\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "NIOSII_nios2_gen2_0_cpu_dc_tag" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 9213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399222962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_tag_module:NIOSII_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_tag_module:NIOSII_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399222974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altsyncram_3jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399223016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399223016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jc1 NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_tag_module:NIOSII_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated " "Elaborating entity \"altsyncram_3jc1\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_tag_module:NIOSII_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_dc_data_module NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_data_module:NIOSII_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_data_module:NIOSII_nios2_gen2_0_cpu_dc_data\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "NIOSII_nios2_gen2_0_cpu_dc_data" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 9279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_data_module:NIOSII_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_data_module:NIOSII_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399223108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399223108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_data_module:NIOSII_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_data_module:NIOSII_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_dc_victim_module NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_victim_module:NIOSII_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_victim_module:NIOSII_nios2_gen2_0_cpu_dc_victim\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "NIOSII_nios2_gen2_0_cpu_dc_victim" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 9391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_victim_module:NIOSII_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_victim_module:NIOSII_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399223209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399223209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_victim_module:NIOSII_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_dc_victim_module:NIOSII_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 10118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_debug NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_break NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_break:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_break:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_xbrk NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_dbrk NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_td_mode NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOSII_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOSII_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_dtrace\|NIOSII_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOSII_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "NIOSII_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo\|NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_pib NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_oci_im NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_im:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_im:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_avalon_reg NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOSII_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOSII_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_nios2_ocimem NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_ociram_sp_ram_module NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "NIOSII_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399223904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399223904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_ocimem:the_NIOSII_nios2_gen2_0_cpu_nios2_ocimem\|NIOSII_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOSII_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_debug_slave_tck NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_nios2_gen2_0_cpu_debug_slave_tck:the_NIOSII_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_nios2_gen2_0_cpu_debug_slave_tck:the_NIOSII_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOSII_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_NIOSII_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper.v" "NIOSII_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399223983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOSII_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSII_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_onchip_memory2_0 NIOSII_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOSII_onchip_memory2_0\" for hierarchy \"NIOSII_onchip_memory2_0:onchip_memory2_0\"" {  } { { "NIOSII/synthesis/NIOSII.v" "onchip_memory2_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSII_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSII_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_onchip_memory2_0.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSII_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_onchip_memory2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSII_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file firmware.hex " "Parameter \"init_file\" = \"firmware.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224556 ""}  } { { "NIOSII/synthesis/submodules/NIOSII_onchip_memory2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667399224556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7kf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7kf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7kf1 " "Found entity 1: altsyncram_7kf1" {  } { { "db/altsyncram_7kf1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altsyncram_7kf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399224593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399224593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7kf1 NIOSII_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7kf1:auto_generated " "Elaborating entity \"altsyncram_7kf1\" for hierarchy \"NIOSII_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7kf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224594 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "firmware.hex 1024 10 " "Width of data items in \"firmware.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1024 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 firmware.hex " "Data at line (2) of memory initialization file \"firmware.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667399224610 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 firmware.hex " "Data at line (3) of memory initialization file \"firmware.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667399224610 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 firmware.hex " "Data at line (4) of memory initialization file \"firmware.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667399224610 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 firmware.hex " "Data at line (5) of memory initialization file \"firmware.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667399224610 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 firmware.hex " "Data at line (6) of memory initialization file \"firmware.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667399224610 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 firmware.hex " "Data at line (7) of memory initialization file \"firmware.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667399224610 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 firmware.hex " "Data at line (8) of memory initialization file \"firmware.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667399224610 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 firmware.hex " "Data at line (9) of memory initialization file \"firmware.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667399224610 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 firmware.hex " "Data at line (10) of memory initialization file \"firmware.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667399224610 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 firmware.hex " "Data at line (11) of memory initialization file \"firmware.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667399224610 ""}  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/software/SDRAMtes/mem_init/firmware.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1667399224610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_pio_0 NIOSII_pio_0:pio_0 " "Elaborating entity \"NIOSII_pio_0\" for hierarchy \"NIOSII_pio_0:pio_0\"" {  } { { "NIOSII/synthesis/NIOSII.v" "pio_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_sys_sdram_pll_0 NIOSII_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"NIOSII_sys_sdram_pll_0\" for hierarchy \"NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "NIOSII/synthesis/NIOSII.v" "sys_sdram_pll_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_sys_sdram_pll_0.v" "sys_pll" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "NIOSII/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399224789 ""}  } { { "NIOSII/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667399224789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399224825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399224825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_sys_sdram_pll_0.v" "reset_from_locked" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0 NIOSII_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSII_mm_interconnect_0\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOSII/synthesis/NIOSII.v" "mm_interconnect_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399224993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "pio_0_s1_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOSII/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOSII/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_router NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router:router " "Elaborating entity \"NIOSII_mm_interconnect_0_router\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router:router\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "router" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_router_default_decode NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router:router\|NIOSII_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSII_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router:router\|NIOSII_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_router_001 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOSII_mm_interconnect_0_router_001\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "router_001" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_router_001_default_decode NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_001:router_001\|NIOSII_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOSII_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_001:router_001\|NIOSII_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_router_002 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSII_mm_interconnect_0_router_002\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "router_002" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_router_002_default_decode NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_002:router_002\|NIOSII_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSII_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_002:router_002\|NIOSII_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_router_004 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"NIOSII_mm_interconnect_0_router_004\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_004:router_004\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "router_004" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_router_004_default_decode NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_004:router_004\|NIOSII_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"NIOSII_mm_interconnect_0_router_004_default_decode\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_004:router_004\|NIOSII_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_router_005 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"NIOSII_mm_interconnect_0_router_005\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_005:router_005\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "router_005" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_router_005_default_decode NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_005:router_005\|NIOSII_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"NIOSII_mm_interconnect_0_router_005_default_decode\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_router_005:router_005\|NIOSII_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "NIOSII/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_cmd_demux NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSII_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "cmd_demux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_cmd_demux_001 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOSII_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_cmd_mux NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSII_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "cmd_mux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_cmd_mux_002 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NIOSII_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_rsp_demux NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSII_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "rsp_demux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_rsp_demux_002 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NIOSII_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_rsp_mux NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSII_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "rsp_mux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_rsp_mux_001 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOSII_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "new_sdram_controller_0_s1_rsp_width_adapter" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "NIOSII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667399225337 "|NIOSII|NIOSII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "NIOSII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667399225337 "|NIOSII|NIOSII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "NIOSII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667399225338 "|NIOSII|NIOSII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "new_sdram_controller_0_s1_cmd_width_adapter" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_avalon_st_adapter NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSII_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSII_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_avalon_st_adapter_003 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"NIOSII_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|NIOSII_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSII_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"NIOSII_mm_interconnect_0:mm_interconnect_0\|NIOSII_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|NIOSII_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSII_irq_mapper NIOSII_irq_mapper:irq_mapper " "Elaborating entity \"NIOSII_irq_mapper\" for hierarchy \"NIOSII_irq_mapper:irq_mapper\"" {  } { { "NIOSII/synthesis/NIOSII.v" "irq_mapper" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "NIOSII/synthesis/NIOSII.v" "rst_controller" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOSII/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOSII/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399225408 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "NIOSII/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1667399225999 "|NIOSII|NIOSII_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "the_NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1667399226006 "|NIOSII|NIOSII_nios2_gen2_0:nios2_gen2_0|NIOSII_nios2_gen2_0_cpu:cpu|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci|NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1667399226507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.02.18:27:09 Progress: Loading sld0e7d1b64/alt_sld_fab_wrapper_hw.tcl " "2022.11.02.18:27:09 Progress: Loading sld0e7d1b64/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399229074 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399231172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399231289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399233540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399233625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399233713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399233811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399233814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399233814 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1667399234480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0e7d1b64/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0e7d1b64/alt_sld_fab.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/ip/sld0e7d1b64/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399234662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399234662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399234736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399234736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399234739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399234739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399234797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399234797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399234869 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399234869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399234869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399234930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399234930 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"NIOSII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "NIOSII/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1667399237116 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667399237116 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667399238246 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667399238246 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667399238246 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667399238246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399238310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238310 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667399238310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399238345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399238345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399238376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_mult_cell:the_NIOSII_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399238376 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667399238376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399238412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399238412 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1667399239038 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1667399239038 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1667399239068 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1667399239068 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1667399239068 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1667399239068 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1667399239068 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 442 -1 0 } } { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 356 -1 0 } } { "NIOSII/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 306 -1 0 } } { "NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 7637 -1 0 } } { "NIOSII/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 5888 -1 0 } } { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 7646 -1 0 } } { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v" 5807 -1 0 } } { "NIOSII/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1667399239197 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1667399239197 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "NIOSII/synthesis/NIOSII.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667399240259 "|NIOSII|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667399240259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399240464 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "282 " "282 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667399242398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399242580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/output_files/SDRAM_DEMO.map.smsg " "Generated suppressed messages file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/output_files/SDRAM_DEMO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399243084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667399245261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667399245261 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "NIOSII/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "NIOSII/synthesis/submodules/NIOSII_sys_sdram_pll_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_sys_sdram_pll_0.v" 35 0 0 } } { "NIOSII/synthesis/NIOSII.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 156 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1667399245424 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "1 " "Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sdram_cke " "Pin \"sdram_cke\" is virtual output pin" {  } { { "NIOSII/synthesis/NIOSII.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 12 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1667399245454 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1667399245454 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_reset " "No output dependent on input pin \"reset_reset\"" {  } { { "NIOSII/synthesis/NIOSII.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/NIOSII.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667399245604 "|NIOSII|reset_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667399245604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5080 " "Implemented 5080 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667399245605 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667399245605 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1667399245605 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4759 " "Implemented 4759 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667399245605 ""} { "Info" "ICUT_CUT_TM_RAMS" "267 " "Implemented 267 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667399245605 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1667399245605 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1667399245605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667399245605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667399245643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 17:27:25 2022 " "Processing ended: Wed Nov 02 17:27:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667399245643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667399245643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667399245643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667399245643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1667399246863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667399246869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 17:27:26 2022 " "Processing started: Wed Nov 02 17:27:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667399246869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667399246869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDRAM_DEMO -c SDRAM_DEMO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SDRAM_DEMO -c SDRAM_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667399246869 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1667399246975 ""}
{ "Info" "0" "" "Project  = SDRAM_DEMO" {  } {  } 0 0 "Project  = SDRAM_DEMO" 0 0 "Fitter" 0 0 1667399246975 ""}
{ "Info" "0" "" "Revision = SDRAM_DEMO" {  } {  } 0 0 "Revision = SDRAM_DEMO" 0 0 "Fitter" 0 0 1667399246975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1667399247079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667399247079 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRAM_DEMO EP4CE10E22C7 " "Selected device EP4CE10E22C7 for design \"SDRAM_DEMO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667399247109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667399247150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667399247150 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1667399247188 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1667399247188 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altpll_3lb2.tdf" 27 2 0 } } { "" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1667399247188 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667399247293 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667399247310 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667399247714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667399247714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22A7 " "Device EP4CE6E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667399247714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667399247714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667399247714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667399247714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667399247714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667399247714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667399247714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667399247714 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667399247714 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 13938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667399247742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 13940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667399247742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 13942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667399247742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 13944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667399247742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 13946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667399247742 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667399247742 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667399247748 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1667399247815 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1667399248101 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667399248568 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1667399248568 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOSII/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOSII/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1667399248601 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1667399248607 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSII_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] clk_clk " "Register NIOSII_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667399248634 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667399248634 "|NIOSII|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667399248662 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667399248662 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1667399248662 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667399248663 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667399248663 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1667399248663 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1667399248663 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1667399248663 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1667399248663 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1667399248663 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1667399248663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667399248947 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altpll_3lb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667399248947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node NIOSII_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667399248947 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/db/altpll_3lb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667399248947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667399248947 ""}  } { { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 13191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667399248947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667399248947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 13437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667399248947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667399248947 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 13276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667399248947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667399248947 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 13298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667399248947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667399248947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|NIOSII_nios2_gen2_0_cpu_nios2_oci:the_NIOSII_nios2_gen2_0_cpu_nios2_oci\|NIOSII_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOSII_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 1427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667399248947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667399248947 ""}  } { { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 4989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667399248947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667399248947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSII_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~1 " "Destination node NIOSII_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~1" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 5832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667399248947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSII_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0 " "Destination node NIOSII_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 5878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667399248947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSII_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1 " "Destination node NIOSII_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 5879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667399248947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "NIOSII/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 5891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667399248947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node NIOSII_nios2_gen2_0:nios2_gen2_0\|NIOSII_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 4989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667399248947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSII_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\] " "Destination node NIOSII_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\]" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 4512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667399248947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSII_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\] " "Destination node NIOSII_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\]" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 4510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667399248947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSII_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\] " "Destination node NIOSII_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\]" {  } { { "NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 4511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667399248947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667399248947 ""}  } { { "NIOSII/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667399248947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667399249408 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667399249413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667399249413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667399249419 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1667399249434 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1667399249434 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1667399249434 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667399249435 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667399249445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667399249850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 Block RAM " "Packed 2 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1667399249855 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1667399249855 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1667399249855 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1667399249855 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1667399249855 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1667399249855 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667399249855 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 1 23 16 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 1 input, 23 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1667399249877 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1667399249877 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1667399249877 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1667399249878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1667399249878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 10 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1667399249878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1667399249878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1667399249878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1667399249878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1667399249878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1667399249878 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1667399249878 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1667399249878 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667399249989 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1667399250005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667399250600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667399251095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667399251140 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667399252191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667399252191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667399252774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1667399253805 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667399253805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1667399254136 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1667399254136 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667399254136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667399254139 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1667399254297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667399254324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667399254674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667399254676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667399255144 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667399255861 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1667399256112 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/output_files/SDRAM_DEMO.fit.smsg " "Generated suppressed messages file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/output_files/SDRAM_DEMO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667399256332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5910 " "Peak virtual memory: 5910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667399257165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 17:27:37 2022 " "Processing ended: Wed Nov 02 17:27:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667399257165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667399257165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667399257165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667399257165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667399258124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667399258130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 17:27:38 2022 " "Processing started: Wed Nov 02 17:27:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667399258130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667399258130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SDRAM_DEMO -c SDRAM_DEMO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SDRAM_DEMO -c SDRAM_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667399258130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1667399258438 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1667399259111 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667399259127 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1667399259153 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1667399259240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667399259285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 17:27:39 2022 " "Processing ended: Wed Nov 02 17:27:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667399259285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667399259285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667399259285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667399259285 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1667399259906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667399260359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667399260366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 17:27:40 2022 " "Processing started: Wed Nov 02 17:27:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667399260366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399260366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDRAM_DEMO -c SDRAM_DEMO " "Command: quartus_sta SDRAM_DEMO -c SDRAM_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399260366 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1667399260464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399260816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399260816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399260849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399260849 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1667399261135 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261135 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOSII/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOSII/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261163 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261170 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSII_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] clk_clk " "Register NIOSII_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667399261186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261186 "|NIOSII|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667399261202 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667399261202 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261202 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667399261203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667399261203 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261203 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1667399261204 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667399261214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.485 " "Worst-case setup slack is 44.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.485               0.000 altera_reserved_tck  " "   44.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.411 " "Worst-case hold slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 altera_reserved_tck  " "    0.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.125 " "Worst-case recovery slack is 97.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.125               0.000 altera_reserved_tck  " "   97.125               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.386 " "Worst-case removal slack is 1.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 altera_reserved_tck  " "    1.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.595 " "Worst-case minimum pulse width slack is 49.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.595               0.000 altera_reserved_tck  " "   49.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261230 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.072 ns " "Worst Case Available Settling Time: 197.072 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261260 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261260 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667399261262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261771 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSII_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] clk_clk " "Register NIOSII_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667399261953 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261953 "|NIOSII|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667399261957 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667399261957 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261957 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667399261957 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667399261957 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.022 " "Worst-case setup slack is 45.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.022               0.000 altera_reserved_tck  " "   45.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.399 " "Worst-case recovery slack is 97.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.399               0.000 altera_reserved_tck  " "   97.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.269 " "Worst-case removal slack is 1.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.269               0.000 altera_reserved_tck  " "    1.269               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.538 " "Worst-case minimum pulse width slack is 49.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.538               0.000 altera_reserved_tck  " "   49.538               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399261970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261970 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.347 ns " "Worst Case Available Settling Time: 197.347 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399261997 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399261997 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667399261999 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSII_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] clk_clk " "Register NIOSII_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667399262149 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262149 "|NIOSII|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667399262152 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667399262152 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262152 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667399262152 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1667399262152 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.410 " "Worst-case setup slack is 47.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.410               0.000 altera_reserved_tck  " "   47.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.502 " "Worst-case recovery slack is 98.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.502               0.000 altera_reserved_tck  " "   98.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.660 " "Worst-case removal slack is 0.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 altera_reserved_tck  " "    0.660               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.468 " "Worst-case minimum pulse width slack is 49.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468               0.000 altera_reserved_tck  " "   49.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667399262166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262166 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399262195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399262195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399262195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399262195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.625 ns " "Worst Case Available Settling Time: 198.625 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399262195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399262195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399262195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667399262195 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262441 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667399262496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 17:27:42 2022 " "Processing ended: Wed Nov 02 17:27:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667399262496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667399262496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667399262496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399262496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667399263407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667399263414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 17:27:43 2022 " "Processing started: Wed Nov 02 17:27:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667399263414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1667399263414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SDRAM_DEMO -c SDRAM_DEMO " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SDRAM_DEMO -c SDRAM_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1667399263414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1667399263946 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1667399264349 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1667399264350 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1667399264697 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1667399264697 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1667399265042 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM_Controller/NIOSII/synthesis/submodules/NIOSII_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1667399265042 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667399265095 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 02 17:27:45 2022 " "Processing ended: Wed Nov 02 17:27:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667399265095 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667399265095 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667399265095 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1667399265095 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 67 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 67 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1667399265729 ""}
