$date
	Sun Oct 23 02:14:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#999502
b1101 &
b1101 %
1$
b1101 !
1"
#999503
0"
#999506
b101000 &
b101000 %
#999510
b10100 &
b10100 %
#999514
b1010 &
b1010 %
#999518
b101 &
b101 %
#999522
b10000 &
b10000 %
#999526
b1000 &
b1000 %
#999530
b100 &
b100 %
#999534
b10 &
b10 %
#999538
b1 &
b1 %
1#
#999542
b0 &
0#
b0 %
0$
#1965946
b1110 &
b1110 %
1$
b1110 !
1"
#1965947
0"
#1965950
b111 &
b111 %
#1965954
b10110 &
b10110 %
#1965958
b1011 &
b1011 %
#1965962
b100010 &
b100010 %
#1965966
b10001 &
b10001 %
#1965970
b110100 &
b110100 %
#1965974
b11010 &
b11010 %
#1965978
b1101 &
b1101 %
#1965982
b101000 &
b101000 %
#1965986
b10100 &
b10100 %
#1965990
b1010 &
b1010 %
#1965994
b101 &
b101 %
#1965998
b10000 &
b10000 %
#1966002
b1000 &
b1000 %
#1966006
b100 &
b100 %
#1966010
b10 &
b10 %
#1966014
b1 &
1#
b1 %
#1966018
b0 &
b0 %
0#
0$
#2947481
b1100 !
1"
#2947482
b1100 &
b1100 %
1$
#2947483
0"
#2947486
b110 &
b110 %
#2947490
b11 &
b11 %
#2947494
b1010 &
b1010 %
#2947498
b101 &
b101 %
#2947502
b10000 &
b10000 %
#2947506
b1000 &
b1000 %
#2947510
b100 &
b100 %
#2947514
b10 &
b10 %
#2947518
b1 &
1#
b1 %
#2947522
b0 &
b0 %
0#
0$
#4500012
