<html><h1>DSim&nbsp;Coverage&nbsp;Report</h1>1&nbsp;test(s)<p></p><table border="true"><tr><th>Path</th><th>Functional</th><th>Line/block</th><th>Toggle</th><th>Assertion</th><th>Expression</th></tr><tr><td>hdl_top</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>hdl_top.simple_spi_top_i</td><td></td><td>[<a href="line_1.html">86.6%</a>]</td><td>[<a href="tgl_2.html">46.4%</a>]</td><td></td><td>[<a href="expr_3.html">15.7%</a>]</td></tr><tr><td>hdl_top.simple_spi_top_i.rfifo</td><td></td><td>[<a href="line_4.html">96.9%</a>]</td><td>[<a href="tgl_5.html">95.5%</a>]</td><td></td><td>[<a href="expr_6.html">11.1%</a>]</td></tr><tr><td>hdl_top.simple_spi_top_i.wfifo</td><td></td><td>[<a href="line_7.html">96.9%</a>]</td><td>[<a href="tgl_8.html">77.6%</a>]</td><td></td><td>[<a href="expr_9.html">11.1%</a>]</td></tr><tr><td>$unit</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>$unit.ral_block_wb2spi_mem_map_wb2spi_reg_blk</td><td>[<a href="functional_10.html">100.0%</a>]</td><td></td><td></td><td></td><td></td></tr><tr><td>$unit.ral_reg_wb2spi_mem_map_wb2spi_reg_blk_SPCR</td><td>[<a href="functional_12.html">50.0%</a>]</td><td></td><td></td><td></td><td></td></tr><tr><td>$unit.ral_reg_wb2spi_mem_map_wb2spi_reg_blk_SPSR</td><td>[<a href="functional_14.html">50.0%</a>]</td><td></td><td></td><td></td><td></td></tr><tr><td>$unit.ral_reg_wb2spi_mem_map_wb2spi_reg_blk_SPDR</td><td>[<a href="functional_16.html">0.0%</a>]</td><td></td><td></td><td></td><td></td></tr><tr><td>$unit.ral_reg_wb2spi_mem_map_wb2spi_reg_blk_SPER</td><td>[<a href="functional_18.html">0.0%</a>]</td><td></td><td></td><td></td><td></td></tr></table></html>