INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 12:00:19 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Command     send_msg_by_id done; 1.631 sec.
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.212 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.369 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.132 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.565 seconds; current allocated memory: 230.781 MB.
Execute       set_directive_top accelerator -name=accelerator 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../utils.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../utils.cpp -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.cpp.clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.414 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.336 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.776 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../layer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../layer.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../layer.cpp -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.cpp.clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp.clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../error.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../error.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../error.cpp -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.cpp.clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.225 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.223 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.459 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp.clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../activation.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../activation.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../activation.cpp -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.cpp.clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.258 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.258 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.583 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp.clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../accelerator.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../accelerator.cpp -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.cpp.clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.336 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.62 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.907 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.378 seconds; current allocated memory: 234.137 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.g.bc" "C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.g.bc" "C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.g.bc" "C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.g.bc" "C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/utils.g.bc C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/layer.g.bc C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/error.g.bc C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/activation.g.bc C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.g.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.165 sec.
Execute       run_link_or_opt -opt -out C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.147 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.911 sec.
Execute       run_link_or_opt -opt -out C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=accelerator -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=accelerator -reflow-float-conversion -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.856 sec.
Execute       run_link_or_opt -out C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=accelerator 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=accelerator -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=accelerator -mllvm -hls-db-dir -mllvm C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2 -x ir C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e 2> C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,246 Compile/Link C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,246 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,399 Unroll/Inline (step 1) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,399 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 13,595 Unroll/Inline (step 2) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,595 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,511 Unroll/Inline (step 3) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,511 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,204 Unroll/Inline (step 4) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,204 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,238 Array/Struct (step 1) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,238 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,191 Array/Struct (step 2) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,191 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,661 Array/Struct (step 3) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,661 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,631 Array/Struct (step 4) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,631 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,649 Array/Struct (step 5) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,649 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,649 Performance C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,649 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 17,637 Performance (step 2) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,637 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id WARNING @200-1995@%s%s%s 347,454 Performance (step 3) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 347,454 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22,525 Performance (step 4) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,525 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 22,549 HW Transforms C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 22,549 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 21,443 HW Transforms (step 2) C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 21,443 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'weights_l3' (../accelerator.cpp:24:0)
INFO: [HLS 214-210] Disaggregating variable 'weights_l1'
INFO: [HLS 214-210] Disaggregating variable 'weights_l0'
INFO: [HLS 214-210] Disaggregating variable 'y_true'
INFO: [HLS 214-210] Disaggregating variable 'input'
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<double, 1ul>, 64ul>, 1797ul>::_S_ref(std::array<std::array<double, 1ul>, 64ul> const (&) [1797], unsigned long)' into 'std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 64ul>::_S_ref(std::array<double, 64ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 64ul>, 64ul>::operator[](unsigned long) const (.268)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 64ul>::_S_ref(std::array<double, 1ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 1ul>::_S_ref(double const (&) [1], unsigned long)' into 'std::array<double, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 64ul>::_S_ref(double const (&) [64], unsigned long)' into 'std::array<double, 64ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 64ul>::_S_ref(std::array<double, 1ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 1ul>::_S_ref(double const (&) [1], unsigned long)' into 'std::array<double, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 64ul>::operator[](unsigned long) const (.268)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 64ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 64ul>::_S_ref(double const (&) [64], unsigned long)' into 'std::array<double, 64ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64> relu<64>(std::array<std::array<double, 1ul>, 64>&)' (../activation.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64> relu<64>(std::array<std::array<double, 1ul>, 64>&)' (../activation.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64> forwardPropagation<64, 64>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64> forwardPropagation<64, 64>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64> forwardPropagation<64, 64>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 8ul>::_S_ref(std::array<double, 64ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long) const (.248)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 8ul>::_S_ref(std::array<double, 1ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long) const (.248)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 8ul>::_S_ref(double const (&) [8], unsigned long)' into 'std::array<double, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> relu<8>(std::array<std::array<double, 1ul>, 8>&)' (../activation.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> relu<8>(std::array<std::array<double, 1ul>, 8>&)' (../activation.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8> relu<8>(std::array<std::array<double, 1ul>, 8>&)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<64, 8>(std::array<std::array<double, 1ul>, 64>&, std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long) (.294)' into 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 8ul>::_S_ref(double const (&) [8], unsigned long)' into 'std::array<double, 8ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 8ul>::_S_ref(std::array<double, 1ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<8, 8>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<8, 8>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<8, 8>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<8, 8>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8> relu<8>(std::array<std::array<double, 1ul>, 8>&)' into 'std::array<std::array<double, 1ul>, 8> forwardPropagation<8, 8>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 10ul>::_S_ref(std::array<double, 8ul> const (&) [10], unsigned long)' into 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 10ul>::_S_ref(std::array<double, 1ul> const (&) [10], unsigned long)' into 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 10ul>::_S_ref(double const (&) [10], unsigned long)' into 'std::array<double, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 10ul>, 1ul>::_S_ref(std::array<double, 10ul> const (&) [1], unsigned long)' into 'std::array<std::array<double, 10ul>, 1ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 10ul>::_S_ref(std::array<double, 1ul> const (&) [10], unsigned long)' into 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 10ul>, 1ul> transpose<10ul, 1ul>(std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 10ul>, 1ul> transpose<10ul, 1ul>(std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 10ul>, 1ul> transpose<10ul, 1ul>(std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 10ul>, 1ul> transpose<10ul, 1ul>(std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 1ul>, 10ul>::_S_ptr(std::array<double, 1ul> const (&) [10])' into 'std::array<std::array<double, 1ul>, 10ul>::data() (.72)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::data() (.72)' into 'std::array<std::array<double, 1ul>, 10ul>::begin()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::data() (.72)' into 'std::array<std::array<double, 1ul>, 10ul>::end()' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:135:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)::operator()(std::array<double, 1ul> const&, std::array<double, 1ul> const&) const' (../activation.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)::operator()(std::array<double, 1ul> const&, std::array<double, 1ul> const&) const' into 'bool __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>::operator()<std::array<double, 1ul>*, std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>::operator()<std::array<double, 1ul>*, std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' into 'std::array<double, 1ul>* std::__max_element<std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)> >(std::array<double, 1ul>*, std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>* std::__max_element<std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)> >(std::array<double, 1ul>*, std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>)' into 'std::array<double, 1ul>* std::max_element<std::array<double, 1ul>*, std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>(std::array<double, 1ul>*, std::array<double, 1ul>*, std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&))' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5701:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::isinf(double)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:593:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::begin()' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::end()' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>* std::max_element<std::array<double, 1ul>*, std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&)>(std::array<double, 1ul>*, std::array<double, 1ul>*, std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)::'lambda'(std::array<double, 1ul> const&, std::array<double, 1ul> const&))' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::isinf(double)' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(double)' into 'std::array<std::array<double, 1ul>, 10> softmax<10>(std::array<std::array<double, 1ul>, 10>&)' (../activation.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul> matmul<10ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 10ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 1ul> transpose<10ul, 1ul>(std::array<std::array<double, 1ul>, 10ul> const&)' into 'std::array<std::array<double, 1ul>, 10> forwardPropagation<8, 10>(std::array<std::array<double, 1ul>, 8>&, std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, int)' (../layer.h:153:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0::operator()(std::array<double, 1ul> const&, std::array<double, 1ul> const&) const' (../accelerator.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0::operator()(std::array<double, 1ul> const&, std::array<double, 1ul> const&) const' into 'bool __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>::operator()<std::array<double, 1ul>*, std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>::operator()<std::array<double, 1ul>*, std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' into 'std::array<double, 1ul>* std::__max_element<std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0> >(std::array<double, 1ul>*, std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>* std::__max_element<std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0> >(std::array<double, 1ul>*, std::array<double, 1ul>*, __gnu_cxx::__ops::_Iter_comp_iter<accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>)' into 'std::array<double, 1ul>* std::max_element<std::array<double, 1ul>*, accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>(std::array<double, 1ul>*, std::array<double, 1ul>*, accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5701:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<std::array<double, 1ul>*>::difference_type std::__distance<std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*, std::random_access_iterator_tag)' into 'std::iterator_traits<std::array<double, 1ul>*>::difference_type std::distance<std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 10ul>, 1797ul>::_S_ref(std::array<double, 10ul> const (&) [1797], unsigned long)' into 'std::array<std::array<double, 10ul>, 1797ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 10ul>::_S_ptr(double const (&) [10])' into 'std::array<double, 10ul>::data() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::data() const' into 'std::array<double, 10ul>::begin() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::data() const' into 'std::array<double, 10ul>::end() const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double const*, double const*>(double const*, double const*) const' into 'double const* std::__max_element<double const*, __gnu_cxx::__ops::_Iter_less_iter>(double const*, double const*, __gnu_cxx::__ops::_Iter_less_iter)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double const* std::__max_element<double const*, __gnu_cxx::__ops::_Iter_less_iter>(double const*, double const*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double const* std::max_element<double const*>(double const*, double const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::__distance<double const*>(double const*, double const*, std::random_access_iterator_tag)' into 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<double, 10ul>::_S_ref(double const (&) [10], unsigned long)' into 'std::array<double, 10ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 10ul>, 8ul>::_S_ref(std::array<double, 10ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 10ul>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 10ul>, 8ul> transpose<10ul, 8ul>(std::array<std::array<double, 8ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 10ul>, 8ul> transpose<10ul, 8ul>(std::array<std::array<double, 8ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 10ul>, 8ul> transpose<10ul, 8ul>(std::array<std::array<double, 8ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 10ul>, 8ul> transpose<10ul, 8ul>(std::array<std::array<double, 8ul>, 10ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 10ul>, 8ul>::_S_ref(std::array<double, 10ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 10ul>, 8ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> derivative_relu<8>(std::array<std::array<double, 1ul>, 8>&)' (../activation.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> derivative_relu<8>(std::array<std::array<double, 1ul>, 8>&)' (../activation.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 8ul> transpose<10ul, 8ul>(std::array<std::array<double, 8ul>, 10ul> const&)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 10ul, 1ul>(std::array<std::array<double, 10ul>, 8ul> const&, std::array<std::array<double, 1ul>, 10ul> const&)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&) (.25)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8> derivative_relu<8>(std::array<std::array<double, 1ul>, 8>&)' into 'std::array<std::array<double, 1ul>, 8> backProp<8, 8, 10>(std::array<std::array<double, 8>, 10> const&, std::array<std::array<double, 1ul>, 10> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 8>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) (.103)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 8ul> transpose<8ul, 8ul>(std::array<std::array<double, 8ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 8ul> transpose<8ul, 8ul>(std::array<std::array<double, 8ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) (.103)' into 'std::array<std::array<double, 8ul>, 8ul> transpose<8ul, 8ul>(std::array<std::array<double, 8ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 8ul> transpose<8ul, 8ul>(std::array<std::array<double, 8ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) const (.99)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) const (.99)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul> transpose<8ul, 8ul>(std::array<std::array<double, 8ul>, 8ul> const&)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 8ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul> matmul<8ul, 64ul, 1ul>(std::array<std::array<double, 64ul>, 8ul> const&, std::array<std::array<double, 1ul>, 64ul> const&)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) (.14)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8> derivative_relu<8>(std::array<std::array<double, 1ul>, 8>&)' into 'std::array<std::array<double, 1ul>, 8> backProp<64, 8, 8>(std::array<std::array<double, 8>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 8> const&, std::array<double, 8> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 64ul>::_S_ref(std::array<double, 8ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 8ul>, 64ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long) const (.248)' into 'std::array<std::array<double, 8ul>, 64ul> transpose<8ul, 64ul>(std::array<std::array<double, 64ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 64ul> transpose<8ul, 64ul>(std::array<std::array<double, 64ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 64ul> transpose<8ul, 64ul>(std::array<std::array<double, 64ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 64ul> transpose<8ul, 64ul>(std::array<std::array<double, 64ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 64ul>::_S_ref(std::array<double, 8ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 8ul>, 64ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64ul> matmul<64ul, 8ul, 1ul>(std::array<std::array<double, 8ul>, 64ul> const&, std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64> derivative_relu<64>(std::array<std::array<double, 1ul>, 64>&)' (../activation.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64> derivative_relu<64>(std::array<std::array<double, 1ul>, 64>&)' (../activation.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 64ul> transpose<8ul, 64ul>(std::array<std::array<double, 64ul>, 8ul> const&)' into 'std::array<std::array<double, 1ul>, 64> backProp<64, 64, 8>(std::array<std::array<double, 64>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 64> const&, std::array<double, 64> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) (.4)' into 'std::array<std::array<double, 1ul>, 64> backProp<64, 64, 8>(std::array<std::array<double, 64>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 64> const&, std::array<double, 64> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 1ul>, 64> backProp<64, 64, 8>(std::array<std::array<double, 64>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 64> const&, std::array<double, 64> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'std::array<std::array<double, 1ul>, 64> backProp<64, 64, 8>(std::array<std::array<double, 64>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 64> const&, std::array<double, 64> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64> derivative_relu<64>(std::array<std::array<double, 1ul>, 64>&)' into 'std::array<std::array<double, 1ul>, 64> backProp<64, 64, 8>(std::array<std::array<double, 64>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 64>, 64> const&, std::array<double, 64> const&, int)' (../layer.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 1ul>::_S_ref(std::array<double, 8ul> const (&) [1], unsigned long)' into 'std::array<std::array<double, 8ul>, 1ul>::operator[](unsigned long) (.124)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 1ul>::operator[](unsigned long) (.124)' into 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 1ul>::_S_ref(std::array<double, 8ul> const (&) [1], unsigned long)' into 'std::array<std::array<double, 8ul>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 10ul>::_S_ref(std::array<double, 8ul> const (&) [10], unsigned long)' into 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 10ul> matmul<10ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 10ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 10ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long) const' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) (.103)' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 8ul>, 8ul> matmul<8ul, 1ul, 8ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 8ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 8ul>, 8ul>::_S_ref(std::array<double, 8ul> const (&) [8], unsigned long) (.294)' into 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 1ul> transpose<8ul, 1ul>(std::array<std::array<double, 1ul>, 8ul> const&)' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 8ul>, 8ul>::operator[](unsigned long) (.103)' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 1ul>::_S_ref(std::array<double, 64ul> const (&) [1], unsigned long)' into 'std::array<std::array<double, 64ul>, 1ul>::operator[](unsigned long) (.142)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 1ul>::operator[](unsigned long) (.142)' into 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' into 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' (../layer.h:36:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 1ul>::_S_ref(std::array<double, 64ul> const (&) [1], unsigned long)' into 'std::array<std::array<double, 64ul>, 1ul>::operator[](unsigned long) const' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 8ul>::_S_ref(std::array<double, 64ul> const (&) [8], unsigned long)' into 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long)' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 8ul> matmul<8ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 8ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 8ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 8ul>::operator[](unsigned long) const (.161)' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<double, 64ul>, 64ul>::_S_ref(std::array<double, 64ul> const (&) [64], unsigned long)' into 'std::array<std::array<double, 64ul>, 64ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long) const' into 'std::array<std::array<double, 64ul>, 64ul> matmul<64ul, 1ul, 64ul>(std::array<std::array<double, 1ul>, 64ul> const&, std::array<std::array<double, 64ul>, 1ul> const&)' (../layer.h:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 1ul> transpose<64ul, 1ul>(std::array<std::array<double, 1ul>, 64ul> const&)' into 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 64ul>, 64ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 64ul>::operator[](unsigned long)' into 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 64ul>::operator[](unsigned long) const (.154)' into 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long) const' into 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' (../layer.h:313:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul>::operator[](unsigned long) const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::begin()' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::end()' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>* std::max_element<std::array<double, 1ul>*, accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0>(std::array<double, 1ul>*, std::array<double, 1ul>*, accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)::$_0)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<std::array<double, 1ul>*>::difference_type std::distance<std::array<double, 1ul>*>(std::array<double, 1ul>*, std::array<double, 1ul>*)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 10ul>, 1797ul>::operator[](unsigned long) const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::begin() const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::end() const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'double const* std::max_element<double const*>(double const*, double const*)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::iterator_traits<double const*>::difference_type std::distance<double const*>(double const*, double const*)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<double, 1ul>, 10ul>::operator[](unsigned long)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 10ul>::operator[](unsigned long) const' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'std::array<double, 1ul>::operator[](unsigned long)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<8, 10>(std::array<std::array<double, 8>, 10>&, std::array<double, 10>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 10> const&, double)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<8, 8>(std::array<std::array<double, 8>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 8> const&, std::array<std::array<double, 1ul>, 8> const&, double)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<64, 8>(std::array<std::array<double, 64>, 8>&, std::array<double, 8>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 8> const&, double)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'void updateWeightBias<64, 64>(std::array<std::array<double, 64>, 64>&, std::array<double, 64>&, std::array<std::array<double, 1ul>, 64> const&, std::array<std::array<double, 1ul>, 64> const&, double)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'accelerator(std::array<std::array<std::array<double, 1ul>, 64ul>, 1797ul> const&, std::array<std::array<double, 10ul>, 1797ul> const&, std::array<std::array<double, 64ul>, 64ul>&, std::array<std::array<double, 64ul>, 8ul>&, std::array<std::array<double, 8ul>, 8ul>&, std::array<std::array<double, 8ul>, 10ul>&, std::array<double, 64ul>&, std::array<double, 8ul>&, std::array<double, 8ul>&, std::array<double, 10ul>&)' (../accelerator.cpp:24:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'y_true' (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43:25)
INFO: [HLS 214-241] Aggregating scalar variable 'biases_l3' with compact=bit mode in 640-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'biases_l2' with compact=bit mode in 512-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'biases_l1' with compact=bit mode in 512-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'biases_l0' with compact=bit mode in 4096-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating bram variable 'weights_l3' with compact=bit mode in 512-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating scalar variable 'weights_l2' with compact=bit mode in 4096-bits (../accelerator.cpp:24:0)
INFO: [HLS 214-241] Aggregating bram variable 'weights_l1' with compact=bit mode in 4096-bits
INFO: [HLS 214-241] Aggregating bram variable 'weights_l0' with compact=bit mode in 4096-bits
INFO: [HLS 214-241] Aggregating bram variable 'y_true' with compact=bit mode in 640-bits
INFO: [HLS 214-241] Aggregating bram variable 'input' with compact=bit mode in 4096-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_82_2> at ../layer.h:82:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_1> at ../layer.h:81:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_1> at ../layer.h:40:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_266_1> at ../layer.h:266:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_1> at ../activation.cpp:22:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_284_3> at ../layer.h:284:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_2> at ../layer.h:41:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_161_1> at ../layer.h:161:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_180_4> at ../layer.h:180:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_114_3> at ../activation.cpp:114:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_89_1> at ../activation.cpp:89:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_13_1> at ../activation.cpp:13:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_323_1> at ../layer.h:323:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_324_2> at ../layer.h:324:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_67_3> at ../accelerator.cpp:67:30 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_2' is marked as complete unroll implied by the pipeline pragma (../layer.h:324:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_2' is marked as complete unroll implied by the pipeline pragma (../layer.h:41:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_3' is marked as complete unroll implied by the pipeline pragma (../layer.h:83:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_1' is marked as complete unroll implied by the pipeline pragma (../layer.h:40:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_2' (../layer.h:324:27) in function 'accelerator' completely with a factor of 8 (../accelerator.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_2' (../layer.h:324:27) in function 'accelerator' completely with a factor of 64 (../accelerator.cpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (../layer.h:41:26) in function 'backProp<64, 64, 8>' completely with a factor of 64 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'matmul<64ul, 8ul, 1ul>' completely with a factor of 8 (../layer.h:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'backProp<64, 8, 8>' completely with a factor of 64 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'backProp<64, 8, 8>' completely with a factor of 8 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'backProp<8, 8, 10>' completely with a factor of 8 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'backProp<8, 8, 10>' completely with a factor of 10 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (../layer.h:41:26) in function 'backProp<8, 8, 10>' completely with a factor of 8 (../layer.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_1' (../layer.h:40:22) in function 'forwardPropagation<8, 10>' completely with a factor of 10 (../layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'forwardPropagation<8, 10>' completely with a factor of 8 (../layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'forwardPropagation<8, 8>' completely with a factor of 8 (../layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'forwardPropagation<64, 8>' completely with a factor of 64 (../layer.h:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (../layer.h:83:30) in function 'matmul<64ul, 64ul, 1ul>' completely with a factor of 64 (../layer.h:58:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_177_3'. (../layer.h:177:27)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_ref' due to pipeline pragma (../accelerator.cpp:41:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result_l0' due to pipeline pragma (../accelerator.cpp:42:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result_l1' due to pipeline pragma (../accelerator.cpp:44:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'result_l2' due to pipeline pragma (../accelerator.cpp:46:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'final_error' due to pipeline pragma (../accelerator.cpp:66:51)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_l2' due to pipeline pragma (../accelerator.cpp:79:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'd_l1' due to pipeline pragma (../accelerator.cpp:81:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'w_l_plus1_T' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'w_l_plus1_T' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat.i' due to pipeline pragma (../layer.h:315:55)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat.i62' due to pipeline pragma (../layer.h:315:55)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'update_temp_mat.i98' due to pipeline pragma (../layer.h:315:55)
INFO: [HLS 214-248] Applying array_partition to 'w_l_plus1_T': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'w_l_plus1_T': Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat.i98': Complete partitioning on dimension 2. (../layer.h:315:55)
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat.i62': Complete partitioning on dimension 2. (../layer.h:315:55)
INFO: [HLS 214-248] Applying array_partition to 'update_temp_mat.i': Complete partitioning on dimension 2. (../layer.h:315:55)
INFO: [HLS 214-248] Applying array_partition to 'input_ref': Complete partitioning on dimension 1. (../accelerator.cpp:41:18)
INFO: [HLS 214-248] Applying array_partition to 'result_l0': Complete partitioning on dimension 1. (../accelerator.cpp:42:18)
INFO: [HLS 214-248] Applying array_partition to 'result_l1': Complete partitioning on dimension 1. (../accelerator.cpp:44:18)
INFO: [HLS 214-248] Applying array_partition to 'result_l2': Complete partitioning on dimension 1. (../accelerator.cpp:46:18)
INFO: [HLS 214-248] Applying array_partition to 'final_error': Complete partitioning on dimension 1. (../accelerator.cpp:66:51)
INFO: [HLS 214-248] Applying array_partition to 'd_l2': Complete partitioning on dimension 1. (../accelerator.cpp:79:18)
INFO: [HLS 214-248] Applying array_partition to 'd_l1': Complete partitioning on dimension 1. (../accelerator.cpp:81:18)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 115.98 seconds; current allocated memory: 244.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 244.465 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.0.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.518 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.556 seconds; current allocated memory: 267.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.1.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 5.676 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.775 seconds; current allocated memory: 295.250 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.g.1.bc to C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.o.1.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'VITIS_LOOP_114_3' (../activation.cpp:114:35) in function 'softmax<10>'.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:157) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:159) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:157) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:159) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activation.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:157) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:159) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activation.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:157) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:159) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (../layer.h:175) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed' (../layer.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'softmax_result' (../layer.h:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:264) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:265) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activation.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:264) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:265) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activation.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (../layer.h:264) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'net' (../layer.h:265) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (../activation.cpp:21) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed' (../layer.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.6158' (../layer.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.6159' (../layer.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'transposed.6160' (../layer.h:37) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.64' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.65' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.66' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.67' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.68' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.69' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.70' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.71' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.72' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.73' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.74' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.75' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.76' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.77' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.78' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.79' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.80' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.81' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.82' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.83' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.84' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.85' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.86' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.87' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.88' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.89' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.90' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.91' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.92' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.93' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.94' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.95' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.96' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.97' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.98' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.99' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.100' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.101' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.102' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.103' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.104' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.105' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.106' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.107' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.108' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.109' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.110' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.111' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.112' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.113' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.114' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.115' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.116' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.117' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.118' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.119' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.120' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.121' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.122' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.123' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.124' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.125' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_ref.126' (../accelerator.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.64' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.65' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.66' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.67' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.68' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.69' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.70' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.71' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.72' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.73' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.74' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.75' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.76' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.77' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.78' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.79' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.80' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.81' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.82' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.83' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.84' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.85' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.86' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.87' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.88' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.89' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.90' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.91' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.92' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.93' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.94' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.95' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.96' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.97' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.98' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.99' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.100' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.101' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.102' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.103' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.104' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.105' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.106' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.107' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.108' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.109' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.110' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.111' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.112' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.113' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.114' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.115' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.116' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.117' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.118' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.119' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.120' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.121' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.122' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.123' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.124' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.125' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l0.126' (../accelerator.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.8' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.9' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.10' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.11' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.12' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.13' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l1.14' (../accelerator.cpp:44) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.8' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.9' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.10' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.11' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.12' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.13' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l2.14' (../accelerator.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'result_l3' (../accelerator.cpp:48) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.10' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.11' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.12' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.13' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.14' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.15' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.16' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.17' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'final_error.18' (../accelerator.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.8' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.9' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.10' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.11' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.12' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.13' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l2.14' (../accelerator.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.8' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.9' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.10' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.11' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.12' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.13' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l1.14' (../accelerator.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_l0' (../accelerator.cpp:83) in dimension 2 automatically.
Command         transform done; 15.613 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 1.826 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 17.444 seconds; current allocated memory: 349.078 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.o.2.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(../layer.h:81:22) and 'VITIS_LOOP_82_2'(../layer.h:82:26) in function 'matmul<8ul, 1ul, 8ul>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(../layer.h:81:22) and 'VITIS_LOOP_82_2'(../layer.h:82:26) in function 'matmul<8ul, 1ul, 64ul>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(../layer.h:81:22) and 'VITIS_LOOP_82_2'(../layer.h:82:26) in function 'matmul<64ul, 1ul, 64ul>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_1'(../layer.h:81:22) and 'VITIS_LOOP_82_2'(../layer.h:82:26) in function 'matmul<10ul, 1ul, 8ul>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_40_1'(../layer.h:40:22) and 'VITIS_LOOP_41_2'(../layer.h:41:26) in function 'backProp<64, 8, 8>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_323_1'(../layer.h:323:23) and 'VITIS_LOOP_324_2'(../layer.h:324:27) in function 'accelerator' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (../layer.h:81:22) in function 'matmul<8ul, 1ul, 8ul>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (../layer.h:81:22) in function 'matmul<8ul, 1ul, 64ul>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (../layer.h:81:22) in function 'matmul<64ul, 1ul, 64ul>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (../layer.h:81:22) in function 'matmul<10ul, 1ul, 8ul>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (../layer.h:40:22) in function 'backProp<64, 8, 8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_323_1' (../layer.h:323:23) in function 'accelerator'.
Execute           auto_get_db
Command         transform done; 8.12 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.o.3.bc -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 1.34 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.461 seconds; current allocated memory: 951.195 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 35.268 sec.
Command     elaborate done; 167.702 sec.
Execute     ap_eval exec zip -j C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.201 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
Execute       ap_set_top_model accelerator 
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1' to 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 64ul, 1ul>' to 'matmul_64ul_64ul_1ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1' to 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu<64>_Pipeline_VITIS_LOOP_13_1' to 'relu_64_Pipeline_VITIS_LOOP_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu<64>' to 'relu_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 64>' to 'forwardPropagation_64_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1' to 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<64, 8>' to 'forwardPropagation_64_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1' to 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1' to 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1' to 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 8>' to 'forwardPropagation_8_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1' to 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1' to 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4' to 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_1' to 'softmax_10_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_89_1' to 'softmax_10_Pipeline_VITIS_LOOP_89_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>_Pipeline_VITIS_LOOP_114_3' to 'softmax_10_Pipeline_VITIS_LOOP_114_3'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10>' to 'softmax_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'forwardPropagation<8, 10>' to 'forwardPropagation_8_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3' to 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<8, 8, 10>' to 'backProp_8_8_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3' to 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 8, 8>' to 'backProp_64_8_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1' to 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1' to 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 8ul, 1ul>' to 'matmul_64ul_8ul_1ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1' to 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1' to 'backProp_64_64_8_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3' to 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3'.
WARNING: [SYN 201-103] Legalizing function name 'backProp<64, 64, 8>' to 'backProp_64_64_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' to 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<10ul, 1ul, 8ul>' to 'matmul_10ul_1ul_8ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' to 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 8ul>' to 'matmul_8ul_1ul_8ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' to 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<8ul, 1ul, 64ul>' to 'matmul_8ul_1ul_64ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' to 'matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'matmul<64ul, 1ul, 64ul>' to 'matmul_64ul_1ul_64ul_s'.
Command       ap_set_top_model done; 2.438 sec.
Execute       get_model_list accelerator -filter all-wo-channel -topdown 
Execute       preproc_iomode -model accelerator 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_323_18 
Execute       preproc_iomode -model matmul<64ul, 1ul, 64ul> 
Execute       preproc_iomode -model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_40_17 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_323_16 
Execute       preproc_iomode -model matmul<8ul, 1ul, 64ul> 
Execute       preproc_iomode -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_40_15 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
Execute       preproc_iomode -model matmul<8ul, 1ul, 8ul> 
Execute       preproc_iomode -model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_40_14 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_323_1 
Execute       preproc_iomode -model matmul<10ul, 1ul, 8ul> 
Execute       preproc_iomode -model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model backProp<64, 64, 8> 
Execute       preproc_iomode -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       preproc_iomode -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       preproc_iomode -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       preproc_iomode -model matmul<64ul, 8ul, 1ul> 
Execute       preproc_iomode -model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       preproc_iomode -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model backProp<64, 8, 8> 
Execute       preproc_iomode -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       preproc_iomode -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       preproc_iomode -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       preproc_iomode -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
Execute       preproc_iomode -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       preproc_iomode -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
Execute       preproc_iomode -model backProp<8, 8, 10> 
Execute       preproc_iomode -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
Execute       preproc_iomode -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
Execute       preproc_iomode -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
Execute       preproc_iomode -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
Execute       preproc_iomode -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       preproc_iomode -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model accelerator_Pipeline_VITIS_LOOP_67_3 
Execute       preproc_iomode -model forwardPropagation<8, 10> 
Execute       preproc_iomode -model softmax<10> 
Execute       preproc_iomode -model softmax<10>_Pipeline_VITIS_LOOP_114_3 
Execute       preproc_iomode -model softmax<10>_Pipeline_VITIS_LOOP_89_1 
Execute       preproc_iomode -model softmax<10>_Pipeline_1 
Execute       preproc_iomode -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
Execute       preproc_iomode -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
Execute       preproc_iomode -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       preproc_iomode -model forwardPropagation<8, 8> 
Execute       preproc_iomode -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       preproc_iomode -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       preproc_iomode -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       preproc_iomode -model forwardPropagation<64, 8> 
Execute       preproc_iomode -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       preproc_iomode -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       preproc_iomode -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       preproc_iomode -model forwardPropagation<64, 64> 
Execute       preproc_iomode -model relu<64> 
Execute       preproc_iomode -model relu<64>_Pipeline_VITIS_LOOP_13_1 
Execute       preproc_iomode -model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
Execute       preproc_iomode -model matmul<64ul, 64ul, 1ul> 
Execute       preproc_iomode -model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       get_model_list accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: {matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1} {matmul<64ul, 64ul, 1ul>} {forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1} relu<64>_Pipeline_VITIS_LOOP_13_1 relu<64> {forwardPropagation<64, 64>} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1} {forwardPropagation<64, 8>} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1} {forwardPropagation<8, 8>} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4} softmax<10>_Pipeline_1 softmax<10>_Pipeline_VITIS_LOOP_89_1 softmax<10>_Pipeline_VITIS_LOOP_114_3 softmax<10> {forwardPropagation<8, 10>} accelerator_Pipeline_VITIS_LOOP_67_3 {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3} {backProp<8, 8, 10>} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3} {backProp<64, 8, 8>} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1} {matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1} {matmul<64ul, 8ul, 1ul>} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3} {backProp<64, 64, 8>} accelerator_Pipeline_VITIS_LOOP_40_1 {matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<10ul, 1ul, 8ul>} accelerator_Pipeline_VITIS_LOOP_323_1 accelerator_Pipeline_VITIS_LOOP_40_14 {matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<8ul, 1ul, 8ul>} accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 accelerator_Pipeline_VITIS_LOOP_40_15 {matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<8ul, 1ul, 64ul>} accelerator_Pipeline_VITIS_LOOP_323_16 accelerator_Pipeline_VITIS_LOOP_40_17 {matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<64ul, 1ul, 64ul>} accelerator_Pipeline_VITIS_LOOP_323_18 accelerator
INFO-FLOW: Configuring Module : matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       apply_spec_resource_limit matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Configuring Module : matmul<64ul, 64ul, 1ul> ...
Execute       set_default_model matmul<64ul, 64ul, 1ul> 
Execute       apply_spec_resource_limit matmul<64ul, 64ul, 1ul> 
INFO-FLOW: Configuring Module : forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 ...
Execute       set_default_model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
Execute       apply_spec_resource_limit forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
INFO-FLOW: Configuring Module : relu<64>_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model relu<64>_Pipeline_VITIS_LOOP_13_1 
Execute       apply_spec_resource_limit relu<64>_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Configuring Module : relu<64> ...
Execute       set_default_model relu<64> 
Execute       apply_spec_resource_limit relu<64> 
INFO-FLOW: Configuring Module : forwardPropagation<64, 64> ...
Execute       set_default_model forwardPropagation<64, 64> 
Execute       apply_spec_resource_limit forwardPropagation<64, 64> 
INFO-FLOW: Configuring Module : forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       apply_spec_resource_limit forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Configuring Module : forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       apply_spec_resource_limit forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
INFO-FLOW: Configuring Module : forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       apply_spec_resource_limit forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Configuring Module : forwardPropagation<64, 8> ...
Execute       set_default_model forwardPropagation<64, 8> 
Execute       apply_spec_resource_limit forwardPropagation<64, 8> 
INFO-FLOW: Configuring Module : forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       apply_spec_resource_limit forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Configuring Module : forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 ...
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       apply_spec_resource_limit forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
INFO-FLOW: Configuring Module : forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       apply_spec_resource_limit forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Configuring Module : forwardPropagation<8, 8> ...
Execute       set_default_model forwardPropagation<8, 8> 
Execute       apply_spec_resource_limit forwardPropagation<8, 8> 
INFO-FLOW: Configuring Module : forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       apply_spec_resource_limit forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Configuring Module : forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 ...
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
Execute       apply_spec_resource_limit forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
INFO-FLOW: Configuring Module : forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 ...
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
Execute       apply_spec_resource_limit forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
INFO-FLOW: Configuring Module : softmax<10>_Pipeline_1 ...
Execute       set_default_model softmax<10>_Pipeline_1 
Execute       apply_spec_resource_limit softmax<10>_Pipeline_1 
INFO-FLOW: Configuring Module : softmax<10>_Pipeline_VITIS_LOOP_89_1 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_89_1 
Execute       apply_spec_resource_limit softmax<10>_Pipeline_VITIS_LOOP_89_1 
INFO-FLOW: Configuring Module : softmax<10>_Pipeline_VITIS_LOOP_114_3 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_114_3 
Execute       apply_spec_resource_limit softmax<10>_Pipeline_VITIS_LOOP_114_3 
INFO-FLOW: Configuring Module : softmax<10> ...
Execute       set_default_model softmax<10> 
Execute       apply_spec_resource_limit softmax<10> 
INFO-FLOW: Configuring Module : forwardPropagation<8, 10> ...
Execute       set_default_model forwardPropagation<8, 10> 
Execute       apply_spec_resource_limit forwardPropagation<8, 10> 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_67_3 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_67_3 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_67_3 
INFO-FLOW: Configuring Module : backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       apply_spec_resource_limit backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Configuring Module : backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
Execute       apply_spec_resource_limit backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
INFO-FLOW: Configuring Module : backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
Execute       apply_spec_resource_limit backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
INFO-FLOW: Configuring Module : backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
Execute       apply_spec_resource_limit backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Configuring Module : backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
Execute       apply_spec_resource_limit backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
INFO-FLOW: Configuring Module : backProp<8, 8, 10> ...
Execute       set_default_model backProp<8, 8, 10> 
Execute       apply_spec_resource_limit backProp<8, 8, 10> 
INFO-FLOW: Configuring Module : backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
Execute       apply_spec_resource_limit backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
INFO-FLOW: Configuring Module : backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       apply_spec_resource_limit backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Configuring Module : backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
Execute       apply_spec_resource_limit backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
INFO-FLOW: Configuring Module : backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       apply_spec_resource_limit backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
INFO-FLOW: Configuring Module : backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       apply_spec_resource_limit backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Configuring Module : backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       apply_spec_resource_limit backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
INFO-FLOW: Configuring Module : backProp<64, 8, 8> ...
Execute       set_default_model backProp<64, 8, 8> 
Execute       apply_spec_resource_limit backProp<64, 8, 8> 
INFO-FLOW: Configuring Module : backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       apply_spec_resource_limit matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Configuring Module : matmul<64ul, 8ul, 1ul> ...
Execute       set_default_model matmul<64ul, 8ul, 1ul> 
Execute       apply_spec_resource_limit matmul<64ul, 8ul, 1ul> 
INFO-FLOW: Configuring Module : backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 ...
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       apply_spec_resource_limit backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
INFO-FLOW: Configuring Module : backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       apply_spec_resource_limit backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Configuring Module : backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 ...
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       apply_spec_resource_limit backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
INFO-FLOW: Configuring Module : backProp<64, 64, 8> ...
Execute       set_default_model backProp<64, 64, 8> 
Execute       apply_spec_resource_limit backProp<64, 64, 8> 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 ...
Execute       set_default_model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       apply_spec_resource_limit matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO-FLOW: Configuring Module : matmul<10ul, 1ul, 8ul> ...
Execute       set_default_model matmul<10ul, 1ul, 8ul> 
Execute       apply_spec_resource_limit matmul<10ul, 1ul, 8ul> 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_323_1 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_1 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_323_1 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_40_14 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_14 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_40_14 
INFO-FLOW: Configuring Module : matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 ...
Execute       set_default_model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       apply_spec_resource_limit matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO-FLOW: Configuring Module : matmul<8ul, 1ul, 8ul> ...
Execute       set_default_model matmul<8ul, 1ul, 8ul> 
Execute       apply_spec_resource_limit matmul<8ul, 1ul, 8ul> 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_40_15 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_15 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_40_15 
INFO-FLOW: Configuring Module : matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 ...
Execute       set_default_model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       apply_spec_resource_limit matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO-FLOW: Configuring Module : matmul<8ul, 1ul, 64ul> ...
Execute       set_default_model matmul<8ul, 1ul, 64ul> 
Execute       apply_spec_resource_limit matmul<8ul, 1ul, 64ul> 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_323_16 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_16 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_323_16 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_40_17 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_17 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_40_17 
INFO-FLOW: Configuring Module : matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 ...
Execute       set_default_model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       apply_spec_resource_limit matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO-FLOW: Configuring Module : matmul<64ul, 1ul, 64ul> ...
Execute       set_default_model matmul<64ul, 1ul, 64ul> 
Execute       apply_spec_resource_limit matmul<64ul, 1ul, 64ul> 
INFO-FLOW: Configuring Module : accelerator_Pipeline_VITIS_LOOP_323_18 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_18 
Execute       apply_spec_resource_limit accelerator_Pipeline_VITIS_LOOP_323_18 
INFO-FLOW: Configuring Module : accelerator ...
Execute       set_default_model accelerator 
Execute       apply_spec_resource_limit accelerator 
INFO-FLOW: Model list for preprocess: {matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1} {matmul<64ul, 64ul, 1ul>} {forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1} relu<64>_Pipeline_VITIS_LOOP_13_1 relu<64> {forwardPropagation<64, 64>} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1} {forwardPropagation<64, 8>} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1} {forwardPropagation<8, 8>} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4} softmax<10>_Pipeline_1 softmax<10>_Pipeline_VITIS_LOOP_89_1 softmax<10>_Pipeline_VITIS_LOOP_114_3 softmax<10> {forwardPropagation<8, 10>} accelerator_Pipeline_VITIS_LOOP_67_3 {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3} {backProp<8, 8, 10>} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3} {backProp<64, 8, 8>} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1} {matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1} {matmul<64ul, 8ul, 1ul>} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3} {backProp<64, 64, 8>} accelerator_Pipeline_VITIS_LOOP_40_1 {matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<10ul, 1ul, 8ul>} accelerator_Pipeline_VITIS_LOOP_323_1 accelerator_Pipeline_VITIS_LOOP_40_14 {matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<8ul, 1ul, 8ul>} accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 accelerator_Pipeline_VITIS_LOOP_40_15 {matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<8ul, 1ul, 64ul>} accelerator_Pipeline_VITIS_LOOP_323_16 accelerator_Pipeline_VITIS_LOOP_40_17 {matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<64ul, 1ul, 64ul>} accelerator_Pipeline_VITIS_LOOP_323_18 accelerator
INFO-FLOW: Preprocessing Module: matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       cdfg_preprocess -model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Preprocessing Module: matmul<64ul, 64ul, 1ul> ...
Execute       set_default_model matmul<64ul, 64ul, 1ul> 
Execute       cdfg_preprocess -model matmul<64ul, 64ul, 1ul> 
Execute       rtl_gen_preprocess matmul<64ul, 64ul, 1ul> 
INFO-FLOW: Preprocessing Module: forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 ...
Execute       set_default_model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
Execute       cdfg_preprocess -model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
INFO-FLOW: Preprocessing Module: relu<64>_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model relu<64>_Pipeline_VITIS_LOOP_13_1 
Execute       cdfg_preprocess -model relu<64>_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess relu<64>_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Preprocessing Module: relu<64> ...
Execute       set_default_model relu<64> 
Execute       cdfg_preprocess -model relu<64> 
Execute       rtl_gen_preprocess relu<64> 
INFO-FLOW: Preprocessing Module: forwardPropagation<64, 64> ...
Execute       set_default_model forwardPropagation<64, 64> 
Execute       cdfg_preprocess -model forwardPropagation<64, 64> 
Execute       rtl_gen_preprocess forwardPropagation<64, 64> 
INFO-FLOW: Preprocessing Module: forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       cdfg_preprocess -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       cdfg_preprocess -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       cdfg_preprocess -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<64, 8> ...
Execute       set_default_model forwardPropagation<64, 8> 
Execute       cdfg_preprocess -model forwardPropagation<64, 8> 
Execute       rtl_gen_preprocess forwardPropagation<64, 8> 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       cdfg_preprocess -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 ...
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       cdfg_preprocess -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       cdfg_preprocess -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 8> ...
Execute       set_default_model forwardPropagation<8, 8> 
Execute       cdfg_preprocess -model forwardPropagation<8, 8> 
Execute       rtl_gen_preprocess forwardPropagation<8, 8> 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       cdfg_preprocess -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 ...
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
Execute       cdfg_preprocess -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 ...
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
Execute       cdfg_preprocess -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
Execute       rtl_gen_preprocess forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
INFO-FLOW: Preprocessing Module: softmax<10>_Pipeline_1 ...
Execute       set_default_model softmax<10>_Pipeline_1 
Execute       cdfg_preprocess -model softmax<10>_Pipeline_1 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_1 
INFO-FLOW: Preprocessing Module: softmax<10>_Pipeline_VITIS_LOOP_89_1 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_89_1 
Execute       cdfg_preprocess -model softmax<10>_Pipeline_VITIS_LOOP_89_1 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_89_1 
INFO-FLOW: Preprocessing Module: softmax<10>_Pipeline_VITIS_LOOP_114_3 ...
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_114_3 
Execute       cdfg_preprocess -model softmax<10>_Pipeline_VITIS_LOOP_114_3 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_114_3 
INFO-FLOW: Preprocessing Module: softmax<10> ...
Execute       set_default_model softmax<10> 
Execute       cdfg_preprocess -model softmax<10> 
Execute       rtl_gen_preprocess softmax<10> 
INFO-FLOW: Preprocessing Module: forwardPropagation<8, 10> ...
Execute       set_default_model forwardPropagation<8, 10> 
Execute       cdfg_preprocess -model forwardPropagation<8, 10> 
Execute       rtl_gen_preprocess forwardPropagation<8, 10> 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_67_3 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_67_3 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_67_3 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_67_3 
INFO-FLOW: Preprocessing Module: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       cdfg_preprocess -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Preprocessing Module: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
Execute       cdfg_preprocess -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
INFO-FLOW: Preprocessing Module: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
Execute       cdfg_preprocess -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
INFO-FLOW: Preprocessing Module: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
Execute       cdfg_preprocess -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Preprocessing Module: backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 ...
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
Execute       cdfg_preprocess -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
INFO-FLOW: Preprocessing Module: backProp<8, 8, 10> ...
Execute       set_default_model backProp<8, 8, 10> 
Execute       cdfg_preprocess -model backProp<8, 8, 10> 
Execute       rtl_gen_preprocess backProp<8, 8, 10> 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
Execute       cdfg_preprocess -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       cdfg_preprocess -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
Execute       cdfg_preprocess -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       cdfg_preprocess -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       cdfg_preprocess -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 ...
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       cdfg_preprocess -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
INFO-FLOW: Preprocessing Module: backProp<64, 8, 8> ...
Execute       set_default_model backProp<64, 8, 8> 
Execute       cdfg_preprocess -model backProp<64, 8, 8> 
Execute       rtl_gen_preprocess backProp<64, 8, 8> 
INFO-FLOW: Preprocessing Module: backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
Command       cdfg_preprocess done; 1.784 sec.
Execute       rtl_gen_preprocess backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 ...
Execute       set_default_model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       cdfg_preprocess -model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
INFO-FLOW: Preprocessing Module: matmul<64ul, 8ul, 1ul> ...
Execute       set_default_model matmul<64ul, 8ul, 1ul> 
Execute       cdfg_preprocess -model matmul<64ul, 8ul, 1ul> 
Execute       rtl_gen_preprocess matmul<64ul, 8ul, 1ul> 
INFO-FLOW: Preprocessing Module: backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 ...
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       cdfg_preprocess -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       rtl_gen_preprocess backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
INFO-FLOW: Preprocessing Module: backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       cdfg_preprocess -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Preprocessing Module: backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 ...
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       cdfg_preprocess -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       rtl_gen_preprocess backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
INFO-FLOW: Preprocessing Module: backProp<64, 64, 8> ...
Execute       set_default_model backProp<64, 64, 8> 
Execute       cdfg_preprocess -model backProp<64, 64, 8> 
Command       cdfg_preprocess done; 0.137 sec.
Execute       rtl_gen_preprocess backProp<64, 64, 8> 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 ...
Execute       set_default_model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       cdfg_preprocess -model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       rtl_gen_preprocess matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO-FLOW: Preprocessing Module: matmul<10ul, 1ul, 8ul> ...
Execute       set_default_model matmul<10ul, 1ul, 8ul> 
Execute       cdfg_preprocess -model matmul<10ul, 1ul, 8ul> 
Execute       rtl_gen_preprocess matmul<10ul, 1ul, 8ul> 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_323_1 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_1 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_323_1 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_323_1 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_40_14 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_14 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_40_14 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_40_14 
INFO-FLOW: Preprocessing Module: matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 ...
Execute       set_default_model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       cdfg_preprocess -model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO-FLOW: Preprocessing Module: matmul<8ul, 1ul, 8ul> ...
Execute       set_default_model matmul<8ul, 1ul, 8ul> 
Execute       cdfg_preprocess -model matmul<8ul, 1ul, 8ul> 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 8ul> 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_40_15 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_15 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_40_15 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_40_15 
INFO-FLOW: Preprocessing Module: matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 ...
Execute       set_default_model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       cdfg_preprocess -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO-FLOW: Preprocessing Module: matmul<8ul, 1ul, 64ul> ...
Execute       set_default_model matmul<8ul, 1ul, 64ul> 
Execute       cdfg_preprocess -model matmul<8ul, 1ul, 64ul> 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 64ul> 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_323_16 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_16 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_323_16 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_323_16 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_40_17 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_17 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_40_17 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_40_17 
INFO-FLOW: Preprocessing Module: matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 ...
Execute       set_default_model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       cdfg_preprocess -model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       rtl_gen_preprocess matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO-FLOW: Preprocessing Module: matmul<64ul, 1ul, 64ul> ...
Execute       set_default_model matmul<64ul, 1ul, 64ul> 
Execute       cdfg_preprocess -model matmul<64ul, 1ul, 64ul> 
Command       cdfg_preprocess done; 8.138 sec.
Execute       rtl_gen_preprocess matmul<64ul, 1ul, 64ul> 
INFO-FLOW: Preprocessing Module: accelerator_Pipeline_VITIS_LOOP_323_18 ...
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_18 
Execute       cdfg_preprocess -model accelerator_Pipeline_VITIS_LOOP_323_18 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_323_18 
INFO-FLOW: Preprocessing Module: accelerator ...
Execute       set_default_model accelerator 
Execute       cdfg_preprocess -model accelerator 
Command       cdfg_preprocess done; 0.126 sec.
Execute       rtl_gen_preprocess accelerator 
INFO-FLOW: Model list for synthesis: {matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1} {matmul<64ul, 64ul, 1ul>} {forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1} relu<64>_Pipeline_VITIS_LOOP_13_1 relu<64> {forwardPropagation<64, 64>} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1} {forwardPropagation<64, 8>} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1} {forwardPropagation<8, 8>} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4} softmax<10>_Pipeline_1 softmax<10>_Pipeline_VITIS_LOOP_89_1 softmax<10>_Pipeline_VITIS_LOOP_114_3 softmax<10> {forwardPropagation<8, 10>} accelerator_Pipeline_VITIS_LOOP_67_3 {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3} {backProp<8, 8, 10>} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3} {backProp<64, 8, 8>} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1} {matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1} {matmul<64ul, 8ul, 1ul>} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3} {backProp<64, 64, 8>} accelerator_Pipeline_VITIS_LOOP_40_1 {matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<10ul, 1ul, 8ul>} accelerator_Pipeline_VITIS_LOOP_323_1 accelerator_Pipeline_VITIS_LOOP_40_14 {matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<8ul, 1ul, 8ul>} accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 accelerator_Pipeline_VITIS_LOOP_40_15 {matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<8ul, 1ul, 64ul>} accelerator_Pipeline_VITIS_LOOP_323_16 accelerator_Pipeline_VITIS_LOOP_40_17 {matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<64ul, 1ul, 64ul>} accelerator_Pipeline_VITIS_LOOP_323_18 accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       schedule -model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 328, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.331 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 13.614 seconds; current allocated memory: 966.391 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1.
Execute       set_default_model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       bind -model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 969.344 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.bind.adb -f 
INFO-FLOW: Finish binding matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_64ul_1ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<64ul, 64ul, 1ul> 
Execute       schedule -model matmul<64ul, 64ul, 1ul> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 970.695 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<64ul, 64ul, 1ul>.
Execute       set_default_model matmul<64ul, 64ul, 1ul> 
Execute       bind -model matmul<64ul, 64ul, 1ul> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 971.863 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.bind.adb -f 
INFO-FLOW: Finish binding matmul<64ul, 64ul, 1ul>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
Execute       schedule -model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 972.195 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1.
Execute       set_default_model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
Execute       bind -model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 972.195 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_64_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu<64>_Pipeline_VITIS_LOOP_13_1 
Execute       schedule -model relu<64>_Pipeline_VITIS_LOOP_13_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 972.223 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.sched.adb -f 
INFO-FLOW: Finish scheduling relu<64>_Pipeline_VITIS_LOOP_13_1.
Execute       set_default_model relu<64>_Pipeline_VITIS_LOOP_13_1 
Execute       bind -model relu<64>_Pipeline_VITIS_LOOP_13_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 972.344 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.bind.adb -f 
INFO-FLOW: Finish binding relu<64>_Pipeline_VITIS_LOOP_13_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu<64> 
Execute       schedule -model relu<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 972.531 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<64>.
Execute       set_default_model relu<64> 
Execute       bind -model relu<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 972.773 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.bind.adb -f 
INFO-FLOW: Finish binding relu<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<64, 64> 
Execute       schedule -model forwardPropagation<64, 64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.231 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 974.902 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<64, 64>.
Execute       set_default_model forwardPropagation<64, 64> 
Execute       bind -model forwardPropagation<64, 64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 976.219 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<64, 64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       schedule -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 327, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.379 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 978.992 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1.
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       bind -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.129 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 981.250 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       schedule -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 982.516 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1.
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       bind -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 982.668 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       schedule -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 982.891 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1.
Execute       set_default_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       bind -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 982.891 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<64, 8> 
Execute       schedule -model forwardPropagation<64, 8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 983.082 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<64, 8>.
Execute       set_default_model forwardPropagation<64, 8> 
Execute       bind -model forwardPropagation<64, 8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 983.523 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<64, 8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       schedule -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 984.621 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1.
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       bind -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 984.621 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       schedule -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 985.422 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1.
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       bind -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 985.422 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       schedule -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 985.438 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1.
Execute       set_default_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       bind -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 985.438 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 8> 
Execute       schedule -model forwardPropagation<8, 8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 985.641 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 8>.
Execute       set_default_model forwardPropagation<8, 8> 
Execute       bind -model forwardPropagation<8, 8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 985.926 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       schedule -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 986.297 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1.
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       bind -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 986.359 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
Execute       schedule -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_161_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 987.039 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1.
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
Execute       bind -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 987.277 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
Execute       schedule -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_4'.
WARNING: [HLS 200-885] The II Violation in module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' (loop 'VITIS_LOOP_180_4'): Unable to schedule 'store' operation 0 bit ('transposed_0_addr_2_write_ln42', ../layer.h:42->../layer.h:181) of variable 'net_0_load_1_read' on array 'transposed_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'transposed_0'.
WARNING: [HLS 200-885] The II Violation in module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' (loop 'VITIS_LOOP_180_4'): Unable to schedule 'store' operation 0 bit ('transposed_0_addr_4_write_ln42', ../layer.h:42->../layer.h:181) of variable 'net_0_load_3_read' on array 'transposed_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'transposed_0'.
WARNING: [HLS 200-885] The II Violation in module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' (loop 'VITIS_LOOP_180_4'): Unable to schedule 'store' operation 0 bit ('transposed_0_addr_6_write_ln42', ../layer.h:42->../layer.h:181) of variable 'net_0_load_5_read' on array 'transposed_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'transposed_0'.
WARNING: [HLS 200-885] The II Violation in module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' (loop 'VITIS_LOOP_180_4'): Unable to schedule 'store' operation 0 bit ('transposed_0_addr_8_write_ln42', ../layer.h:42->../layer.h:181) of variable 'net_0_load_7_read' on array 'transposed_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'transposed_0'.
WARNING: [HLS 200-885] The II Violation in module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' (loop 'VITIS_LOOP_180_4'): Unable to schedule 'store' operation 0 bit ('transposed_0_addr_6_write_ln42', ../layer.h:42->../layer.h:181) of variable 'net_0_load_5_read' on array 'transposed_0' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'transposed_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'VITIS_LOOP_180_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.321 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.408 seconds; current allocated memory: 987.750 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4.
Execute       set_default_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
Execute       bind -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 987.855 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<10>_Pipeline_1 
Execute       schedule -model softmax<10>_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10_Pipeline_1' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('p_it1_write_ln142', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83) of variable '__result', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83 on local variable '__it1', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83 and 'load' operation 64 bit ('__t', ../activation.cpp:83) on local variable '__it1', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.135 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 988.078 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<10>_Pipeline_1.
Execute       set_default_model softmax<10>_Pipeline_1 
Execute       bind -model softmax<10>_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.469 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.503 seconds; current allocated memory: 988.254 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding softmax<10>_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_89_1 
Execute       schedule -model softmax<10>_Pipeline_VITIS_LOOP_89_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10_Pipeline_VITIS_LOOP_89_1' (loop 'VITIS_LOOP_89_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln87', ../activation.cpp:87) of variable 'dc', ../activation.cpp:99 on local variable 'sum', ../activation.cpp:87 and 'load' operation 64 bit ('sum_load', ../activation.cpp:99) on local variable 'sum', ../activation.cpp:87.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10_Pipeline_VITIS_LOOP_89_1' (loop 'VITIS_LOOP_89_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln87', ../activation.cpp:87) of variable 'dc', ../activation.cpp:99 on local variable 'sum', ../activation.cpp:87 and 'load' operation 64 bit ('sum_load', ../activation.cpp:99) on local variable 'sum', ../activation.cpp:87.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10_Pipeline_VITIS_LOOP_89_1' (loop 'VITIS_LOOP_89_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln87', ../activation.cpp:87) of variable 'dc', ../activation.cpp:99 on local variable 'sum', ../activation.cpp:87 and 'load' operation 64 bit ('sum_load', ../activation.cpp:99) on local variable 'sum', ../activation.cpp:87.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 27, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.182 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 989.020 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<10>_Pipeline_VITIS_LOOP_89_1.
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_89_1 
Execute       bind -model softmax<10>_Pipeline_VITIS_LOOP_89_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 989.090 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.bind.adb -f 
INFO-FLOW: Finish binding softmax<10>_Pipeline_VITIS_LOOP_89_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_Pipeline_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_114_3 
Execute       schedule -model softmax<10>_Pipeline_VITIS_LOOP_114_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 989.316 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<10>_Pipeline_VITIS_LOOP_114_3.
Execute       set_default_model softmax<10>_Pipeline_VITIS_LOOP_114_3 
Execute       bind -model softmax<10>_Pipeline_VITIS_LOOP_114_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.201 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.231 seconds; current allocated memory: 989.320 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.bind.adb -f 
INFO-FLOW: Finish binding softmax<10>_Pipeline_VITIS_LOOP_114_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<10> 
Execute       schedule -model softmax<10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 989.344 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<10>.
Execute       set_default_model softmax<10> 
Execute       bind -model softmax<10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 989.477 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardPropagation_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forwardPropagation<8, 10> 
Execute       schedule -model forwardPropagation<8, 10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 990.332 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling forwardPropagation<8, 10>.
Execute       set_default_model forwardPropagation<8, 10> 
Execute       bind -model forwardPropagation<8, 10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 990.480 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.bind.adb -f 
INFO-FLOW: Finish binding forwardPropagation<8, 10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_67_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_67_3 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_67_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_67_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 990.918 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_67_3.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_67_3 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_67_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 991.098 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.bind.adb -f 
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_67_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 993.293 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 993.703 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       schedule -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 49, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 56, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.91 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.068 seconds; current allocated memory: 995.598 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1.
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       bind -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 996.391 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
Execute       schedule -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 997.324 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12.
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
Execute       bind -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 997.484 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
Execute       schedule -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_266_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 998.223 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1.
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
Execute       bind -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 998.406 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
Execute       schedule -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 998.496 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1.
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
Execute       bind -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 998.570 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
Execute       schedule -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_284_3'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_09_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_09' and 'load' operation 64 bit ('mux_case_09_load', ../layer.h:286) on local variable 'mux_case_09'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_09_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_09' and 'load' operation 64 bit ('mux_case_09_load', ../layer.h:286) on local variable 'mux_case_09'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_09_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_09' and 'load' operation 64 bit ('mux_case_09_load', ../layer.h:286) on local variable 'mux_case_09'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_09_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_09' and 'load' operation 64 bit ('mux_case_09_load', ../layer.h:286) on local variable 'mux_case_09'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'VITIS_LOOP_284_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.237 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 999.102 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3.
Execute       set_default_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
Execute       bind -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 999.105 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_8_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<8, 8, 10> 
Execute       schedule -model backProp<8, 8, 10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.162 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 999.824 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<8, 8, 10>.
Execute       set_default_model backProp<8, 8, 10> 
Execute       bind -model backProp<8, 8, 10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1001.441 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.bind.adb -f 
INFO-FLOW: Finish binding backProp<8, 8, 10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
Execute       schedule -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1002.637 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
Execute       bind -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1002.637 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       schedule -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' (loop 'VITIS_LOOP_81_1'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) and 'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 47, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.505 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.608 seconds; current allocated memory: 1004.016 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1.
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       bind -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1004.113 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
Execute       schedule -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 327, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.285 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1007.277 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13.
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
Execute       bind -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.157 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1009.906 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       schedule -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_266_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1010.785 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1.
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       bind -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1010.785 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       schedule -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.113 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1011.070 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1.
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       bind -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1011.336 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       schedule -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_284_3'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_01_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_01' and 'load' operation 64 bit ('mux_case_01_load', ../layer.h:286) on local variable 'mux_case_01'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_01_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_01' and 'load' operation 64 bit ('mux_case_01_load', ../layer.h:286) on local variable 'mux_case_01'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_01_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_01' and 'load' operation 64 bit ('mux_case_01_load', ../layer.h:286) on local variable 'mux_case_01'.
WARNING: [HLS 200-880] The II Violation in module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' (loop 'VITIS_LOOP_284_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_01_write_ln286', ../layer.h:286) of variable 'mul', ../layer.h:286 on local variable 'mux_case_01' and 'load' operation 64 bit ('mux_case_01_load', ../layer.h:286) on local variable 'mux_case_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop 'VITIS_LOOP_284_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1011.582 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3.
Execute       set_default_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       bind -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1011.582 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 8, 8> 
Execute       schedule -model backProp<64, 8, 8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1011.844 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 8, 8>.
Execute       set_default_model backProp<64, 8, 8> 
Execute       bind -model backProp<64, 8, 8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.199 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.249 seconds; current allocated memory: 1012.273 MB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 8, 8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.858 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 1.000 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
Command       db_write done; 0.287 sec.
INFO-FLOW: Finish scheduling backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.184 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.001 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
Command       db_write done; 0.366 sec.
INFO-FLOW: Finish binding backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       schedule -model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 48, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.407 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 1.006 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.sched.adb -f 
Command       db_write done; 0.104 sec.
INFO-FLOW: Finish scheduling matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1.
Execute       set_default_model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       bind -model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.007 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.bind.adb -f 
Command       db_write done; 0.133 sec.
INFO-FLOW: Finish binding matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_8ul_1ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<64ul, 8ul, 1ul> 
Execute       schedule -model matmul<64ul, 8ul, 1ul> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.446 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.010 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.sched.adb -f 
Command       db_write done; 0.124 sec.
INFO-FLOW: Finish scheduling matmul<64ul, 8ul, 1ul>.
Execute       set_default_model matmul<64ul, 8ul, 1ul> 
Execute       bind -model matmul<64ul, 8ul, 1ul> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.161 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.bind.adb -f 
Command       db_write done; 0.164 sec.
INFO-FLOW: Finish binding matmul<64ul, 8ul, 1ul>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       schedule -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_266_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.014 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1.
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       bind -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.015 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_64_8_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       schedule -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.015 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1.
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       bind -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.015 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       schedule -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_284_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_284_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.015 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.sched.adb -f 
INFO-FLOW: Finish scheduling backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3.
Execute       set_default_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       bind -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.136 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.bind.adb -f 
INFO-FLOW: Finish binding backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backProp_64_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backProp<64, 64, 8> 
Execute       schedule -model backProp<64, 64, 8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.635 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.735 seconds; current allocated memory: 1.021 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.sched.adb -f 
Command       db_write done; 0.157 sec.
INFO-FLOW: Finish scheduling backProp<64, 64, 8>.
Execute       set_default_model backProp<64, 64, 8> 
Execute       bind -model backProp<64, 64, 8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.347 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.022 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.104 sec.
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.bind.adb -f 
Command       db_write done; 0.203 sec.
INFO-FLOW: Finish binding backProp<64, 64, 8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.023 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       schedule -model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.024 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.
Execute       set_default_model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       bind -model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.024 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.bind.adb -f 
INFO-FLOW: Finish binding matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_10ul_1ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<10ul, 1ul, 8ul> 
Execute       schedule -model matmul<10ul, 1ul, 8ul> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.024 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<10ul, 1ul, 8ul>.
Execute       set_default_model matmul<10ul, 1ul, 8ul> 
Execute       bind -model matmul<10ul, 1ul, 8ul> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.142 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.025 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.bind.adb -f 
INFO-FLOW: Finish binding matmul<10ul, 1ul, 8ul>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_323_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_1 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_323_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_1'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:98) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:98 on local variable 'empty' and 'load' operation 640 bit ('p_load', ../layer.h:327->../accelerator.cpp:98) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:98) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:98 on local variable 'empty' and 'load' operation 640 bit ('p_load', ../layer.h:327->../accelerator.cpp:98) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:98) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:98 on local variable 'empty' and 'load' operation 640 bit ('p_load', ../layer.h:327->../accelerator.cpp:98) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:98) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:98 on local variable 'empty' and 'load' operation 640 bit ('p_load', ../layer.h:327->../accelerator.cpp:98) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:98) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:98 on local variable 'empty' and 'load' operation 640 bit ('p_load', ../layer.h:327->../accelerator.cpp:98) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 16, loop 'VITIS_LOOP_323_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.523 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.026 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_323_1.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_1 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_323_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.148 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.026 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.bind.adb -f 
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_323_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_40_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_14 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_40_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.026 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_40_14.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_14 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_40_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.026 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.bind.adb -f 
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_40_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       schedule -model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.026 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.
Execute       set_default_model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       bind -model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.026 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.bind.adb -f 
INFO-FLOW: Finish binding matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<8ul, 1ul, 8ul> 
Execute       schedule -model matmul<8ul, 1ul, 8ul> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.027 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<8ul, 1ul, 8ul>.
Execute       set_default_model matmul<8ul, 1ul, 8ul> 
Execute       bind -model matmul<8ul, 1ul, 8ul> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.142 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.028 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.bind.adb -f 
INFO-FLOW: Finish binding matmul<8ul, 1ul, 8ul>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' (loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln325', ../layer.h:325->../accelerator.cpp:99) of variable 'or_ln325', ../layer.h:325->../accelerator.cpp:99 on local variable 'empty' and 'load' operation 4096 bit ('p_load21', ../layer.h:325->../accelerator.cpp:99) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' (loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln325', ../layer.h:325->../accelerator.cpp:99) of variable 'or_ln325', ../layer.h:325->../accelerator.cpp:99 on local variable 'empty' and 'load' operation 4096 bit ('p_load21', ../layer.h:325->../accelerator.cpp:99) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' (loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln325', ../layer.h:325->../accelerator.cpp:99) of variable 'or_ln325', ../layer.h:325->../accelerator.cpp:99 on local variable 'empty' and 'load' operation 4096 bit ('p_load21', ../layer.h:325->../accelerator.cpp:99) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' (loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln325', ../layer.h:325->../accelerator.cpp:99) of variable 'or_ln325', ../layer.h:325->../accelerator.cpp:99 on local variable 'empty' and 'load' operation 4096 bit ('p_load21', ../layer.h:325->../accelerator.cpp:99) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' (loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln325', ../layer.h:325->../accelerator.cpp:99) of variable 'or_ln325', ../layer.h:325->../accelerator.cpp:99 on local variable 'empty' and 'load' operation 4096 bit ('p_load21', ../layer.h:325->../accelerator.cpp:99) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_323_1_VITIS_LOOP_324_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.306 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.029 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.643 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.681 seconds; current allocated memory: 1.029 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.bind.adb -f 
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_40_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_15 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_40_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.168 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.029 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_40_15.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_15 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_40_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.030 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.bind.adb -f 
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_40_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       schedule -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.324 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.032 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.
Execute       set_default_model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       bind -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.153 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.033 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.bind.adb -f 
INFO-FLOW: Finish binding matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_8ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<8ul, 1ul, 64ul> 
Execute       schedule -model matmul<8ul, 1ul, 64ul> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.307 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.038 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.sched.adb -f 
Command       db_write done; 0.136 sec.
INFO-FLOW: Finish scheduling matmul<8ul, 1ul, 64ul>.
Execute       set_default_model matmul<8ul, 1ul, 64ul> 
Execute       bind -model matmul<8ul, 1ul, 64ul> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.039 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding matmul<8ul, 1ul, 64ul>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_323_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_16 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_323_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_1'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_16' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:100) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:100 on local variable 'empty' and 'load' operation 512 bit ('p_load', ../layer.h:327->../accelerator.cpp:100) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_16' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:100) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:100 on local variable 'empty' and 'load' operation 512 bit ('p_load', ../layer.h:327->../accelerator.cpp:100) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_16' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:100) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:100 on local variable 'empty' and 'load' operation 512 bit ('p_load', ../layer.h:327->../accelerator.cpp:100) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_16' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:100) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:100 on local variable 'empty' and 'load' operation 512 bit ('p_load', ../layer.h:327->../accelerator.cpp:100) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_16' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:100) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:100 on local variable 'empty' and 'load' operation 512 bit ('p_load', ../layer.h:327->../accelerator.cpp:100) on local variable 'empty'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 18, loop 'VITIS_LOOP_323_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 1.042 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_323_16.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_16 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_323_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.218 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.044 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.bind.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_323_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_40_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_17 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_40_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.046 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_40_17.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_40_17 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_40_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.148 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.046 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.bind.adb -f 
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_40_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       schedule -model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_81_1_VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.sched.adb -f 
INFO-FLOW: Finish scheduling matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.
Execute       set_default_model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       bind -model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.149 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.049 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.bind.adb -f 
INFO-FLOW: Finish binding matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_64ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul<64ul, 1ul, 64ul> 
Execute       schedule -model matmul<64ul, 1ul, 64ul> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.172 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.358 seconds; current allocated memory: 1.095 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.198 sec.
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.sched.adb -f 
Command       db_write done; 1.041 sec.
INFO-FLOW: Finish scheduling matmul<64ul, 1ul, 64ul>.
Execute       set_default_model matmul<64ul, 1ul, 64ul> 
Execute       bind -model matmul<64ul, 1ul, 64ul> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.448 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.095 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.244 sec.
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.bind.adb -f 
Command       db_write done; 1.247 sec.
INFO-FLOW: Finish binding matmul<64ul, 1ul, 64ul>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_Pipeline_VITIS_LOOP_323_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_18 
Execute       schedule -model accelerator_Pipeline_VITIS_LOOP_323_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_1'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_18' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:101) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:101 on local variable 'empty' and 'load' operation 4096 bit ('p_load', ../layer.h:327->../accelerator.cpp:101) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_18' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:101) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:101 on local variable 'empty' and 'load' operation 4096 bit ('p_load', ../layer.h:327->../accelerator.cpp:101) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_18' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:101) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:101 on local variable 'empty' and 'load' operation 4096 bit ('p_load', ../layer.h:327->../accelerator.cpp:101) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_18' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:101) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:101 on local variable 'empty' and 'load' operation 4096 bit ('p_load', ../layer.h:327->../accelerator.cpp:101) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'accelerator_Pipeline_VITIS_LOOP_323_18' (loop 'VITIS_LOOP_323_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln327', ../layer.h:327->../accelerator.cpp:101) of variable 'or_ln327', ../layer.h:327->../accelerator.cpp:101 on local variable 'empty' and 'load' operation 4096 bit ('p_load', ../layer.h:327->../accelerator.cpp:101) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 18, loop 'VITIS_LOOP_323_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.294 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.869 seconds; current allocated memory: 1.095 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_Pipeline_VITIS_LOOP_323_18.
Execute       set_default_model accelerator_Pipeline_VITIS_LOOP_323_18 
Execute       bind -model accelerator_Pipeline_VITIS_LOOP_323_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.176 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.095 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.bind.adb -f 
Command       db_write done; 0.119 sec.
INFO-FLOW: Finish binding accelerator_Pipeline_VITIS_LOOP_323_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator 
Execute       schedule -model accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.507 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.095 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.sched.adb -f 
Command       db_write done; 0.155 sec.
INFO-FLOW: Finish scheduling accelerator.
Execute       set_default_model accelerator 
Execute       bind -model accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.095 GB.
Execute       syn_report -verbosereport -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.234 sec.
Execute       db_write -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.bind.adb -f 
Command       db_write done; 0.197 sec.
INFO-FLOW: Finish binding accelerator.
Execute       get_model_list accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess matmul<64ul, 64ul, 1ul> 
Execute       rtl_gen_preprocess forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 
Execute       rtl_gen_preprocess relu<64>_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess relu<64> 
Execute       rtl_gen_preprocess forwardPropagation<64, 64> 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess forwardPropagation<64, 8> 
Execute       rtl_gen_preprocess forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 8> 
Execute       rtl_gen_preprocess forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 
Execute       rtl_gen_preprocess forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_1 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_89_1 
Execute       rtl_gen_preprocess softmax<10>_Pipeline_VITIS_LOOP_114_3 
Execute       rtl_gen_preprocess softmax<10> 
Execute       rtl_gen_preprocess forwardPropagation<8, 10> 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_67_3 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 
Execute       rtl_gen_preprocess backProp<8, 8, 10> 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       rtl_gen_preprocess backProp<64, 8, 8> 
Execute       rtl_gen_preprocess backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 
Execute       rtl_gen_preprocess matmul<64ul, 8ul, 1ul> 
Execute       rtl_gen_preprocess backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 
Execute       rtl_gen_preprocess backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 
Execute       rtl_gen_preprocess backProp<64, 64, 8> 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       rtl_gen_preprocess matmul<10ul, 1ul, 8ul> 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_323_1 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_40_14 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 8ul> 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_40_15 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       rtl_gen_preprocess matmul<8ul, 1ul, 64ul> 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_323_16 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_40_17 
Execute       rtl_gen_preprocess matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       rtl_gen_preprocess matmul<64ul, 1ul, 64ul> 
Execute       rtl_gen_preprocess accelerator_Pipeline_VITIS_LOOP_323_18 
Execute       rtl_gen_preprocess accelerator 
INFO-FLOW: Model list for RTL generation: {matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1} {matmul<64ul, 64ul, 1ul>} {forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1} relu<64>_Pipeline_VITIS_LOOP_13_1 relu<64> {forwardPropagation<64, 64>} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1} {forwardPropagation<64, 8>} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1} {forwardPropagation<8, 8>} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4} softmax<10>_Pipeline_1 softmax<10>_Pipeline_VITIS_LOOP_89_1 softmax<10>_Pipeline_VITIS_LOOP_114_3 softmax<10> {forwardPropagation<8, 10>} accelerator_Pipeline_VITIS_LOOP_67_3 {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3} {backProp<8, 8, 10>} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3} {backProp<64, 8, 8>} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1} {matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1} {matmul<64ul, 8ul, 1ul>} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3} {backProp<64, 64, 8>} accelerator_Pipeline_VITIS_LOOP_40_1 {matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<10ul, 1ul, 8ul>} accelerator_Pipeline_VITIS_LOOP_323_1 accelerator_Pipeline_VITIS_LOOP_40_14 {matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<8ul, 1ul, 8ul>} accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 accelerator_Pipeline_VITIS_LOOP_40_15 {matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<8ul, 1ul, 64ul>} accelerator_Pipeline_VITIS_LOOP_323_16 accelerator_Pipeline_VITIS_LOOP_40_17 {matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<64ul, 1ul, 64ul>} accelerator_Pipeline_VITIS_LOOP_323_18 accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1' is 655586 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1'.
Command       create_rtl_model done; 1.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.859 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1 
Execute       gen_rtl matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1 
Execute       syn_report -csynth -model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.135 sec.
Execute       syn_report -rtlxml -model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.112 sec.
Execute       db_write -model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.adb 
Command       db_write done; 0.167 sec.
Execute       db_write -model matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_64ul_1ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<64ul, 64ul, 1ul> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_64ul_1ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.262 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<64ul, 64ul, 1ul> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_64ul_64ul_1ul_s 
Execute       gen_rtl matmul<64ul, 64ul, 1ul> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_64ul_64ul_1ul_s 
Execute       syn_report -csynth -model matmul<64ul, 64ul, 1ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_64ul_1ul_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<64ul, 64ul, 1ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_64ul_1ul_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<64ul, 64ul, 1ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<64ul, 64ul, 1ul> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.adb 
Execute       db_write -model matmul<64ul, 64ul, 1ul> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<64ul, 64ul, 1ul> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1 
Execute       gen_rtl forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1 
Execute       syn_report -csynth -model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.adb 
Execute       db_write -model forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_64_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model relu<64>_Pipeline_VITIS_LOOP_13_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_64_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_64_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu<64>_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_relu_64_Pipeline_VITIS_LOOP_13_1 
Execute       gen_rtl relu<64>_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_relu_64_Pipeline_VITIS_LOOP_13_1 
Execute       syn_report -csynth -model relu<64>_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/relu_64_Pipeline_VITIS_LOOP_13_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model relu<64>_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/relu_64_Pipeline_VITIS_LOOP_13_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model relu<64>_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model relu<64>_Pipeline_VITIS_LOOP_13_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.adb 
Execute       db_write -model relu<64>_Pipeline_VITIS_LOOP_13_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info relu<64>_Pipeline_VITIS_LOOP_13_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model relu<64> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu<64> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_relu_64_s 
Execute       gen_rtl relu<64> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_relu_64_s 
Execute       syn_report -csynth -model relu<64> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/relu_64_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model relu<64> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/relu_64_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model relu<64> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model relu<64> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.adb 
Execute       db_write -model relu<64> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info relu<64> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<64, 64> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardPropagation_64_64_s' is 8193 from HDL expression: (1'b1 == ap_CS_fsm_state69)
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_64_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_64_64_s_mid_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_64_64_s_net_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.533 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<64, 64> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_64_64_s 
Execute       gen_rtl forwardPropagation<64, 64> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_64_64_s 
Execute       syn_report -csynth -model forwardPropagation<64, 64> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_64_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<64, 64> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_64_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<64, 64> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<64, 64> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.adb 
Execute       db_write -model forwardPropagation<64, 64> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<64, 64> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1' is 654543 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 53 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1'.
Command       create_rtl_model done; 1.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1 
Execute       syn_report -csynth -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.137 sec.
Execute       syn_report -rtlxml -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.124 sec.
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.adb 
Command       db_write done; 0.171 sec.
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.312 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1 
Execute       syn_report -csynth -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.adb 
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1 
Execute       gen_rtl forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1 
Execute       syn_report -csynth -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.adb 
Execute       db_write -model forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<64, 8> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8533_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8537_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8541_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8545_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8549_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8553_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8557_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8561_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8565_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8569_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8573_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8577_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8837_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8841_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8845_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8849_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8853_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8857_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8861_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8865_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8869_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8873_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8877_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8881_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8885_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8889_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8893_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8897_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8901_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8905_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8909_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8913_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8917_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8921_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8925_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8929_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8933_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8937_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8941_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8945_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8949_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8953_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8957_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8961_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8965_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8969_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8973_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8977_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8981_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8985_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8989_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8993_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'forwardPropagation_64_8_s/grp_fu_8997_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 53 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_64_8_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 2.809 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.014 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<64, 8> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_64_8_s 
Execute       gen_rtl forwardPropagation<64, 8> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_64_8_s 
Execute       syn_report -csynth -model forwardPropagation<64, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_8_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<64, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_64_8_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<64, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<64, 8> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.adb 
Execute       db_write -model forwardPropagation<64, 8> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<64, 8> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1'.
Command       create_rtl_model done; 0.318 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1 
Execute       gen_rtl forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1 
Execute       syn_report -csynth -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.adb 
Execute       db_write -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1 
Execute       gen_rtl forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1 
Execute       syn_report -csynth -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.adb 
Execute       db_write -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1 
Execute       gen_rtl forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1 
Execute       syn_report -csynth -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.adb 
Execute       db_write -model forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 8> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_8_s'.
Command       create_rtl_model done; 0.153 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 8> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_8_8_s 
Execute       gen_rtl forwardPropagation<8, 8> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_8_8_s 
Execute       syn_report -csynth -model forwardPropagation<8, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_8_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_8_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 8> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.adb 
Execute       db_write -model forwardPropagation<8, 8> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 8> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1' is 10139 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1'.
Command       create_rtl_model done; 0.215 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1 
Execute       gen_rtl forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1 
Execute       syn_report -csynth -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.adb 
Execute       db_write -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1' pipeline 'VITIS_LOOP_161_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1 
Execute       gen_rtl forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1 
Execute       syn_report -csynth -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.adb 
Execute       db_write -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4' pipeline 'VITIS_LOOP_180_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4 
Execute       gen_rtl forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4 
Execute       syn_report -csynth -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.adb 
Execute       db_write -model forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax<10>_Pipeline_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<10>_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_softmax_10_Pipeline_1 
Execute       gen_rtl softmax<10>_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_softmax_10_Pipeline_1 
Execute       syn_report -csynth -model softmax<10>_Pipeline_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/softmax_10_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model softmax<10>_Pipeline_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/softmax_10_Pipeline_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model softmax<10>_Pipeline_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model softmax<10>_Pipeline_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.adb 
Execute       db_write -model softmax<10>_Pipeline_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax<10>_Pipeline_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax<10>_Pipeline_VITIS_LOOP_89_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10_Pipeline_VITIS_LOOP_89_1' pipeline 'VITIS_LOOP_89_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_15_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_89_1'.
Command       create_rtl_model done; 0.168 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_89_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_softmax_10_Pipeline_VITIS_LOOP_89_1 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_89_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_softmax_10_Pipeline_VITIS_LOOP_89_1 
Execute       syn_report -csynth -model softmax<10>_Pipeline_VITIS_LOOP_89_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_89_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model softmax<10>_Pipeline_VITIS_LOOP_89_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_89_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model softmax<10>_Pipeline_VITIS_LOOP_89_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_89_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.adb 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_89_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax<10>_Pipeline_VITIS_LOOP_89_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_Pipeline_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax<10>_Pipeline_VITIS_LOOP_114_3 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10_Pipeline_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_114_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_Pipeline_VITIS_LOOP_114_3'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_114_3 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_softmax_10_Pipeline_VITIS_LOOP_114_3 
Execute       gen_rtl softmax<10>_Pipeline_VITIS_LOOP_114_3 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_softmax_10_Pipeline_VITIS_LOOP_114_3 
Execute       syn_report -csynth -model softmax<10>_Pipeline_VITIS_LOOP_114_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_114_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model softmax<10>_Pipeline_VITIS_LOOP_114_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/softmax_10_Pipeline_VITIS_LOOP_114_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model softmax<10>_Pipeline_VITIS_LOOP_114_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_114_3 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.adb 
Execute       db_write -model softmax<10>_Pipeline_VITIS_LOOP_114_3 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax<10>_Pipeline_VITIS_LOOP_114_3 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax<10> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10_s'.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<10> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_softmax_10_s 
Execute       gen_rtl softmax<10> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_softmax_10_s 
Execute       syn_report -csynth -model softmax<10> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/softmax_10_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model softmax<10> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/softmax_10_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model softmax<10> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model softmax<10> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.adb 
Execute       db_write -model softmax<10> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax<10> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardPropagation_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model forwardPropagation<8, 10> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardPropagation_8_10_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.244 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl forwardPropagation<8, 10> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_forwardPropagation_8_10_s 
Execute       gen_rtl forwardPropagation<8, 10> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_forwardPropagation_8_10_s 
Execute       syn_report -csynth -model forwardPropagation<8, 10> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_10_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model forwardPropagation<8, 10> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/forwardPropagation_8_10_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model forwardPropagation<8, 10> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model forwardPropagation<8, 10> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.adb 
Execute       db_write -model forwardPropagation<8, 10> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info forwardPropagation<8, 10> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_67_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_67_3 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_67_3' pipeline 'VITIS_LOOP_67_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_67_3'.
Command       create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_67_3 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_67_3 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_67_3 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_67_3 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_67_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_67_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_67_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_67_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_67_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_67_3 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.adb 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_67_3 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_67_3 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1' is 5120 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln40_fu_1143_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1'.
Command       create_rtl_model done; 0.143 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1'.
Command       create_rtl_model done; 0.257 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1 
Execute       syn_report -csynth -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.adb 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_12'.
Command       create_rtl_model done; 0.317 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12 
Execute       syn_report -csynth -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.adb 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_266_1' pipeline 'VITIS_LOOP_266_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_266_1'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1 
Execute       syn_report -csynth -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.adb 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_22_1'.
Command       create_rtl_model done; 0.137 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1 
Execute       syn_report -csynth -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.adb 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3' pipeline 'VITIS_LOOP_284_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_Pipeline_VITIS_LOOP_284_3'.
Command       create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3 
Execute       gen_rtl backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3 
Execute       syn_report -csynth -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.adb 
Execute       db_write -model backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_8_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<8, 8, 10> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_8_8_10_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.268 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<8, 8, 10> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_8_8_10_s 
Execute       gen_rtl backProp<8, 8, 10> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_8_8_10_s 
Execute       syn_report -csynth -model backProp<8, 8, 10> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<8, 8, 10> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_8_8_10_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<8, 8, 10> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<8, 8, 10> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.adb 
Execute       db_write -model backProp<8, 8, 10> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<8, 8, 10> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
Execute       syn_report -csynth -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.adb 
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1'.
Command       create_rtl_model done; 0.193 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_81_1 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_81_1 
Execute       syn_report -csynth -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.adb 
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13' is 654543 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_13'.
Command       create_rtl_model done; 1.385 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.749 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_81_13 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_81_13 
Execute       syn_report -csynth -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.131 sec.
Execute       syn_report -rtlxml -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.119 sec.
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.adb 
Command       db_write done; 0.172 sec.
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_8_Pipeline_VITIS_LOOP_266_1' pipeline 'VITIS_LOOP_266_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_266_1'.
Command       create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_266_1 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_266_1 
Execute       syn_report -csynth -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.adb 
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_22_1 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_22_1 
Execute       syn_report -csynth -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.adb 
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3' pipeline 'VITIS_LOOP_284_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_Pipeline_VITIS_LOOP_284_3'.
Command       create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_284_3 
Execute       gen_rtl backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_8_8_Pipeline_VITIS_LOOP_284_3 
Execute       syn_report -csynth -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.adb 
Execute       db_write -model backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 8, 8> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8533_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8537_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8541_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8545_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8549_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8553_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8557_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8561_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8565_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8569_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8573_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8577_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8837_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8841_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8845_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8849_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8853_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8857_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8861_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8865_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8869_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8873_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8877_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8881_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8885_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8889_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8893_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8897_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8901_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8905_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8909_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8913_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8917_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8921_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8925_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8929_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8933_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8937_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8941_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8945_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8949_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8953_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8957_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8961_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8965_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8969_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8973_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8977_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8981_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8985_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8989_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8993_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'backProp_64_8_8_s/grp_fu_8997_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 53 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_8_8_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_backProp_64_8_8_s_w_l_plus1_T_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 2.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.703 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 8, 8> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_8_8_s 
Execute       gen_rtl backProp<64, 8, 8> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_8_8_s 
Execute       syn_report -csynth -model backProp<64, 8, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 8, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_8_8_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 8, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 8, 8> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.adb 
Execute       db_write -model backProp<64, 8, 8> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 8, 8> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1' is 32768 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln40_fu_6983_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_64_8_Pipeline_VITIS_LOOP_40_1'.
Command       create_rtl_model done; 0.51 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_64_8_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_64_8_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.132 sec.
Execute       db_write -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.adb 
Command       db_write done; 0.386 sec.
Execute       db_write -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1' is 10298 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1'.
Command       create_rtl_model done; 2.83 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.752 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1 
Execute       gen_rtl matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1 
Execute       syn_report -csynth -model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.adb 
Command       db_write done; 0.143 sec.
Execute       db_write -model matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_8ul_1ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<64ul, 8ul, 1ul> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_8ul_1ul_s'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<64ul, 8ul, 1ul> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_64ul_8ul_1ul_s 
Execute       gen_rtl matmul<64ul, 8ul, 1ul> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_64ul_8ul_1ul_s 
Execute       syn_report -csynth -model matmul<64ul, 8ul, 1ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_8ul_1ul_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<64ul, 8ul, 1ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_8ul_1ul_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<64ul, 8ul, 1ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<64ul, 8ul, 1ul> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.adb 
Command       db_write done; 0.165 sec.
Execute       db_write -model matmul<64ul, 8ul, 1ul> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<64ul, 8ul, 1ul> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1' pipeline 'VITIS_LOOP_266_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_64_8_Pipeline_VITIS_LOOP_266_1'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.312 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_64_8_Pipeline_VITIS_LOOP_266_1 
Execute       gen_rtl backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_64_8_Pipeline_VITIS_LOOP_266_1 
Execute       syn_report -csynth -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.adb 
Execute       db_write -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_64_8_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_64_8_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_64_8_Pipeline_VITIS_LOOP_22_1'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_64_8_Pipeline_VITIS_LOOP_22_1 
Execute       gen_rtl backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_64_8_Pipeline_VITIS_LOOP_22_1 
Execute       syn_report -csynth -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.adb 
Execute       db_write -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3' pipeline 'VITIS_LOOP_284_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_64_8_Pipeline_VITIS_LOOP_284_3'.
Command       create_rtl_model done; 0.108 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_64_8_Pipeline_VITIS_LOOP_284_3 
Execute       gen_rtl backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_64_8_Pipeline_VITIS_LOOP_284_3 
Execute       syn_report -csynth -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.adb 
Execute       db_write -model backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backProp_64_64_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model backProp<64, 64, 8> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backProp_64_64_8_s'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_backProp_64_64_8_s_mid_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_backProp_64_64_8_s_d_activation_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.514 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl backProp<64, 64, 8> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_backProp_64_64_8_s 
Execute       gen_rtl backProp<64, 64, 8> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_backProp_64_64_8_s 
Execute       syn_report -csynth -model backProp<64, 64, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_64_8_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model backProp<64, 64, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/backProp_64_64_8_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model backProp<64, 64, 8> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.112 sec.
Execute       db_write -model backProp<64, 64, 8> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.adb 
Command       db_write done; 0.208 sec.
Execute       db_write -model backProp<64, 64, 8> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info backProp<64, 64, 8> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_40_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_40_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_40_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_40_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_40_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_40_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_40_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
Command       create_rtl_model done; 0.232 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       gen_rtl matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       syn_report -csynth -model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.adb 
Execute       db_write -model matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_10ul_1ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<10ul, 1ul, 8ul> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_10ul_1ul_8ul_s'.
Command       create_rtl_model done; 0.135 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<10ul, 1ul, 8ul> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_10ul_1ul_8ul_s 
Execute       gen_rtl matmul<10ul, 1ul, 8ul> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_10ul_1ul_8ul_s 
Execute       syn_report -csynth -model matmul<10ul, 1ul, 8ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_10ul_1ul_8ul_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<10ul, 1ul, 8ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_10ul_1ul_8ul_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<10ul, 1ul, 8ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<10ul, 1ul, 8ul> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.adb 
Execute       db_write -model matmul<10ul, 1ul, 8ul> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<10ul, 1ul, 8ul> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_323_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_323_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_323_1' pipeline 'VITIS_LOOP_323_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_323_1'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_323_1 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_323_1 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_323_1 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_323_1 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_323_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_323_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_323_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_323_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_323_1 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_323_1 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.adb 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_323_1 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_323_1 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_40_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_40_14 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_40_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_40_14 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_40_14 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_40_14 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_40_14 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_40_14 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_40_14_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_40_14 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_40_14_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_40_14 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_40_14 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.adb 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_40_14 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_40_14 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
Command       create_rtl_model done; 0.188 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       gen_rtl matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       syn_report -csynth -model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.adb 
Execute       db_write -model matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<8ul, 1ul, 8ul> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_8ul_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<8ul, 1ul, 8ul> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_8ul_1ul_8ul_s 
Execute       gen_rtl matmul<8ul, 1ul, 8ul> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_8ul_1ul_8ul_s 
Execute       syn_report -csynth -model matmul<8ul, 1ul, 8ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_8ul_1ul_8ul_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<8ul, 1ul, 8ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_8ul_1ul_8ul_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<8ul, 1ul, 8ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<8ul, 1ul, 8ul> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.adb 
Execute       db_write -model matmul<8ul, 1ul, 8ul> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<8ul, 1ul, 8ul> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' pipeline 'VITIS_LOOP_323_1_VITIS_LOOP_324_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2' is 12956 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2'.
Command       create_rtl_model done; 0.289 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.adb 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_40_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_40_15 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_40_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_40_15 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_40_15 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_40_15 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_40_15 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_40_15 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_40_15_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_40_15 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_40_15_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_40_15 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_40_15 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.adb 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_40_15 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_40_15 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
Command       create_rtl_model done; 0.288 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       gen_rtl matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       syn_report -csynth -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.adb 
Execute       db_write -model matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_8ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<8ul, 1ul, 64ul> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_8ul_1ul_64ul_s'.
Command       create_rtl_model done; 0.286 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<8ul, 1ul, 64ul> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_8ul_1ul_64ul_s 
Execute       gen_rtl matmul<8ul, 1ul, 64ul> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_8ul_1ul_64ul_s 
Execute       syn_report -csynth -model matmul<8ul, 1ul, 64ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_8ul_1ul_64ul_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<8ul, 1ul, 64ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_8ul_1ul_64ul_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<8ul, 1ul, 64ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<8ul, 1ul, 64ul> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.adb 
Command       db_write done; 0.196 sec.
Execute       db_write -model matmul<8ul, 1ul, 64ul> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<8ul, 1ul, 64ul> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_323_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_323_16 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_323_16' pipeline 'VITIS_LOOP_323_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_Pipeline_VITIS_LOOP_323_16' is 10880 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_323_16'.
Command       create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_323_16 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_323_16 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_323_16 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_323_16 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_323_16 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_323_16_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_323_16 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_323_16_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_323_16 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_323_16 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.adb 
Command       db_write done; 0.147 sec.
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_323_16 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_323_16 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_40_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_40_17 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_40_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.264 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_40_17 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_40_17 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_40_17 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_40_17 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_40_17 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_40_17_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_40_17 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_40_17_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_40_17 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_40_17 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.adb 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_40_17 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_40_17 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       gen_rtl matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
Execute       syn_report -csynth -model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.adb 
Execute       db_write -model matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_64ul_1ul_64ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul<64ul, 1ul, 64ul> -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_64ul_1ul_64ul_s/grp_fu_8533_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_64ul_1ul_64ul_s' is 5072 from HDL expression: (1'b1 == ap_CS_fsm_state34)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_64ul_1ul_64ul_s'.
Command       create_rtl_model done; 1.559 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.396 seconds; current allocated memory: 1.095 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul<64ul, 1ul, 64ul> -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_matmul_64ul_1ul_64ul_s 
Execute       gen_rtl matmul<64ul, 1ul, 64ul> -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_matmul_64ul_1ul_64ul_s 
Execute       syn_report -csynth -model matmul<64ul, 1ul, 64ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_1ul_64ul_s_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model matmul<64ul, 1ul, 64ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/matmul_64ul_1ul_64ul_s_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model matmul<64ul, 1ul, 64ul> -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.267 sec.
Execute       db_write -model matmul<64ul, 1ul, 64ul> -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.adb 
Command       db_write done; 1.262 sec.
Execute       db_write -model matmul<64ul, 1ul, 64ul> -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul<64ul, 1ul, 64ul> -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_Pipeline_VITIS_LOOP_323_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_Pipeline_VITIS_LOOP_323_18 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_Pipeline_VITIS_LOOP_323_18' pipeline 'VITIS_LOOP_323_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_Pipeline_VITIS_LOOP_323_18' is 10944 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_Pipeline_VITIS_LOOP_323_18'.
Command       create_rtl_model done; 0.489 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.425 seconds; current allocated memory: 1.150 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_323_18 -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator_accelerator_Pipeline_VITIS_LOOP_323_18 
Execute       gen_rtl accelerator_Pipeline_VITIS_LOOP_323_18 -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_323_18 
Execute       syn_report -csynth -model accelerator_Pipeline_VITIS_LOOP_323_18 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_323_18_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_Pipeline_VITIS_LOOP_323_18 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_Pipeline_VITIS_LOOP_323_18_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_Pipeline_VITIS_LOOP_323_18 -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_323_18 -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.adb 
Command       db_write done; 0.141 sec.
Execute       db_write -model accelerator_Pipeline_VITIS_LOOP_323_18 -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_Pipeline_VITIS_LOOP_323_18 -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator -top_prefix  -sub_prefix accelerator_ -mg_file C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/y_true' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/weights_l0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/weights_l1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/weights_l2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/weights_l3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/biases_l0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/biases_l1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/biases_l2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/biases_l3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator' is 18216 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 53 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_T_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_update_temp_mat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_T_0_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_result_l3_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.612 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.751 seconds; current allocated memory: 1.182 GB.
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator -istop -style xilinx -f -lang vhdl -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/vhdl/accelerator 
Command       gen_rtl done; 0.103 sec.
Execute       gen_rtl accelerator -istop -style xilinx -f -lang vlog -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/verilog/accelerator 
Execute       syn_report -csynth -model accelerator -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/accelerator_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.304 sec.
Execute       db_write -model accelerator -f -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.adb 
Command       db_write done; 0.288 sec.
Execute       db_write -model accelerator -bindview -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator -p C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator 
Execute       export_constraint_db -f -tool general -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.constraint.tcl 
Execute       syn_report -designview -model accelerator -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.design.xml 
Command       syn_report done; 0.726 sec.
Execute       syn_report -csynthDesign -model accelerator -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth.rpt -MHOut C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -wcfg -model accelerator -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model accelerator -o C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.protoinst 
Execute       sc_get_clocks accelerator 
Execute       sc_get_portdomain accelerator 
INFO-FLOW: Model list for RTL component generation: {matmul<64ul, 64ul, 1ul>_Pipeline_VITIS_LOOP_81_1} {matmul<64ul, 64ul, 1ul>} {forwardPropagation<64, 64>_Pipeline_VITIS_LOOP_161_1} relu<64>_Pipeline_VITIS_LOOP_13_1 relu<64> {forwardPropagation<64, 64>} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1} {forwardPropagation<64, 8>} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<8, 8>_Pipeline_VITIS_LOOP_13_1} {forwardPropagation<8, 8>} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1} {forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4} softmax<10>_Pipeline_1 softmax<10>_Pipeline_VITIS_LOOP_89_1 softmax<10>_Pipeline_VITIS_LOOP_114_3 softmax<10> {forwardPropagation<8, 10>} accelerator_Pipeline_VITIS_LOOP_67_3 {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1} {backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3} {backProp<8, 8, 10>} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_81_13} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_266_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1} {backProp<64, 8, 8>_Pipeline_VITIS_LOOP_284_3} {backProp<64, 8, 8>} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_40_1} {matmul<64ul, 8ul, 1ul>_Pipeline_VITIS_LOOP_81_1} {matmul<64ul, 8ul, 1ul>} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_266_1} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_22_1} {backProp<64, 64, 8>_Pipeline_VITIS_LOOP_284_3} {backProp<64, 64, 8>} accelerator_Pipeline_VITIS_LOOP_40_1 {matmul<10ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<10ul, 1ul, 8ul>} accelerator_Pipeline_VITIS_LOOP_323_1 accelerator_Pipeline_VITIS_LOOP_40_14 {matmul<8ul, 1ul, 8ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<8ul, 1ul, 8ul>} accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 accelerator_Pipeline_VITIS_LOOP_40_15 {matmul<8ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<8ul, 1ul, 64ul>} accelerator_Pipeline_VITIS_LOOP_323_16 accelerator_Pipeline_VITIS_LOOP_40_17 {matmul<64ul, 1ul, 64ul>_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2} {matmul<64ul, 1ul, 64ul>} accelerator_Pipeline_VITIS_LOOP_323_18 accelerator
INFO-FLOW: Handling components in module [matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO-FLOW: Found component accelerator_dadd_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model accelerator_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component accelerator_dmul_64ns_64ns_64_6_max_dsp_1.
INFO-FLOW: Append model accelerator_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_64ul_64ul_1ul_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.compgen.tcl 
INFO-FLOW: Handling components in module [forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [relu_64_Pipeline_VITIS_LOOP_13_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [relu_64_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [forwardPropagation_64_64_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.compgen.tcl 
INFO-FLOW: Found component accelerator_forwardPropagation_64_64_s_mid_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_forwardPropagation_64_64_s_mid_0_RAM_AUTO_1R1W
INFO-FLOW: Found component accelerator_forwardPropagation_64_64_s_net_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_forwardPropagation_64_64_s_net_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_64_8_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.compgen.tcl 
INFO-FLOW: Found component accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
INFO-FLOW: Found component accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_8_8_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.compgen.tcl 
INFO-FLOW: Handling components in module [forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_10_Pipeline_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_10_Pipeline_VITIS_LOOP_89_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.compgen.tcl 
INFO-FLOW: Found component accelerator_dexp_64ns_64ns_64_15_full_dsp_1.
INFO-FLOW: Append model accelerator_dexp_64ns_64ns_64_15_full_dsp_1
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_10_Pipeline_VITIS_LOOP_114_3] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.compgen.tcl 
INFO-FLOW: Found component accelerator_ddiv_64ns_64ns_64_22_no_dsp_1.
INFO-FLOW: Append model accelerator_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_10_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.compgen.tcl 
INFO-FLOW: Handling components in module [forwardPropagation_8_10_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.compgen.tcl 
INFO-FLOW: Found component accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W
INFO-FLOW: Found component accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_67_3] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_8_10_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_8_10_Pipeline_VITIS_LOOP_81_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO-FLOW: Found component accelerator_sparsemux_17_3_64_1_1.
INFO-FLOW: Append model accelerator_sparsemux_17_3_64_1_1
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_8_10_Pipeline_VITIS_LOOP_81_12] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_8_10_Pipeline_VITIS_LOOP_266_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_8_10_Pipeline_VITIS_LOOP_22_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_8_10_Pipeline_VITIS_LOOP_284_3] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_8_8_10_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.compgen.tcl 
INFO-FLOW: Found component accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_8_Pipeline_VITIS_LOOP_81_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_8_Pipeline_VITIS_LOOP_81_13] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_8_Pipeline_VITIS_LOOP_266_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_8_Pipeline_VITIS_LOOP_22_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_8_Pipeline_VITIS_LOOP_284_3] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_8_8_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.compgen.tcl 
INFO-FLOW: Found component accelerator_backProp_64_8_8_s_w_l_plus1_T_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_backProp_64_8_8_s_w_l_plus1_T_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [backProp_64_64_8_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
INFO-FLOW: Found component accelerator_sparsemux_129_6_64_1_1.
INFO-FLOW: Append model accelerator_sparsemux_129_6_64_1_1
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_64ul_8ul_1ul_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.compgen.tcl 
INFO-FLOW: Handling components in module [backProp_64_64_8_Pipeline_VITIS_LOOP_266_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_64_8_Pipeline_VITIS_LOOP_22_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_64_8_Pipeline_VITIS_LOOP_284_3] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [backProp_64_64_8_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.compgen.tcl 
INFO-FLOW: Found component accelerator_backProp_64_64_8_s_mid_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_backProp_64_64_8_s_mid_0_RAM_AUTO_1R1W
INFO-FLOW: Found component accelerator_backProp_64_64_8_s_d_activation_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_backProp_64_64_8_s_d_activation_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
INFO-FLOW: Found component accelerator_sparsemux_21_4_64_1_1.
INFO-FLOW: Append model accelerator_sparsemux_21_4_64_1_1
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_10ul_1ul_8ul_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.compgen.tcl 
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_323_1] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_40_14] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_8ul_1ul_8ul_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.compgen.tcl 
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_40_15] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_8ul_1ul_64ul_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.compgen.tcl 
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_323_16] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_40_17] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_64ul_1ul_64ul_s] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.compgen.tcl 
INFO-FLOW: Handling components in module [accelerator_Pipeline_VITIS_LOOP_323_18] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator] ... 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.compgen.tcl 
INFO-FLOW: Found component accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component accelerator_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model accelerator_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component accelerator_sitodp_32ns_64_4_no_dsp_1.
INFO-FLOW: Append model accelerator_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: Found component accelerator_input_T_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_input_T_0_RAM_AUTO_1R1W
INFO-FLOW: Found component accelerator_update_temp_mat_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_update_temp_mat_RAM_AUTO_1R1W
INFO-FLOW: Found component accelerator_input_T_0_2_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_input_T_0_2_RAM_AUTO_1R1W
INFO-FLOW: Found component accelerator_result_l3_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_result_l3_0_RAM_AUTO_1R1W
INFO-FLOW: Append model matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: Append model matmul_64ul_64ul_1ul_s
INFO-FLOW: Append model forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1
INFO-FLOW: Append model relu_64_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: Append model relu_64_s
INFO-FLOW: Append model forwardPropagation_64_64_s
INFO-FLOW: Append model forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: Append model forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1
INFO-FLOW: Append model forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: Append model forwardPropagation_64_8_s
INFO-FLOW: Append model forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: Append model forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1
INFO-FLOW: Append model forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: Append model forwardPropagation_8_8_s
INFO-FLOW: Append model forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: Append model forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1
INFO-FLOW: Append model forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4
INFO-FLOW: Append model softmax_10_Pipeline_1
INFO-FLOW: Append model softmax_10_Pipeline_VITIS_LOOP_89_1
INFO-FLOW: Append model softmax_10_Pipeline_VITIS_LOOP_114_3
INFO-FLOW: Append model softmax_10_s
INFO-FLOW: Append model forwardPropagation_8_10_s
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_67_3
INFO-FLOW: Append model backProp_8_8_10_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model backProp_8_8_10_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: Append model backProp_8_8_10_Pipeline_VITIS_LOOP_81_12
INFO-FLOW: Append model backProp_8_8_10_Pipeline_VITIS_LOOP_266_1
INFO-FLOW: Append model backProp_8_8_10_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: Append model backProp_8_8_10_Pipeline_VITIS_LOOP_284_3
INFO-FLOW: Append model backProp_8_8_10_s
INFO-FLOW: Append model backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2
INFO-FLOW: Append model backProp_64_8_8_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: Append model backProp_64_8_8_Pipeline_VITIS_LOOP_81_13
INFO-FLOW: Append model backProp_64_8_8_Pipeline_VITIS_LOOP_266_1
INFO-FLOW: Append model backProp_64_8_8_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: Append model backProp_64_8_8_Pipeline_VITIS_LOOP_284_3
INFO-FLOW: Append model backProp_64_8_8_s
INFO-FLOW: Append model backProp_64_64_8_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: Append model matmul_64ul_8ul_1ul_s
INFO-FLOW: Append model backProp_64_64_8_Pipeline_VITIS_LOOP_266_1
INFO-FLOW: Append model backProp_64_64_8_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: Append model backProp_64_64_8_Pipeline_VITIS_LOOP_284_3
INFO-FLOW: Append model backProp_64_64_8_s
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
INFO-FLOW: Append model matmul_10ul_1ul_8ul_s
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_323_1
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_40_14
INFO-FLOW: Append model matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
INFO-FLOW: Append model matmul_8ul_1ul_8ul_s
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_40_15
INFO-FLOW: Append model matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
INFO-FLOW: Append model matmul_8ul_1ul_64ul_s
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_323_16
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_40_17
INFO-FLOW: Append model matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
INFO-FLOW: Append model matmul_64ul_1ul_64ul_s
INFO-FLOW: Append model accelerator_Pipeline_VITIS_LOOP_323_18
INFO-FLOW: Append model accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: accelerator_dadd_64ns_64ns_64_5_full_dsp_1 accelerator_dmul_64ns_64ns_64_6_max_dsp_1 accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_forwardPropagation_64_64_s_mid_0_RAM_AUTO_1R1W accelerator_forwardPropagation_64_64_s_net_0_RAM_AUTO_1R1W accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_dexp_64ns_64ns_64_15_full_dsp_1 accelerator_flow_control_loop_pipe_sequential_init accelerator_ddiv_64ns_64ns_64_22_no_dsp_1 accelerator_flow_control_loop_pipe_sequential_init accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_sparsemux_17_3_64_1_1 accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_backProp_64_8_8_s_w_l_plus1_T_RAM_AUTO_1R1W accelerator_flow_control_loop_pipe_sequential_init accelerator_sparsemux_129_6_64_1_1 accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_backProp_64_64_8_s_mid_0_RAM_AUTO_1R1W accelerator_backProp_64_64_8_s_d_activation_0_RAM_AUTO_1R1W accelerator_flow_control_loop_pipe_sequential_init accelerator_sparsemux_21_4_64_1_1 accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1 accelerator_dcmp_64ns_64ns_1_2_no_dsp_1 accelerator_sitodp_32ns_64_4_no_dsp_1 accelerator_input_T_0_RAM_AUTO_1R1W accelerator_update_temp_mat_RAM_AUTO_1R1W accelerator_input_T_0_2_RAM_AUTO_1R1W accelerator_result_l3_0_RAM_AUTO_1R1W matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1 matmul_64ul_64ul_1ul_s forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1 relu_64_Pipeline_VITIS_LOOP_13_1 relu_64_s forwardPropagation_64_64_s forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1 forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1 forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1 forwardPropagation_64_8_s forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1 forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1 forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1 forwardPropagation_8_8_s forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1 forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1 forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4 softmax_10_Pipeline_1 softmax_10_Pipeline_VITIS_LOOP_89_1 softmax_10_Pipeline_VITIS_LOOP_114_3 softmax_10_s forwardPropagation_8_10_s accelerator_Pipeline_VITIS_LOOP_67_3 backProp_8_8_10_Pipeline_VITIS_LOOP_40_1 backProp_8_8_10_Pipeline_VITIS_LOOP_81_1 backProp_8_8_10_Pipeline_VITIS_LOOP_81_12 backProp_8_8_10_Pipeline_VITIS_LOOP_266_1 backProp_8_8_10_Pipeline_VITIS_LOOP_22_1 backProp_8_8_10_Pipeline_VITIS_LOOP_284_3 backProp_8_8_10_s backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 backProp_64_8_8_Pipeline_VITIS_LOOP_81_1 backProp_64_8_8_Pipeline_VITIS_LOOP_81_13 backProp_64_8_8_Pipeline_VITIS_LOOP_266_1 backProp_64_8_8_Pipeline_VITIS_LOOP_22_1 backProp_64_8_8_Pipeline_VITIS_LOOP_284_3 backProp_64_8_8_s backProp_64_64_8_Pipeline_VITIS_LOOP_40_1 matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1 matmul_64ul_8ul_1ul_s backProp_64_64_8_Pipeline_VITIS_LOOP_266_1 backProp_64_64_8_Pipeline_VITIS_LOOP_22_1 backProp_64_64_8_Pipeline_VITIS_LOOP_284_3 backProp_64_64_8_s accelerator_Pipeline_VITIS_LOOP_40_1 matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 matmul_10ul_1ul_8ul_s accelerator_Pipeline_VITIS_LOOP_323_1 accelerator_Pipeline_VITIS_LOOP_40_14 matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 matmul_8ul_1ul_8ul_s accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 accelerator_Pipeline_VITIS_LOOP_40_15 matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 matmul_8ul_1ul_64ul_s accelerator_Pipeline_VITIS_LOOP_323_16 accelerator_Pipeline_VITIS_LOOP_40_17 matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 matmul_64ul_1ul_64ul_s accelerator_Pipeline_VITIS_LOOP_323_18 accelerator
INFO-FLOW: Generating C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model accelerator_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model accelerator_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_forwardPropagation_64_64_s_mid_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_forwardPropagation_64_64_s_net_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_dexp_64ns_64ns_64_15_full_dsp_1
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_sparsemux_17_3_64_1_1
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_backProp_64_8_8_s_w_l_plus1_T_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_sparsemux_129_6_64_1_1
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_backProp_64_64_8_s_mid_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_backProp_64_64_8_s_d_activation_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_sparsemux_21_4_64_1_1
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model accelerator_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model accelerator_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: To file: write model accelerator_input_T_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_update_temp_mat_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_input_T_0_2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_result_l3_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: To file: write model matmul_64ul_64ul_1ul_s
INFO-FLOW: To file: write model forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1
INFO-FLOW: To file: write model relu_64_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: To file: write model relu_64_s
INFO-FLOW: To file: write model forwardPropagation_64_64_s
INFO-FLOW: To file: write model forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: To file: write model forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1
INFO-FLOW: To file: write model forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: To file: write model forwardPropagation_64_8_s
INFO-FLOW: To file: write model forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: To file: write model forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1
INFO-FLOW: To file: write model forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: To file: write model forwardPropagation_8_8_s
INFO-FLOW: To file: write model forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: To file: write model forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1
INFO-FLOW: To file: write model forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4
INFO-FLOW: To file: write model softmax_10_Pipeline_1
INFO-FLOW: To file: write model softmax_10_Pipeline_VITIS_LOOP_89_1
INFO-FLOW: To file: write model softmax_10_Pipeline_VITIS_LOOP_114_3
INFO-FLOW: To file: write model softmax_10_s
INFO-FLOW: To file: write model forwardPropagation_8_10_s
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_67_3
INFO-FLOW: To file: write model backProp_8_8_10_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model backProp_8_8_10_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: To file: write model backProp_8_8_10_Pipeline_VITIS_LOOP_81_12
INFO-FLOW: To file: write model backProp_8_8_10_Pipeline_VITIS_LOOP_266_1
INFO-FLOW: To file: write model backProp_8_8_10_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: To file: write model backProp_8_8_10_Pipeline_VITIS_LOOP_284_3
INFO-FLOW: To file: write model backProp_8_8_10_s
INFO-FLOW: To file: write model backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2
INFO-FLOW: To file: write model backProp_64_8_8_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: To file: write model backProp_64_8_8_Pipeline_VITIS_LOOP_81_13
INFO-FLOW: To file: write model backProp_64_8_8_Pipeline_VITIS_LOOP_266_1
INFO-FLOW: To file: write model backProp_64_8_8_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: To file: write model backProp_64_8_8_Pipeline_VITIS_LOOP_284_3
INFO-FLOW: To file: write model backProp_64_8_8_s
INFO-FLOW: To file: write model backProp_64_64_8_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1
INFO-FLOW: To file: write model matmul_64ul_8ul_1ul_s
INFO-FLOW: To file: write model backProp_64_64_8_Pipeline_VITIS_LOOP_266_1
INFO-FLOW: To file: write model backProp_64_64_8_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: To file: write model backProp_64_64_8_Pipeline_VITIS_LOOP_284_3
INFO-FLOW: To file: write model backProp_64_64_8_s
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
INFO-FLOW: To file: write model matmul_10ul_1ul_8ul_s
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_323_1
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_40_14
INFO-FLOW: To file: write model matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
INFO-FLOW: To file: write model matmul_8ul_1ul_8ul_s
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_40_15
INFO-FLOW: To file: write model matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
INFO-FLOW: To file: write model matmul_8ul_1ul_64ul_s
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_323_16
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_40_17
INFO-FLOW: To file: write model matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
INFO-FLOW: To file: write model matmul_64ul_1ul_64ul_s
INFO-FLOW: To file: write model accelerator_Pipeline_VITIS_LOOP_323_18
INFO-FLOW: To file: write model accelerator
INFO-FLOW: Generating C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/vlog' tclDir='C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db' modelList='accelerator_dadd_64ns_64ns_64_5_full_dsp_1
accelerator_dmul_64ns_64ns_64_6_max_dsp_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_forwardPropagation_64_64_s_mid_0_RAM_AUTO_1R1W
accelerator_forwardPropagation_64_64_s_net_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_dexp_64ns_64ns_64_15_full_dsp_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_ddiv_64ns_64ns_64_22_no_dsp_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W
accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_sparsemux_17_3_64_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_backProp_64_8_8_s_w_l_plus1_T_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_sparsemux_129_6_64_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_backProp_64_64_8_s_mid_0_RAM_AUTO_1R1W
accelerator_backProp_64_64_8_s_d_activation_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_sparsemux_21_4_64_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1
accelerator_dcmp_64ns_64ns_1_2_no_dsp_1
accelerator_sitodp_32ns_64_4_no_dsp_1
accelerator_input_T_0_RAM_AUTO_1R1W
accelerator_update_temp_mat_RAM_AUTO_1R1W
accelerator_input_T_0_2_RAM_AUTO_1R1W
accelerator_result_l3_0_RAM_AUTO_1R1W
matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1
matmul_64ul_64ul_1ul_s
forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1
relu_64_Pipeline_VITIS_LOOP_13_1
relu_64_s
forwardPropagation_64_64_s
forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1
forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1
forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1
forwardPropagation_64_8_s
forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1
forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1
forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1
forwardPropagation_8_8_s
forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1
forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1
forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4
softmax_10_Pipeline_1
softmax_10_Pipeline_VITIS_LOOP_89_1
softmax_10_Pipeline_VITIS_LOOP_114_3
softmax_10_s
forwardPropagation_8_10_s
accelerator_Pipeline_VITIS_LOOP_67_3
backProp_8_8_10_Pipeline_VITIS_LOOP_40_1
backProp_8_8_10_Pipeline_VITIS_LOOP_81_1
backProp_8_8_10_Pipeline_VITIS_LOOP_81_12
backProp_8_8_10_Pipeline_VITIS_LOOP_266_1
backProp_8_8_10_Pipeline_VITIS_LOOP_22_1
backProp_8_8_10_Pipeline_VITIS_LOOP_284_3
backProp_8_8_10_s
backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2
backProp_64_8_8_Pipeline_VITIS_LOOP_81_1
backProp_64_8_8_Pipeline_VITIS_LOOP_81_13
backProp_64_8_8_Pipeline_VITIS_LOOP_266_1
backProp_64_8_8_Pipeline_VITIS_LOOP_22_1
backProp_64_8_8_Pipeline_VITIS_LOOP_284_3
backProp_64_8_8_s
backProp_64_64_8_Pipeline_VITIS_LOOP_40_1
matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1
matmul_64ul_8ul_1ul_s
backProp_64_64_8_Pipeline_VITIS_LOOP_266_1
backProp_64_64_8_Pipeline_VITIS_LOOP_22_1
backProp_64_64_8_Pipeline_VITIS_LOOP_284_3
backProp_64_64_8_s
accelerator_Pipeline_VITIS_LOOP_40_1
matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_10ul_1ul_8ul_s
accelerator_Pipeline_VITIS_LOOP_323_1
accelerator_Pipeline_VITIS_LOOP_40_14
matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_8ul_1ul_8ul_s
accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2
accelerator_Pipeline_VITIS_LOOP_40_15
matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_8ul_1ul_64ul_s
accelerator_Pipeline_VITIS_LOOP_323_16
accelerator_Pipeline_VITIS_LOOP_40_17
matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_64ul_1ul_64ul_s
accelerator_Pipeline_VITIS_LOOP_323_18
accelerator
' expOnly='0'
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.compgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 4.855 seconds; current allocated memory: 1.215 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name matmul_64ul_64ul_1ul_s
INFO-FLOW: No bind nodes found for module_name relu_64_s
INFO-FLOW: No bind nodes found for module_name softmax_10_s
INFO-FLOW: No bind nodes found for module_name matmul_64ul_8ul_1ul_s
INFO-FLOW: No bind nodes found for module_name matmul_10ul_1ul_8ul_s
INFO-FLOW: No bind nodes found for module_name matmul_8ul_1ul_8ul_s
INFO-FLOW: No bind nodes found for module_name matmul_8ul_1ul_64ul_s
INFO-FLOW: No bind nodes found for module_name matmul_64ul_1ul_64ul_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='accelerator_dadd_64ns_64ns_64_5_full_dsp_1
accelerator_dmul_64ns_64ns_64_6_max_dsp_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_forwardPropagation_64_64_s_mid_0_RAM_AUTO_1R1W
accelerator_forwardPropagation_64_64_s_net_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_dexp_64ns_64ns_64_15_full_dsp_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_ddiv_64ns_64ns_64_22_no_dsp_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W
accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_sparsemux_17_3_64_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_backProp_64_8_8_s_w_l_plus1_T_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_sparsemux_129_6_64_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_backProp_64_64_8_s_mid_0_RAM_AUTO_1R1W
accelerator_backProp_64_64_8_s_d_activation_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_sparsemux_21_4_64_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1
accelerator_dcmp_64ns_64ns_1_2_no_dsp_1
accelerator_sitodp_32ns_64_4_no_dsp_1
accelerator_input_T_0_RAM_AUTO_1R1W
accelerator_update_temp_mat_RAM_AUTO_1R1W
accelerator_input_T_0_2_RAM_AUTO_1R1W
accelerator_result_l3_0_RAM_AUTO_1R1W
matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1
matmul_64ul_64ul_1ul_s
forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1
relu_64_Pipeline_VITIS_LOOP_13_1
relu_64_s
forwardPropagation_64_64_s
forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1
forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1
forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1
forwardPropagation_64_8_s
forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1
forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1
forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1
forwardPropagation_8_8_s
forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1
forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1
forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4
softmax_10_Pipeline_1
softmax_10_Pipeline_VITIS_LOOP_89_1
softmax_10_Pipeline_VITIS_LOOP_114_3
softmax_10_s
forwardPropagation_8_10_s
accelerator_Pipeline_VITIS_LOOP_67_3
backProp_8_8_10_Pipeline_VITIS_LOOP_40_1
backProp_8_8_10_Pipeline_VITIS_LOOP_81_1
backProp_8_8_10_Pipeline_VITIS_LOOP_81_12
backProp_8_8_10_Pipeline_VITIS_LOOP_266_1
backProp_8_8_10_Pipeline_VITIS_LOOP_22_1
backProp_8_8_10_Pipeline_VITIS_LOOP_284_3
backProp_8_8_10_s
backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2
backProp_64_8_8_Pipeline_VITIS_LOOP_81_1
backProp_64_8_8_Pipeline_VITIS_LOOP_81_13
backProp_64_8_8_Pipeline_VITIS_LOOP_266_1
backProp_64_8_8_Pipeline_VITIS_LOOP_22_1
backProp_64_8_8_Pipeline_VITIS_LOOP_284_3
backProp_64_8_8_s
backProp_64_64_8_Pipeline_VITIS_LOOP_40_1
matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1
matmul_64ul_8ul_1ul_s
backProp_64_64_8_Pipeline_VITIS_LOOP_266_1
backProp_64_64_8_Pipeline_VITIS_LOOP_22_1
backProp_64_64_8_Pipeline_VITIS_LOOP_284_3
backProp_64_64_8_s
accelerator_Pipeline_VITIS_LOOP_40_1
matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_10ul_1ul_8ul_s
accelerator_Pipeline_VITIS_LOOP_323_1
accelerator_Pipeline_VITIS_LOOP_40_14
matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_8ul_1ul_8ul_s
accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2
accelerator_Pipeline_VITIS_LOOP_40_15
matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_8ul_1ul_64ul_s
accelerator_Pipeline_VITIS_LOOP_323_16
accelerator_Pipeline_VITIS_LOOP_40_17
matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_64ul_1ul_64ul_s
accelerator_Pipeline_VITIS_LOOP_323_18
accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.compgen.dataonly.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.constraint.tcl 
Execute       sc_get_clocks accelerator 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_dexp_64ns_64ns_64_15_full_dsp_1_ip.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute       source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_sitodp_32ns_64_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST accelerator MODULE2INSTS {accelerator accelerator forwardPropagation_64_64_s grp_forwardPropagation_64_64_s_fu_1720 matmul_64ul_64ul_1ul_s {grp_matmul_64ul_64ul_1ul_s_fu_1732 grp_matmul_64ul_64ul_1ul_s_fu_3849} matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1 {grp_matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_1247 grp_matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_1247} forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1 grp_forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1_fu_1868 relu_64_s grp_relu_64_s_fu_1876 relu_64_Pipeline_VITIS_LOOP_13_1 grp_relu_64_Pipeline_VITIS_LOOP_13_1_fu_723 accelerator_Pipeline_VITIS_LOOP_40_17 grp_accelerator_Pipeline_VITIS_LOOP_40_17_fu_1792 forwardPropagation_64_8_s grp_forwardPropagation_64_8_s_fu_1861 forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1_fu_803 forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1_fu_938 forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1_fu_946 accelerator_Pipeline_VITIS_LOOP_40_15 grp_accelerator_Pipeline_VITIS_LOOP_40_15_fu_1933 forwardPropagation_8_8_s grp_forwardPropagation_8_8_s_fu_2002 forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1 grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1 grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376 forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1 grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384 accelerator_Pipeline_VITIS_LOOP_40_14 grp_accelerator_Pipeline_VITIS_LOOP_40_14_fu_2018 forwardPropagation_8_10_s grp_forwardPropagation_8_10_s_fu_2031 forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1 grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633 forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1 grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656 forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4 grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664 softmax_10_s grp_softmax_10_s_fu_680 softmax_10_Pipeline_1 grp_softmax_10_Pipeline_1_fu_141 softmax_10_Pipeline_VITIS_LOOP_89_1 grp_softmax_10_Pipeline_VITIS_LOOP_89_1_fu_148 softmax_10_Pipeline_VITIS_LOOP_114_3 grp_softmax_10_Pipeline_VITIS_LOOP_114_3_fu_158 accelerator_Pipeline_VITIS_LOOP_40_1 grp_accelerator_Pipeline_VITIS_LOOP_40_1_fu_2048 accelerator_Pipeline_VITIS_LOOP_67_3 grp_accelerator_Pipeline_VITIS_LOOP_67_3_fu_2061 backProp_8_8_10_s grp_backProp_8_8_10_s_fu_2078 backProp_8_8_10_Pipeline_VITIS_LOOP_40_1 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864 backProp_8_8_10_Pipeline_VITIS_LOOP_81_12 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950 backProp_8_8_10_Pipeline_VITIS_LOOP_81_1 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973 backProp_8_8_10_Pipeline_VITIS_LOOP_266_1 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093 backProp_8_8_10_Pipeline_VITIS_LOOP_22_1 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101 backProp_8_8_10_Pipeline_VITIS_LOOP_284_3 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107 matmul_10ul_1ul_8ul_s grp_matmul_10ul_1ul_8ul_s_fu_2112 matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932 backProp_64_8_8_s grp_backProp_64_8_8_s_fu_2135 backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_1008 backProp_64_8_8_Pipeline_VITIS_LOOP_81_13 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_81_13_fu_1022 backProp_64_8_8_Pipeline_VITIS_LOOP_81_1 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_81_1_fu_1157 backProp_64_8_8_Pipeline_VITIS_LOOP_266_1 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_266_1_fu_1201 backProp_64_8_8_Pipeline_VITIS_LOOP_22_1 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_22_1_fu_1209 backProp_64_8_8_Pipeline_VITIS_LOOP_284_3 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_284_3_fu_1215 accelerator_Pipeline_VITIS_LOOP_323_1 grp_accelerator_Pipeline_VITIS_LOOP_323_1_fu_2223 matmul_8ul_1ul_8ul_s grp_matmul_8ul_1ul_8ul_s_fu_2249 matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789 backProp_64_64_8_s grp_backProp_64_64_8_s_fu_2263 backProp_64_64_8_Pipeline_VITIS_LOOP_40_1 grp_backProp_64_64_8_Pipeline_VITIS_LOOP_40_1_fu_3331 matmul_64ul_8ul_1ul_s grp_matmul_64ul_8ul_1ul_s_fu_3984 matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1 grp_matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_4883 backProp_64_64_8_Pipeline_VITIS_LOOP_266_1 grp_backProp_64_64_8_Pipeline_VITIS_LOOP_266_1_fu_4518 backProp_64_64_8_Pipeline_VITIS_LOOP_22_1 grp_backProp_64_64_8_Pipeline_VITIS_LOOP_22_1_fu_4526 backProp_64_64_8_Pipeline_VITIS_LOOP_284_3 grp_backProp_64_64_8_Pipeline_VITIS_LOOP_284_3_fu_4532 accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 grp_accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2_fu_2345 matmul_8ul_1ul_64ul_s grp_matmul_8ul_1ul_64ul_s_fu_2362 matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_5528 accelerator_Pipeline_VITIS_LOOP_323_16 grp_accelerator_Pipeline_VITIS_LOOP_323_16_fu_2439 matmul_64ul_1ul_64ul_s grp_matmul_64ul_1ul_64ul_s_fu_2519 matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 grp_matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_37832 accelerator_Pipeline_VITIS_LOOP_323_18 grp_accelerator_Pipeline_VITIS_LOOP_323_18_fu_2589} INST2MODULE {accelerator accelerator grp_forwardPropagation_64_64_s_fu_1720 forwardPropagation_64_64_s grp_matmul_64ul_64ul_1ul_s_fu_1732 matmul_64ul_64ul_1ul_s grp_matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_1247 matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1 grp_forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1_fu_1868 forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1 grp_relu_64_s_fu_1876 relu_64_s grp_relu_64_Pipeline_VITIS_LOOP_13_1_fu_723 relu_64_Pipeline_VITIS_LOOP_13_1 grp_accelerator_Pipeline_VITIS_LOOP_40_17_fu_1792 accelerator_Pipeline_VITIS_LOOP_40_17 grp_forwardPropagation_64_8_s_fu_1861 forwardPropagation_64_8_s grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1_fu_803 forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1_fu_938 forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1_fu_946 forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1 grp_accelerator_Pipeline_VITIS_LOOP_40_15_fu_1933 accelerator_Pipeline_VITIS_LOOP_40_15 grp_forwardPropagation_8_8_s_fu_2002 forwardPropagation_8_8_s grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1 grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376 forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1 grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384 forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1 grp_accelerator_Pipeline_VITIS_LOOP_40_14_fu_2018 accelerator_Pipeline_VITIS_LOOP_40_14 grp_forwardPropagation_8_10_s_fu_2031 forwardPropagation_8_10_s grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633 forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1 grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656 forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1 grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664 forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4 grp_softmax_10_s_fu_680 softmax_10_s grp_softmax_10_Pipeline_1_fu_141 softmax_10_Pipeline_1 grp_softmax_10_Pipeline_VITIS_LOOP_89_1_fu_148 softmax_10_Pipeline_VITIS_LOOP_89_1 grp_softmax_10_Pipeline_VITIS_LOOP_114_3_fu_158 softmax_10_Pipeline_VITIS_LOOP_114_3 grp_accelerator_Pipeline_VITIS_LOOP_40_1_fu_2048 accelerator_Pipeline_VITIS_LOOP_40_1 grp_accelerator_Pipeline_VITIS_LOOP_67_3_fu_2061 accelerator_Pipeline_VITIS_LOOP_67_3 grp_backProp_8_8_10_s_fu_2078 backProp_8_8_10_s grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864 backProp_8_8_10_Pipeline_VITIS_LOOP_40_1 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950 backProp_8_8_10_Pipeline_VITIS_LOOP_81_12 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973 backProp_8_8_10_Pipeline_VITIS_LOOP_81_1 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093 backProp_8_8_10_Pipeline_VITIS_LOOP_266_1 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101 backProp_8_8_10_Pipeline_VITIS_LOOP_22_1 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107 backProp_8_8_10_Pipeline_VITIS_LOOP_284_3 grp_matmul_10ul_1ul_8ul_s_fu_2112 matmul_10ul_1ul_8ul_s grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932 matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 grp_backProp_64_8_8_s_fu_2135 backProp_64_8_8_s grp_backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_1008 backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_81_13_fu_1022 backProp_64_8_8_Pipeline_VITIS_LOOP_81_13 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_81_1_fu_1157 backProp_64_8_8_Pipeline_VITIS_LOOP_81_1 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_266_1_fu_1201 backProp_64_8_8_Pipeline_VITIS_LOOP_266_1 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_22_1_fu_1209 backProp_64_8_8_Pipeline_VITIS_LOOP_22_1 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_284_3_fu_1215 backProp_64_8_8_Pipeline_VITIS_LOOP_284_3 grp_accelerator_Pipeline_VITIS_LOOP_323_1_fu_2223 accelerator_Pipeline_VITIS_LOOP_323_1 grp_matmul_8ul_1ul_8ul_s_fu_2249 matmul_8ul_1ul_8ul_s grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789 matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 grp_backProp_64_64_8_s_fu_2263 backProp_64_64_8_s grp_backProp_64_64_8_Pipeline_VITIS_LOOP_40_1_fu_3331 backProp_64_64_8_Pipeline_VITIS_LOOP_40_1 grp_matmul_64ul_64ul_1ul_s_fu_3849 matmul_64ul_64ul_1ul_s grp_matmul_64ul_8ul_1ul_s_fu_3984 matmul_64ul_8ul_1ul_s grp_matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_4883 matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1 grp_backProp_64_64_8_Pipeline_VITIS_LOOP_266_1_fu_4518 backProp_64_64_8_Pipeline_VITIS_LOOP_266_1 grp_backProp_64_64_8_Pipeline_VITIS_LOOP_22_1_fu_4526 backProp_64_64_8_Pipeline_VITIS_LOOP_22_1 grp_backProp_64_64_8_Pipeline_VITIS_LOOP_284_3_fu_4532 backProp_64_64_8_Pipeline_VITIS_LOOP_284_3 grp_accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2_fu_2345 accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 grp_matmul_8ul_1ul_64ul_s_fu_2362 matmul_8ul_1ul_64ul_s grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_5528 matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 grp_accelerator_Pipeline_VITIS_LOOP_323_16_fu_2439 accelerator_Pipeline_VITIS_LOOP_323_16 grp_matmul_64ul_1ul_64ul_s_fu_2519 matmul_64ul_1ul_64ul_s grp_matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_37832 matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 grp_accelerator_Pipeline_VITIS_LOOP_323_18_fu_2589 accelerator_Pipeline_VITIS_LOOP_323_18} INSTDATA {accelerator {DEPTH 1 CHILDREN {grp_forwardPropagation_64_64_s_fu_1720 grp_accelerator_Pipeline_VITIS_LOOP_40_17_fu_1792 grp_forwardPropagation_64_8_s_fu_1861 grp_accelerator_Pipeline_VITIS_LOOP_40_15_fu_1933 grp_forwardPropagation_8_8_s_fu_2002 grp_accelerator_Pipeline_VITIS_LOOP_40_14_fu_2018 grp_forwardPropagation_8_10_s_fu_2031 grp_accelerator_Pipeline_VITIS_LOOP_40_1_fu_2048 grp_accelerator_Pipeline_VITIS_LOOP_67_3_fu_2061 grp_backProp_8_8_10_s_fu_2078 grp_matmul_10ul_1ul_8ul_s_fu_2112 grp_backProp_64_8_8_s_fu_2135 grp_accelerator_Pipeline_VITIS_LOOP_323_1_fu_2223 grp_matmul_8ul_1ul_8ul_s_fu_2249 grp_backProp_64_64_8_s_fu_2263 grp_accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2_fu_2345 grp_matmul_8ul_1ul_64ul_s_fu_2362 grp_accelerator_Pipeline_VITIS_LOOP_323_16_fu_2439 grp_matmul_64ul_1ul_64ul_s_fu_2519 grp_accelerator_Pipeline_VITIS_LOOP_323_18_fu_2589}} grp_forwardPropagation_64_64_s_fu_1720 {DEPTH 2 CHILDREN {grp_matmul_64ul_64ul_1ul_s_fu_1732 grp_forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1_fu_1868 grp_relu_64_s_fu_1876}} grp_matmul_64ul_64ul_1ul_s_fu_1732 {DEPTH 3 CHILDREN grp_matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_1247} grp_matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_1247 {DEPTH 4 CHILDREN {}} grp_forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1_fu_1868 {DEPTH 3 CHILDREN {}} grp_relu_64_s_fu_1876 {DEPTH 3 CHILDREN grp_relu_64_Pipeline_VITIS_LOOP_13_1_fu_723} grp_relu_64_Pipeline_VITIS_LOOP_13_1_fu_723 {DEPTH 4 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_40_17_fu_1792 {DEPTH 2 CHILDREN {}} grp_forwardPropagation_64_8_s_fu_1861 {DEPTH 2 CHILDREN {grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1_fu_803 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1_fu_938 grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1_fu_946}} grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1_fu_803 {DEPTH 3 CHILDREN {}} grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1_fu_938 {DEPTH 3 CHILDREN {}} grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1_fu_946 {DEPTH 3 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_40_15_fu_1933 {DEPTH 2 CHILDREN {}} grp_forwardPropagation_8_8_s_fu_2002 {DEPTH 2 CHILDREN {grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376 grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384}} grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 {DEPTH 3 CHILDREN {}} grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376 {DEPTH 3 CHILDREN {}} grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384 {DEPTH 3 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_40_14_fu_2018 {DEPTH 2 CHILDREN {}} grp_forwardPropagation_8_10_s_fu_2031 {DEPTH 2 CHILDREN {grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633 grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656 grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664 grp_softmax_10_s_fu_680}} grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1_fu_633 {DEPTH 3 CHILDREN {}} grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1_fu_656 {DEPTH 3 CHILDREN {}} grp_forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4_fu_664 {DEPTH 3 CHILDREN {}} grp_softmax_10_s_fu_680 {DEPTH 3 CHILDREN {grp_softmax_10_Pipeline_1_fu_141 grp_softmax_10_Pipeline_VITIS_LOOP_89_1_fu_148 grp_softmax_10_Pipeline_VITIS_LOOP_114_3_fu_158}} grp_softmax_10_Pipeline_1_fu_141 {DEPTH 4 CHILDREN {}} grp_softmax_10_Pipeline_VITIS_LOOP_89_1_fu_148 {DEPTH 4 CHILDREN {}} grp_softmax_10_Pipeline_VITIS_LOOP_114_3_fu_158 {DEPTH 4 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_40_1_fu_2048 {DEPTH 2 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_67_3_fu_2061 {DEPTH 2 CHILDREN {}} grp_backProp_8_8_10_s_fu_2078 {DEPTH 2 CHILDREN {grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101 grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107}} grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864 {DEPTH 3 CHILDREN {}} grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950 {DEPTH 3 CHILDREN {}} grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973 {DEPTH 3 CHILDREN {}} grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093 {DEPTH 3 CHILDREN {}} grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101 {DEPTH 3 CHILDREN {}} grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107 {DEPTH 3 CHILDREN {}} grp_matmul_10ul_1ul_8ul_s_fu_2112 {DEPTH 2 CHILDREN grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932} grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932 {DEPTH 3 CHILDREN {}} grp_backProp_64_8_8_s_fu_2135 {DEPTH 2 CHILDREN {grp_backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_1008 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_81_13_fu_1022 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_81_1_fu_1157 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_266_1_fu_1201 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_22_1_fu_1209 grp_backProp_64_8_8_Pipeline_VITIS_LOOP_284_3_fu_1215}} grp_backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2_fu_1008 {DEPTH 3 CHILDREN {}} grp_backProp_64_8_8_Pipeline_VITIS_LOOP_81_13_fu_1022 {DEPTH 3 CHILDREN {}} grp_backProp_64_8_8_Pipeline_VITIS_LOOP_81_1_fu_1157 {DEPTH 3 CHILDREN {}} grp_backProp_64_8_8_Pipeline_VITIS_LOOP_266_1_fu_1201 {DEPTH 3 CHILDREN {}} grp_backProp_64_8_8_Pipeline_VITIS_LOOP_22_1_fu_1209 {DEPTH 3 CHILDREN {}} grp_backProp_64_8_8_Pipeline_VITIS_LOOP_284_3_fu_1215 {DEPTH 3 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_323_1_fu_2223 {DEPTH 2 CHILDREN {}} grp_matmul_8ul_1ul_8ul_s_fu_2249 {DEPTH 2 CHILDREN grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789} grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789 {DEPTH 3 CHILDREN {}} grp_backProp_64_64_8_s_fu_2263 {DEPTH 2 CHILDREN {grp_backProp_64_64_8_Pipeline_VITIS_LOOP_40_1_fu_3331 grp_matmul_64ul_64ul_1ul_s_fu_3849 grp_matmul_64ul_8ul_1ul_s_fu_3984 grp_backProp_64_64_8_Pipeline_VITIS_LOOP_266_1_fu_4518 grp_backProp_64_64_8_Pipeline_VITIS_LOOP_22_1_fu_4526 grp_backProp_64_64_8_Pipeline_VITIS_LOOP_284_3_fu_4532}} grp_backProp_64_64_8_Pipeline_VITIS_LOOP_40_1_fu_3331 {DEPTH 3 CHILDREN {}} grp_matmul_64ul_64ul_1ul_s_fu_3849 {DEPTH 3 CHILDREN grp_matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_1247} grp_matmul_64ul_8ul_1ul_s_fu_3984 {DEPTH 3 CHILDREN grp_matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_4883} grp_matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1_fu_4883 {DEPTH 4 CHILDREN {}} grp_backProp_64_64_8_Pipeline_VITIS_LOOP_266_1_fu_4518 {DEPTH 3 CHILDREN {}} grp_backProp_64_64_8_Pipeline_VITIS_LOOP_22_1_fu_4526 {DEPTH 3 CHILDREN {}} grp_backProp_64_64_8_Pipeline_VITIS_LOOP_284_3_fu_4532 {DEPTH 3 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2_fu_2345 {DEPTH 2 CHILDREN {}} grp_matmul_8ul_1ul_64ul_s_fu_2362 {DEPTH 2 CHILDREN grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_5528} grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_5528 {DEPTH 3 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_323_16_fu_2439 {DEPTH 2 CHILDREN {}} grp_matmul_64ul_1ul_64ul_s_fu_2519 {DEPTH 2 CHILDREN grp_matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_37832} grp_matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_37832 {DEPTH 3 CHILDREN {}} grp_accelerator_Pipeline_VITIS_LOOP_323_18_fu_2589 {DEPTH 2 CHILDREN {}}} MODULEDATA {matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_1355_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_1361_p2 SOURCE ../layer.h:81 VARIABLE i_6 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U65 SOURCE ../layer.h:84 VARIABLE mul LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U1 SOURCE ../layer.h:84 VARIABLE add LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U66 SOURCE ../layer.h:84 VARIABLE mul_1 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U2 SOURCE ../layer.h:84 VARIABLE add_1 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U67 SOURCE ../layer.h:84 VARIABLE mul_2 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U3 SOURCE ../layer.h:84 VARIABLE add_2 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U68 SOURCE ../layer.h:84 VARIABLE mul_3 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4 SOURCE ../layer.h:84 VARIABLE add_3 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U69 SOURCE ../layer.h:84 VARIABLE mul_4 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U5 SOURCE ../layer.h:84 VARIABLE add_4 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U70 SOURCE ../layer.h:84 VARIABLE mul_5 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U6 SOURCE ../layer.h:84 VARIABLE add_5 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U71 SOURCE ../layer.h:84 VARIABLE mul_6 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE ../layer.h:84 VARIABLE add_6 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U72 SOURCE ../layer.h:84 VARIABLE mul_7 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U8 SOURCE ../layer.h:84 VARIABLE add_7 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U73 SOURCE ../layer.h:84 VARIABLE mul_8 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE ../layer.h:84 VARIABLE add_8 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U74 SOURCE ../layer.h:84 VARIABLE mul_9 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U10 SOURCE ../layer.h:84 VARIABLE add_9 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U75 SOURCE ../layer.h:84 VARIABLE mul_s LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE ../layer.h:84 VARIABLE add_s LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U76 SOURCE ../layer.h:84 VARIABLE mul_10 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE ../layer.h:84 VARIABLE add_10 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U77 SOURCE ../layer.h:84 VARIABLE mul_11 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE ../layer.h:84 VARIABLE add_11 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U78 SOURCE ../layer.h:84 VARIABLE mul_12 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE ../layer.h:84 VARIABLE add_12 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U79 SOURCE ../layer.h:84 VARIABLE mul_13 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE ../layer.h:84 VARIABLE add_13 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U80 SOURCE ../layer.h:84 VARIABLE mul_14 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE ../layer.h:84 VARIABLE add_14 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U81 SOURCE ../layer.h:84 VARIABLE mul_15 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE ../layer.h:84 VARIABLE add_15 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U82 SOURCE ../layer.h:84 VARIABLE mul_16 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE ../layer.h:84 VARIABLE add_16 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U83 SOURCE ../layer.h:84 VARIABLE mul_17 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U19 SOURCE ../layer.h:84 VARIABLE add_17 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U84 SOURCE ../layer.h:84 VARIABLE mul_18 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U20 SOURCE ../layer.h:84 VARIABLE add_18 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U85 SOURCE ../layer.h:84 VARIABLE mul_19 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U21 SOURCE ../layer.h:84 VARIABLE add_19 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U86 SOURCE ../layer.h:84 VARIABLE mul_20 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U22 SOURCE ../layer.h:84 VARIABLE add_20 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U87 SOURCE ../layer.h:84 VARIABLE mul_21 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U23 SOURCE ../layer.h:84 VARIABLE add_21 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U88 SOURCE ../layer.h:84 VARIABLE mul_22 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U24 SOURCE ../layer.h:84 VARIABLE add_22 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U89 SOURCE ../layer.h:84 VARIABLE mul_23 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U25 SOURCE ../layer.h:84 VARIABLE add_23 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U90 SOURCE ../layer.h:84 VARIABLE mul_24 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE ../layer.h:84 VARIABLE add_24 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U91 SOURCE ../layer.h:84 VARIABLE mul_25 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE ../layer.h:84 VARIABLE add_25 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U92 SOURCE ../layer.h:84 VARIABLE mul_26 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U28 SOURCE ../layer.h:84 VARIABLE add_26 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U93 SOURCE ../layer.h:84 VARIABLE mul_27 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U29 SOURCE ../layer.h:84 VARIABLE add_27 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U94 SOURCE ../layer.h:84 VARIABLE mul_28 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U30 SOURCE ../layer.h:84 VARIABLE add_28 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U95 SOURCE ../layer.h:84 VARIABLE mul_29 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U31 SOURCE ../layer.h:84 VARIABLE add_29 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U96 SOURCE ../layer.h:84 VARIABLE mul_30 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U32 SOURCE ../layer.h:84 VARIABLE add_30 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U97 SOURCE ../layer.h:84 VARIABLE mul_31 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U33 SOURCE ../layer.h:84 VARIABLE add_31 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U98 SOURCE ../layer.h:84 VARIABLE mul_32 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U34 SOURCE ../layer.h:84 VARIABLE add_32 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U99 SOURCE ../layer.h:84 VARIABLE mul_33 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U35 SOURCE ../layer.h:84 VARIABLE add_33 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U100 SOURCE ../layer.h:84 VARIABLE mul_34 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U36 SOURCE ../layer.h:84 VARIABLE add_34 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U101 SOURCE ../layer.h:84 VARIABLE mul_35 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U37 SOURCE ../layer.h:84 VARIABLE add_35 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U102 SOURCE ../layer.h:84 VARIABLE mul_36 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U38 SOURCE ../layer.h:84 VARIABLE add_36 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U103 SOURCE ../layer.h:84 VARIABLE mul_37 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U39 SOURCE ../layer.h:84 VARIABLE add_37 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U104 SOURCE ../layer.h:84 VARIABLE mul_38 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U40 SOURCE ../layer.h:84 VARIABLE add_38 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U105 SOURCE ../layer.h:84 VARIABLE mul_39 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U41 SOURCE ../layer.h:84 VARIABLE add_39 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U106 SOURCE ../layer.h:84 VARIABLE mul_40 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U42 SOURCE ../layer.h:84 VARIABLE add_40 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U107 SOURCE ../layer.h:84 VARIABLE mul_41 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U43 SOURCE ../layer.h:84 VARIABLE add_41 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U108 SOURCE ../layer.h:84 VARIABLE mul_42 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U44 SOURCE ../layer.h:84 VARIABLE add_42 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U109 SOURCE ../layer.h:84 VARIABLE mul_43 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U45 SOURCE ../layer.h:84 VARIABLE add_43 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U110 SOURCE ../layer.h:84 VARIABLE mul_44 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U46 SOURCE ../layer.h:84 VARIABLE add_44 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U111 SOURCE ../layer.h:84 VARIABLE mul_45 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U47 SOURCE ../layer.h:84 VARIABLE add_45 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U112 SOURCE ../layer.h:84 VARIABLE mul_46 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U48 SOURCE ../layer.h:84 VARIABLE add_46 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U113 SOURCE ../layer.h:84 VARIABLE mul_47 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U49 SOURCE ../layer.h:84 VARIABLE add_47 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U114 SOURCE ../layer.h:84 VARIABLE mul_48 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U50 SOURCE ../layer.h:84 VARIABLE add_48 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U115 SOURCE ../layer.h:84 VARIABLE mul_49 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U51 SOURCE ../layer.h:84 VARIABLE add_49 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U116 SOURCE ../layer.h:84 VARIABLE mul_50 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U52 SOURCE ../layer.h:84 VARIABLE add_50 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U117 SOURCE ../layer.h:84 VARIABLE mul_51 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U53 SOURCE ../layer.h:84 VARIABLE add_51 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U118 SOURCE ../layer.h:84 VARIABLE mul_52 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U54 SOURCE ../layer.h:84 VARIABLE add_52 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U119 SOURCE ../layer.h:84 VARIABLE mul_53 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U55 SOURCE ../layer.h:84 VARIABLE add_53 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U120 SOURCE ../layer.h:84 VARIABLE mul_54 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U56 SOURCE ../layer.h:84 VARIABLE add_54 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U121 SOURCE ../layer.h:84 VARIABLE mul_55 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U57 SOURCE ../layer.h:84 VARIABLE add_55 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U122 SOURCE ../layer.h:84 VARIABLE mul_56 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U58 SOURCE ../layer.h:84 VARIABLE add_56 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U123 SOURCE ../layer.h:84 VARIABLE mul_57 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U59 SOURCE ../layer.h:84 VARIABLE add_57 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U124 SOURCE ../layer.h:84 VARIABLE mul_58 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U60 SOURCE ../layer.h:84 VARIABLE add_58 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U125 SOURCE ../layer.h:84 VARIABLE mul_59 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U61 SOURCE ../layer.h:84 VARIABLE add_59 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U126 SOURCE ../layer.h:84 VARIABLE mul_60 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U62 SOURCE ../layer.h:84 VARIABLE add_60 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U127 SOURCE ../layer.h:84 VARIABLE mul_61 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U63 SOURCE ../layer.h:84 VARIABLE add_61 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U128 SOURCE ../layer.h:84 VARIABLE mul_62 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U64 SOURCE ../layer.h:84 VARIABLE add_62 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true}} AREA {DSP 896 BRAM 0 URAM 0}} forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln161_fu_86_p2 SOURCE ../layer.h:161 VARIABLE icmp_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_18_fu_92_p2 SOURCE ../layer.h:161 VARIABLE i_18 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln163_fu_119_p2 SOURCE ../layer.h:163 VARIABLE lshr_ln163 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} relu_64_Pipeline_VITIS_LOOP_13_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln13_fu_86_p2 SOURCE ../activation.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_92_p2 SOURCE ../activation.cpp:13 VARIABLE i_4 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln14_fu_125_p2 SOURCE ../activation.cpp:14 VARIABLE icmp_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln14_1_fu_131_p2 SOURCE ../activation.cpp:14 VARIABLE icmp_ln14_1 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln14_fu_137_p2 SOURCE ../activation.cpp:14 VARIABLE or_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln14_fu_143_p2 SOURCE ../activation.cpp:14 VARIABLE and_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln14_fu_149_p3 SOURCE ../activation.cpp:14 VARIABLE select_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_64_64_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME mid_0_U SOURCE ../layer.h:157 VARIABLE mid_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME net_0_U SOURCE ../layer.h:159 VARIABLE net_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME ref_tmp_0_U SOURCE {} VARIABLE ref_tmp_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 896 BRAM 12 URAM 0}} forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_1357_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_15_fu_1363_p2 SOURCE ../layer.h:81 VARIABLE i_15 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln161_fu_88_p2 SOURCE ../layer.h:161 VARIABLE icmp_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_16_fu_94_p2 SOURCE ../layer.h:161 VARIABLE i_16 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln163_fu_121_p2 SOURCE ../layer.h:163 VARIABLE lshr_ln163 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln13_fu_86_p2 SOURCE ../activation.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_17_fu_92_p2 SOURCE ../activation.cpp:13 VARIABLE i_17 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln14_fu_125_p2 SOURCE ../activation.cpp:14 VARIABLE icmp_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln14_3_fu_131_p2 SOURCE ../activation.cpp:14 VARIABLE icmp_ln14_3 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln14_fu_137_p2 SOURCE ../activation.cpp:14 VARIABLE or_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln14_fu_143_p2 SOURCE ../activation.cpp:14 VARIABLE and_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln14_fu_149_p3 SOURCE ../activation.cpp:14 VARIABLE select_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_64_8_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME C_0_U SOURCE ../layer.h:77 VARIABLE C_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME net_0_U SOURCE ../layer.h:159 VARIABLE net_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_0_U SOURCE ../activation.cpp:12 VARIABLE output_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_216_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_222_p2 SOURCE ../layer.h:81 VARIABLE i_8 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_fu_249_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_1_fu_279_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_1 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_2_fu_303_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_2 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_3_fu_327_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_3 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_4_fu_351_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_4 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_5_fu_375_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_5 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_6_fu_399_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_6 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_7_fu_419_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_7 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln161_fu_88_p2 SOURCE ../layer.h:161 VARIABLE icmp_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_94_p2 SOURCE ../layer.h:161 VARIABLE i_9 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln163_fu_121_p2 SOURCE ../layer.h:163 VARIABLE lshr_ln163 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln13_fu_86_p2 SOURCE ../activation.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_10_fu_92_p2 SOURCE ../activation.cpp:13 VARIABLE i_10 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln14_fu_125_p2 SOURCE ../activation.cpp:14 VARIABLE icmp_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln14_2_fu_131_p2 SOURCE ../activation.cpp:14 VARIABLE icmp_ln14_2 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln14_fu_137_p2 SOURCE ../activation.cpp:14 VARIABLE or_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln14_fu_143_p2 SOURCE ../activation.cpp:14 VARIABLE and_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln14_fu_149_p3 SOURCE ../activation.cpp:14 VARIABLE select_ln14 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_8_8_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME C_0_U SOURCE ../layer.h:77 VARIABLE C_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME net_0_U SOURCE ../layer.h:159 VARIABLE net_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_0_U SOURCE ../activation.cpp:12 VARIABLE output_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_237_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_243_p2 SOURCE ../layer.h:81 VARIABLE i_12 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln161_fu_88_p2 SOURCE ../layer.h:161 VARIABLE icmp_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_13_fu_94_p2 SOURCE ../layer.h:161 VARIABLE i_13 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln163_fu_117_p2 SOURCE ../layer.h:163 VARIABLE lshr_ln163 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln180_fu_264_p2 SOURCE ../layer.h:180 VARIABLE icmp_ln180 LOOP VITIS_LOOP_180_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_270_p2 SOURCE ../layer.h:180 VARIABLE add_ln180 LOOP VITIS_LOOP_180_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} softmax_10_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln5658_fu_124_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE icmp_ln5658 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5658_fu_130_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658} VARIABLE add_ln5658 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln85_fu_205_p2 SOURCE ../activation.cpp:85 VARIABLE icmp_ln85 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_1_fu_211_p2 SOURCE ../activation.cpp:85 VARIABLE icmp_ln85_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln85_fu_217_p2 SOURCE ../activation.cpp:85 VARIABLE or_ln85 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln85_2_fu_170_p2 SOURCE ../activation.cpp:85 VARIABLE icmp_ln85_2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_3_fu_176_p2 SOURCE ../activation.cpp:85 VARIABLE icmp_ln85_3 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln85_1_fu_223_p2 SOURCE ../activation.cpp:85 VARIABLE or_ln85_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln85_fu_227_p2 SOURCE ../activation.cpp:85 VARIABLE and_ln85 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln85_1_fu_233_p2 SOURCE ../activation.cpp:85 VARIABLE and_ln85_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_result_fu_239_p3 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659} VARIABLE p_result LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} softmax_10_Pipeline_VITIS_LOOP_89_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_fu_112_p2 SOURCE ../activation.cpp:89 VARIABLE icmp_ln89 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_118_p2 SOURCE ../activation.cpp:89 VARIABLE i_2 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 14 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_15_full_dsp_1_U847 SOURCE ../activation.cpp:97 VARIABLE tmp LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dexp} VISIBLE true}} AREA {DSP 26 BRAM 0 URAM 0}} softmax_10_Pipeline_VITIS_LOOP_114_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln114_fu_71_p2 SOURCE ../activation.cpp:114 VARIABLE icmp_ln114 LOOP VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_77_p2 SOURCE ../activation.cpp:114 VARIABLE i_3 LOOP VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U853 SOURCE ../activation.cpp:115 VARIABLE p_x_assign LOOP VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} forwardPropagation_8_10_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME softmax_input_U SOURCE {} VARIABLE softmax_input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME C_0_U SOURCE ../layer.h:77 VARIABLE C_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME net_0_U SOURCE ../layer.h:159 VARIABLE net_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME temp_0_U SOURCE ../layer.h:175 VARIABLE temp_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME transposed_0_U SOURCE {} VARIABLE transposed_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME softmax_result_0_U SOURCE ../layer.h:185 VARIABLE softmax_result_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln177_fu_694_p2 SOURCE ../layer.h:177 VARIABLE icmp_ln177 LOOP VITIS_LOOP_177_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_700_p2 SOURCE ../layer.h:177 VARIABLE add_ln177 LOOP VITIS_LOOP_177_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 26 BRAM 0 URAM 0}} accelerator_Pipeline_VITIS_LOOP_67_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_270_p2 SOURCE ../accelerator.cpp:67 VARIABLE icmp_ln67 LOOP VITIS_LOOP_67_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_37_fu_276_p2 SOURCE ../accelerator.cpp:67 VARIABLE i_37 LOOP VITIS_LOOP_67_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln69_fu_299_p2 SOURCE ../accelerator.cpp:69 VARIABLE lshr_ln69 LOOP VITIS_LOOP_67_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_8_10_Pipeline_VITIS_LOOP_40_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_1143_p2 SOURCE ../layer.h:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_23_fu_1149_p2 SOURCE ../layer.h:40 VARIABLE i_23 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_8_10_Pipeline_VITIS_LOOP_81_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_1089_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_21_fu_1095_p2 SOURCE ../layer.h:81 VARIABLE i_21 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U997 SOURCE ../layer.h:84 VARIABLE tmp LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U987 SOURCE ../layer.h:84 VARIABLE tmp_s LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U988 SOURCE ../layer.h:84 VARIABLE tmp_1 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U989 SOURCE ../layer.h:84 VARIABLE tmp_2 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U990 SOURCE ../layer.h:84 VARIABLE tmp_3 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U991 SOURCE ../layer.h:84 VARIABLE tmp_4 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U992 SOURCE ../layer.h:84 VARIABLE tmp_5 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U993 SOURCE ../layer.h:84 VARIABLE tmp_6 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U994 SOURCE ../layer.h:84 VARIABLE tmp_7 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U995 SOURCE ../layer.h:84 VARIABLE tmp_8 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U996 SOURCE ../layer.h:84 VARIABLE tmp_9 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_8_10_Pipeline_VITIS_LOOP_81_12 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_216_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_20_fu_222_p2 SOURCE ../layer.h:81 VARIABLE i_20 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_fu_249_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_8_fu_279_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_8 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_9_fu_303_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_9 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_10_fu_327_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_10 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_11_fu_351_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_11 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_12_fu_375_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_12 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_13_fu_399_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_13 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln84_14_fu_419_p2 SOURCE ../layer.h:84 VARIABLE lshr_ln84_14 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_8_10_Pipeline_VITIS_LOOP_266_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln266_fu_88_p2 SOURCE ../layer.h:266 VARIABLE icmp_ln266 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_24_fu_94_p2 SOURCE ../layer.h:266 VARIABLE i_24 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln268_fu_121_p2 SOURCE ../layer.h:268 VARIABLE lshr_ln268 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_8_10_Pipeline_VITIS_LOOP_22_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln22_fu_90_p2 SOURCE ../activation.cpp:22 VARIABLE icmp_ln22 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_25_fu_96_p2 SOURCE ../activation.cpp:22 VARIABLE i_25 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln23_fu_130_p2 SOURCE ../activation.cpp:23 VARIABLE icmp_ln23 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_1_fu_136_p2 SOURCE ../activation.cpp:23 VARIABLE icmp_ln23_1 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln23_fu_142_p2 SOURCE ../activation.cpp:23 VARIABLE or_ln23 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln23_fu_146_p2 SOURCE ../activation.cpp:23 VARIABLE and_ln23 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_8_10_Pipeline_VITIS_LOOP_284_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_426_p2 SOURCE ../layer.h:284 VARIABLE icmp_ln284 LOOP VITIS_LOOP_284_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln284_fu_437_p2 SOURCE ../layer.h:284 VARIABLE add_ln284 LOOP VITIS_LOOP_284_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U1140 SOURCE ../layer.h:286 VARIABLE tmp_s LOOP VITIS_LOOP_284_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_8_8_10_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME C_0_U SOURCE ../layer.h:77 VARIABLE C_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME net_0_U SOURCE ../layer.h:265 VARIABLE net_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME d_activation_0_U SOURCE ../layer.h:274 VARIABLE d_activation_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_210_p2 SOURCE ../layer.h:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_216_p2 SOURCE ../layer.h:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_228_p2 SOURCE ../layer.h:40 VARIABLE i LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_234_p2 SOURCE ../layer.h:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_fu_240_p3 SOURCE ../layer.h:40 VARIABLE select_ln40 LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_1_fu_248_p3 SOURCE ../layer.h:40 VARIABLE select_ln40_1 LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln42_fu_290_p2 SOURCE ../layer.h:42 VARIABLE lshr_ln42 LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_312_p2 SOURCE ../layer.h:41 VARIABLE j LOOP VITIS_LOOP_40_1_VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_8_8_Pipeline_VITIS_LOOP_81_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_555_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_28_fu_573_p2 SOURCE ../layer.h:81 VARIABLE i_28 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U1225 SOURCE ../layer.h:84 VARIABLE tmp LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_8_8_Pipeline_VITIS_LOOP_81_13 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_1357_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_27_fu_1363_p2 SOURCE ../layer.h:81 VARIABLE i_27 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U1297 SOURCE ../layer.h:84 VARIABLE add_i35_38 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U1298 SOURCE ../layer.h:84 VARIABLE add_i35_39 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U1384 SOURCE ../layer.h:84 VARIABLE mul_i34_61 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U1385 SOURCE ../layer.h:84 VARIABLE mul_i34_62 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true}} AREA {DSP 28 BRAM 0 URAM 0}} backProp_64_8_8_Pipeline_VITIS_LOOP_266_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln266_fu_88_p2 SOURCE ../layer.h:266 VARIABLE icmp_ln266 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_29_fu_94_p2 SOURCE ../layer.h:266 VARIABLE i_29 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln268_fu_121_p2 SOURCE ../layer.h:268 VARIABLE lshr_ln268 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_8_8_Pipeline_VITIS_LOOP_22_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln22_fu_90_p2 SOURCE ../activation.cpp:22 VARIABLE icmp_ln22 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_31_fu_96_p2 SOURCE ../activation.cpp:22 VARIABLE i_31 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln23_fu_130_p2 SOURCE ../activation.cpp:23 VARIABLE icmp_ln23 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_2_fu_136_p2 SOURCE ../activation.cpp:23 VARIABLE icmp_ln23_2 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln23_fu_142_p2 SOURCE ../activation.cpp:23 VARIABLE or_ln23 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln23_fu_146_p2 SOURCE ../activation.cpp:23 VARIABLE and_ln23 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_8_8_Pipeline_VITIS_LOOP_284_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_426_p2 SOURCE ../layer.h:284 VARIABLE icmp_ln284 LOOP VITIS_LOOP_284_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln284_fu_437_p2 SOURCE ../layer.h:284 VARIABLE add_ln284 LOOP VITIS_LOOP_284_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U1461 SOURCE ../layer.h:286 VARIABLE tmp_s LOOP VITIS_LOOP_284_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_8_8_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME w_l_plus1_T_U SOURCE ../layer.h:260 VARIABLE w_l_plus1_T LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME w_l_plus1_T_64_U SOURCE ../layer.h:260 VARIABLE w_l_plus1_T_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME w_l_plus1_T_65_U SOURCE ../layer.h:260 VARIABLE w_l_plus1_T_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME w_l_plus1_T_66_U SOURCE ../layer.h:260 VARIABLE w_l_plus1_T_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME w_l_plus1_T_67_U SOURCE ../layer.h:260 VARIABLE w_l_plus1_T_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME w_l_plus1_T_68_U SOURCE ../layer.h:260 VARIABLE w_l_plus1_T_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME w_l_plus1_T_69_U SOURCE ../layer.h:260 VARIABLE w_l_plus1_T_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME w_l_plus1_T_70_U SOURCE ../layer.h:260 VARIABLE w_l_plus1_T_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME C_0_U SOURCE ../layer.h:77 VARIABLE C_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME net_0_U SOURCE ../layer.h:265 VARIABLE net_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME d_activation_0_U SOURCE ../layer.h:274 VARIABLE d_activation_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 28 BRAM 0 URAM 0}} backProp_64_64_8_Pipeline_VITIS_LOOP_40_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_6983_p2 SOURCE ../layer.h:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_33_fu_6989_p2 SOURCE ../layer.h:40 VARIABLE i_33 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_4414_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_4420_p2 SOURCE ../layer.h:81 VARIABLE i_5 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U2226 SOURCE ../layer.h:84 VARIABLE tmp LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U2227 SOURCE ../layer.h:84 VARIABLE tmp_2 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U2228 SOURCE ../layer.h:84 VARIABLE tmp_3 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U2229 SOURCE ../layer.h:84 VARIABLE tmp_4 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U2230 SOURCE ../layer.h:84 VARIABLE tmp_5 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U2231 SOURCE ../layer.h:84 VARIABLE tmp_6 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U2232 SOURCE ../layer.h:84 VARIABLE tmp_7 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U2233 SOURCE ../layer.h:84 VARIABLE tmp_8 LOOP VITIS_LOOP_81_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_64_8_Pipeline_VITIS_LOOP_266_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln266_fu_86_p2 SOURCE ../layer.h:266 VARIABLE icmp_ln266 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_34_fu_92_p2 SOURCE ../layer.h:266 VARIABLE i_34 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln268_fu_119_p2 SOURCE ../layer.h:268 VARIABLE lshr_ln268 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_64_8_Pipeline_VITIS_LOOP_22_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln22_fu_89_p2 SOURCE ../activation.cpp:22 VARIABLE icmp_ln22 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_36_fu_95_p2 SOURCE ../activation.cpp:22 VARIABLE i_36 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln23_fu_129_p2 SOURCE ../activation.cpp:23 VARIABLE icmp_ln23 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln23_3_fu_135_p2 SOURCE ../activation.cpp:23 VARIABLE icmp_ln23_3 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln23_fu_141_p2 SOURCE ../activation.cpp:23 VARIABLE or_ln23 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln23_fu_145_p2 SOURCE ../activation.cpp:23 VARIABLE and_ln23 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_64_8_Pipeline_VITIS_LOOP_284_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_79_p2 SOURCE ../layer.h:284 VARIABLE icmp_ln284 LOOP VITIS_LOOP_284_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln284_fu_85_p2 SOURCE ../layer.h:284 VARIABLE add_ln284 LOOP VITIS_LOOP_284_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} backProp_64_64_8_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME mid_0_U SOURCE ../layer.h:264 VARIABLE mid_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME net_0_U SOURCE ../layer.h:265 VARIABLE net_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME d_activation_0_U SOURCE ../layer.h:274 VARIABLE d_activation_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 896 BRAM 10 URAM 0}} accelerator_Pipeline_VITIS_LOOP_40_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_139_p2 SOURCE ../layer.h:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_41_fu_145_p2 SOURCE ../layer.h:40 VARIABLE i_41 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U3401 SOURCE ../layer.h:42 VARIABLE tmp LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_364_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_370_p2 SOURCE ../layer.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_382_p2 SOURCE ../layer.h:81 VARIABLE i LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln82_fu_388_p2 SOURCE ../layer.h:82 VARIABLE icmp_ln82 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_394_p3 SOURCE ../layer.h:81 VARIABLE select_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_4_fu_402_p3 SOURCE ../layer.h:81 VARIABLE select_ln81_4 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_21_4_64_1_1_U3413 SOURCE ../layer.h:81 VARIABLE tmp LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U3414 SOURCE ../layer.h:84 VARIABLE tmp_9 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_419_p2 SOURCE ../layer.h:82 VARIABLE j LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_Pipeline_VITIS_LOOP_323_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln323_fu_375_p2 SOURCE ../layer.h:323 VARIABLE icmp_ln323 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_517_p2 SOURCE ../layer.h:323 VARIABLE add_ln323 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln327_fu_536_p2 SOURCE ../layer.h:327 VARIABLE lshr_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_21_4_64_1_1_U3460 SOURCE ../layer.h:327 VARIABLE tmp_s LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln327_fu_555_p2 SOURCE ../layer.h:327 VARIABLE shl_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln327_1_fu_600_p2 SOURCE ../layer.h:327 VARIABLE shl_ln327_1 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln327_fu_605_p2 SOURCE ../layer.h:327 VARIABLE xor_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_fu_610_p2 SOURCE ../layer.h:327 VARIABLE and_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln327_fu_615_p2 SOURCE ../layer.h:327 VARIABLE or_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_Pipeline_VITIS_LOOP_40_14 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_139_p2 SOURCE ../layer.h:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_40_fu_145_p2 SOURCE ../layer.h:40 VARIABLE i_40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U3482 SOURCE ../layer.h:42 VARIABLE tmp_s LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_193_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_199_p2 SOURCE ../layer.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_211_p2 SOURCE ../layer.h:81 VARIABLE i LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln82_fu_217_p2 SOURCE ../layer.h:82 VARIABLE icmp_ln82 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_223_p3 SOURCE ../layer.h:81 VARIABLE select_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_1_fu_231_p3 SOURCE ../layer.h:81 VARIABLE select_ln81_1 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U3494 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56} VARIABLE tmp LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_311_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56} VARIABLE add_ln56 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U3493 SOURCE ../layer.h:84 VARIABLE mul LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U3492 SOURCE ../layer.h:84 VARIABLE add LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_248_p2 SOURCE ../layer.h:82 VARIABLE j LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 14 BRAM 0 URAM 0}} accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln323_fu_259_p2 SOURCE ../layer.h:323 VARIABLE icmp_ln323 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_265_p2 SOURCE ../layer.h:323 VARIABLE add_ln323 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_1_fu_277_p2 SOURCE ../layer.h:323 VARIABLE add_ln323_1 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln324_fu_283_p2 SOURCE ../layer.h:324 VARIABLE icmp_ln324 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln323_fu_289_p3 SOURCE ../layer.h:323 VARIABLE select_ln323 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln323_1_fu_428_p3 SOURCE ../layer.h:323 VARIABLE select_ln323_1 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln323_2_fu_297_p3 SOURCE ../layer.h:323 VARIABLE select_ln323_2 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_321_p2 SOURCE {C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56} VARIABLE add_ln56 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln325_fu_412_p2 SOURCE ../layer.h:325 VARIABLE lshr_ln325 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln325_fu_473_p2 SOURCE ../layer.h:325 VARIABLE shl_ln325 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln325_1_fu_482_p2 SOURCE ../layer.h:325 VARIABLE shl_ln325_1 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln325_fu_487_p2 SOURCE ../layer.h:325 VARIABLE xor_ln325 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln325_fu_493_p2 SOURCE ../layer.h:325 VARIABLE and_ln325 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln325_fu_498_p2 SOURCE ../layer.h:325 VARIABLE or_ln325 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_336_p2 SOURCE ../layer.h:324 VARIABLE add_ln324 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln327_fu_450_p2 SOURCE ../layer.h:327 VARIABLE lshr_ln327 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U3517 SOURCE ../layer.h:327 VARIABLE tmp_3 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln327_fu_504_p2 SOURCE ../layer.h:327 VARIABLE shl_ln327 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln327_1_fu_522_p2 SOURCE ../layer.h:327 VARIABLE shl_ln327_1 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln327_fu_527_p2 SOURCE ../layer.h:327 VARIABLE xor_ln327 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_fu_532_p2 SOURCE ../layer.h:327 VARIABLE and_ln327 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln327_fu_537_p2 SOURCE ../layer.h:327 VARIABLE or_ln327 LOOP VITIS_LOOP_323_1_VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_Pipeline_VITIS_LOOP_40_15 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_699_p2 SOURCE ../layer.h:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_39_fu_705_p2 SOURCE ../layer.h:40 VARIABLE i_39 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U3531 SOURCE ../layer.h:42 VARIABLE tmp_s LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_1586_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_1592_p2 SOURCE ../layer.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_1604_p2 SOURCE ../layer.h:81 VARIABLE i LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln82_fu_1610_p2 SOURCE ../layer.h:82 VARIABLE icmp_ln82 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_1616_p3 SOURCE ../layer.h:81 VARIABLE select_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_2_fu_1624_p3 SOURCE ../layer.h:81 VARIABLE select_ln81_2 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U3599 SOURCE ../layer.h:81 VARIABLE tmp LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U3600 SOURCE ../layer.h:84 VARIABLE tmp_1 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_1645_p2 SOURCE ../layer.h:82 VARIABLE j LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_Pipeline_VITIS_LOOP_323_16 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln323_fu_1509_p2 SOURCE ../layer.h:323 VARIABLE icmp_ln323 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_1515_p2 SOURCE ../layer.h:323 VARIABLE add_ln323 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln327_fu_2295_p2 SOURCE ../layer.h:327 VARIABLE lshr_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_64_1_1_U3771 SOURCE ../layer.h:327 VARIABLE tmp_s LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln327_fu_1647_p2 SOURCE ../layer.h:327 VARIABLE shl_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln327_3_fu_2535_p2 SOURCE ../layer.h:327 VARIABLE shl_ln327_3 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln327_fu_2540_p2 SOURCE ../layer.h:327 VARIABLE xor_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_fu_2545_p2 SOURCE ../layer.h:327 VARIABLE and_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln327_fu_2550_p2 SOURCE ../layer.h:327 VARIABLE or_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_Pipeline_VITIS_LOOP_40_17 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_699_p2 SOURCE ../layer.h:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_38_fu_705_p2 SOURCE ../layer.h:40 VARIABLE i_38 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U3847 SOURCE ../layer.h:42 VARIABLE tmp_s LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_1450_p2 SOURCE ../layer.h:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_1456_p2 SOURCE ../layer.h:81 VARIABLE add_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_1468_p2 SOURCE ../layer.h:81 VARIABLE i LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln82_fu_1474_p2 SOURCE ../layer.h:82 VARIABLE icmp_ln82 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_1480_p3 SOURCE ../layer.h:81 VARIABLE select_ln81 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_3_fu_1488_p3 SOURCE ../layer.h:81 VARIABLE select_ln81_3 LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_129_6_64_1_1_U3915 SOURCE ../layer.h:84 VARIABLE tmp LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_1510_p2 SOURCE ../layer.h:82 VARIABLE j LOOP VITIS_LOOP_81_1_VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_Pipeline_VITIS_LOOP_323_18 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln323_fu_1438_p2 SOURCE ../layer.h:323 VARIABLE icmp_ln323 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_1444_p2 SOURCE ../layer.h:323 VARIABLE add_ln323 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln327_fu_2397_p2 SOURCE ../layer.h:327 VARIABLE lshr_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln327_fu_2447_p2 SOURCE ../layer.h:327 VARIABLE shl_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln327_2_fu_2784_p2 SOURCE ../layer.h:327 VARIABLE shl_ln327_2 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln327_fu_2789_p2 SOURCE ../layer.h:327 VARIABLE xor_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_fu_2794_p2 SOURCE ../layer.h:327 VARIABLE and_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln327_fu_2799_p2 SOURCE ../layer.h:327 VARIABLE or_ln327 LOOP VITIS_LOOP_323_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4165 SOURCE ../layer.h:314 VARIABLE input_T_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 SOURCE ../layer.h:315 VARIABLE update_temp_mat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_1_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4167 SOURCE ../layer.h:315 VARIABLE update_temp_mat_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 SOURCE ../layer.h:315 VARIABLE update_temp_mat_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_4_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 SOURCE ../layer.h:315 VARIABLE update_temp_mat_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4168 SOURCE ../layer.h:315 VARIABLE update_temp_mat_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4164 SOURCE ../layer.h:315 VARIABLE update_temp_mat_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 SOURCE ../layer.h:315 VARIABLE update_temp_mat_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_9_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4169 SOURCE ../layer.h:315 VARIABLE update_temp_mat_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4146 SOURCE ../layer.h:315 VARIABLE update_temp_mat_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_12_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4167 SOURCE ../layer.h:315 VARIABLE update_temp_mat_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4170 SOURCE ../layer.h:315 VARIABLE update_temp_mat_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4147 SOURCE ../layer.h:315 VARIABLE update_temp_mat_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_16_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4172 SOURCE ../layer.h:315 VARIABLE update_temp_mat_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4171 SOURCE ../layer.h:315 VARIABLE update_temp_mat_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4164 SOURCE ../layer.h:315 VARIABLE update_temp_mat_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4168 SOURCE ../layer.h:315 VARIABLE update_temp_mat_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4164 SOURCE ../layer.h:315 VARIABLE update_temp_mat_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 SOURCE ../layer.h:315 VARIABLE update_temp_mat_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_23_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_24_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_25_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_26_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4169 SOURCE ../layer.h:315 VARIABLE update_temp_mat_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4165 SOURCE ../layer.h:315 VARIABLE update_temp_mat_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 SOURCE ../layer.h:315 VARIABLE update_temp_mat_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_30_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_31_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_32_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_33_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4170 SOURCE ../layer.h:315 VARIABLE update_temp_mat_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4164 SOURCE ../layer.h:315 VARIABLE update_temp_mat_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 SOURCE ../layer.h:315 VARIABLE update_temp_mat_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_37_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_38_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_39_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_40_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4171 SOURCE ../layer.h:315 VARIABLE update_temp_mat_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4165 SOURCE ../layer.h:315 VARIABLE update_temp_mat_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 SOURCE ../layer.h:315 VARIABLE update_temp_mat_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4164 SOURCE ../layer.h:315 VARIABLE update_temp_mat_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 SOURCE ../layer.h:315 VARIABLE update_temp_mat_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_46_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_47_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_48_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4166 SOURCE ../layer.h:315 VARIABLE update_temp_mat_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4166 SOURCE ../layer.h:315 VARIABLE update_temp_mat_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4165 SOURCE ../layer.h:315 VARIABLE update_temp_mat_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 SOURCE ../layer.h:315 VARIABLE update_temp_mat_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4166 SOURCE ../layer.h:315 VARIABLE update_temp_mat_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 SOURCE ../layer.h:315 VARIABLE update_temp_mat_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_55_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4165 SOURCE ../layer.h:315 VARIABLE update_temp_mat_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4166 SOURCE ../layer.h:315 VARIABLE update_temp_mat_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4166 SOURCE ../layer.h:315 VARIABLE update_temp_mat_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4143 SOURCE ../layer.h:315 VARIABLE update_temp_mat_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4164 SOURCE ../layer.h:315 VARIABLE update_temp_mat_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4166 SOURCE ../layer.h:315 VARIABLE update_temp_mat_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 SOURCE ../layer.h:315 VARIABLE update_temp_mat_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_63_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_T_0_1_U SOURCE ../layer.h:314 VARIABLE input_T_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4167 SOURCE ../layer.h:315 VARIABLE update_temp_mat_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 SOURCE ../layer.h:315 VARIABLE update_temp_mat_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4165 SOURCE ../layer.h:315 VARIABLE update_temp_mat_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 SOURCE ../layer.h:315 VARIABLE update_temp_mat_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4166 SOURCE ../layer.h:315 VARIABLE update_temp_mat_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 SOURCE ../layer.h:315 VARIABLE update_temp_mat_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_70_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4168 SOURCE ../layer.h:315 VARIABLE update_temp_mat_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4166 SOURCE ../layer.h:315 VARIABLE update_temp_mat_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4166 SOURCE ../layer.h:315 VARIABLE update_temp_mat_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4143 SOURCE ../layer.h:315 VARIABLE update_temp_mat_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_75_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4166 SOURCE ../layer.h:315 VARIABLE update_temp_mat_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 SOURCE ../layer.h:315 VARIABLE update_temp_mat_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4169 SOURCE ../layer.h:315 VARIABLE update_temp_mat_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4146 SOURCE ../layer.h:315 VARIABLE update_temp_mat_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4167 SOURCE ../layer.h:315 VARIABLE update_temp_mat_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4144 SOURCE ../layer.h:315 VARIABLE update_temp_mat_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_82_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_83_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_84_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4170 SOURCE ../layer.h:315 VARIABLE update_temp_mat_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4147 SOURCE ../layer.h:315 VARIABLE update_temp_mat_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4168 SOURCE ../layer.h:315 VARIABLE update_temp_mat_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4145 SOURCE ../layer.h:315 VARIABLE update_temp_mat_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_89_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_90_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_91_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4171 SOURCE ../layer.h:315 VARIABLE update_temp_mat_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4148 SOURCE ../layer.h:315 VARIABLE update_temp_mat_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4169 SOURCE ../layer.h:315 VARIABLE update_temp_mat_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4146 SOURCE ../layer.h:315 VARIABLE update_temp_mat_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_96_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_97_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_98_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4172 SOURCE ../layer.h:315 VARIABLE update_temp_mat_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4149 SOURCE ../layer.h:315 VARIABLE update_temp_mat_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4170 SOURCE ../layer.h:315 VARIABLE update_temp_mat_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4230 SOURCE ../layer.h:315 VARIABLE update_temp_mat_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_103_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_104_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4167 SOURCE ../layer.h:315 VARIABLE update_temp_mat_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4231 SOURCE ../layer.h:315 VARIABLE update_temp_mat_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4150 SOURCE ../layer.h:315 VARIABLE update_temp_mat_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4171 SOURCE ../layer.h:315 VARIABLE update_temp_mat_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4168 SOURCE ../layer.h:315 VARIABLE update_temp_mat_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4232 SOURCE ../layer.h:315 VARIABLE update_temp_mat_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_111_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_112_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4174 SOURCE ../layer.h:315 VARIABLE update_temp_mat_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4233 SOURCE ../layer.h:315 VARIABLE update_temp_mat_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4172 SOURCE ../layer.h:315 VARIABLE update_temp_mat_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4149 SOURCE ../layer.h:315 VARIABLE update_temp_mat_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4170 SOURCE ../layer.h:315 VARIABLE update_temp_mat_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4234 SOURCE ../layer.h:315 VARIABLE update_temp_mat_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_119_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4164 SOURCE ../layer.h:315 VARIABLE update_temp_mat_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4171 SOURCE ../layer.h:315 VARIABLE update_temp_mat_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4235 SOURCE ../layer.h:315 VARIABLE update_temp_mat_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4150 SOURCE ../layer.h:315 VARIABLE update_temp_mat_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_124_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4173 SOURCE ../layer.h:315 VARIABLE update_temp_mat_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4236 SOURCE ../layer.h:315 VARIABLE update_temp_mat_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4165 SOURCE ../layer.h:315 VARIABLE update_temp_mat_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4142 SOURCE ../layer.h:314 VARIABLE input_T_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4174 SOURCE ../layer.h:315 VARIABLE update_temp_mat_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4237 SOURCE ../layer.h:314 VARIABLE input_T_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 8 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_129_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME update_temp_mat_130_U SOURCE ../layer.h:315 VARIABLE update_temp_mat_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4174 SOURCE ../layer.h:315 VARIABLE update_temp_mat_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4238 SOURCE ../layer.h:315 VARIABLE update_temp_mat_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4143 SOURCE ../layer.h:315 VARIABLE update_temp_mat_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4164 SOURCE ../layer.h:315 VARIABLE update_temp_mat_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4175 SOURCE ../layer.h:315 VARIABLE update_temp_mat_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4239 SOURCE ../layer.h:315 VARIABLE update_temp_mat_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U4140 SOURCE ../accelerator.cpp:48 VARIABLE result_l3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 10 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME d_l0_0_U SOURCE ../accelerator.cpp:83 VARIABLE d_l0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 64 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U4215 SOURCE ../accelerator.cpp:36 VARIABLE icmp_ln36 LOOP VITIS_LOOP_36_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME epoch_fu_4348_p2 SOURCE ../accelerator.cpp:36 VARIABLE epoch LOOP VITIS_LOOP_36_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4153 SOURCE ../accelerator.cpp:38 VARIABLE icmp_ln38 LOOP VITIS_LOOP_38_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_4360_p2 SOURCE ../accelerator.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE ram PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U4155 SOURCE ../accelerator.cpp:41 VARIABLE input_r_load LOOP VITIS_LOOP_38_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ram} VISIBLE false}} AREA {DSP 2756 BRAM 290 URAM 0}} matmul_64ul_64ul_1ul_s {AREA {DSP 896 BRAM 0 URAM 0}} relu_64_s {AREA {DSP 0 BRAM 0 URAM 0}} softmax_10_s {AREA {DSP 26 BRAM 0 URAM 0}} matmul_64ul_8ul_1ul_s {AREA {DSP 0 BRAM 0 URAM 0}} matmul_10ul_1ul_8ul_s {AREA {DSP 0 BRAM 0 URAM 0}} matmul_8ul_1ul_8ul_s {AREA {DSP 14 BRAM 0 URAM 0}} matmul_8ul_1ul_64ul_s {AREA {DSP 0 BRAM 0 URAM 0}} matmul_64ul_1ul_64ul_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (2):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../layer.h:315:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../layer.h:315:55 msg_body {array_partition dim=2 type=complete  variable=update_temp_mat.i62 1 accelerator ../layer.h:315:55 update_temp_mat.i62}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../layer.h:315:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../layer.h:315:55 msg_body {array_partition dim=2 type=complete  variable=update_temp_mat.i98 1 accelerator ../layer.h:315:55 update_temp_mat.i98}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 8.472 seconds; current allocated memory: 1.238 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
Execute       syn_report -model accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.24 MHz
Command     autosyn done; 145 sec.
Command   csynth_design done; 313.022 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.403 sec.
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 12:19:04 -0500 2025
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.313 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.497 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.53 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Command     add_files done; 1.177 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
Command       create_platform done; 0.199 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.369 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.679 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=accelerator xml_exists=0
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to accelerator
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=130 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='accelerator_dadd_64ns_64ns_64_5_full_dsp_1
accelerator_dmul_64ns_64ns_64_6_max_dsp_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_forwardPropagation_64_64_s_mid_0_RAM_AUTO_1R1W
accelerator_forwardPropagation_64_64_s_net_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_dexp_64ns_64ns_64_15_full_dsp_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_ddiv_64ns_64ns_64_22_no_dsp_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_forwardPropagation_8_10_s_softmax_input_RAM_AUTO_1R1W
accelerator_forwardPropagation_8_10_s_transposed_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_sparsemux_17_3_64_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_backProp_64_8_8_s_w_l_plus1_T_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_sparsemux_129_6_64_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_backProp_64_64_8_s_mid_0_RAM_AUTO_1R1W
accelerator_backProp_64_64_8_s_d_activation_0_RAM_AUTO_1R1W
accelerator_flow_control_loop_pipe_sequential_init
accelerator_sparsemux_21_4_64_1_1
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1
accelerator_dcmp_64ns_64ns_1_2_no_dsp_1
accelerator_sitodp_32ns_64_4_no_dsp_1
accelerator_input_T_0_RAM_AUTO_1R1W
accelerator_update_temp_mat_RAM_AUTO_1R1W
accelerator_input_T_0_2_RAM_AUTO_1R1W
accelerator_result_l3_0_RAM_AUTO_1R1W
matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1
matmul_64ul_64ul_1ul_s
forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1
relu_64_Pipeline_VITIS_LOOP_13_1
relu_64_s
forwardPropagation_64_64_s
forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1
forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1
forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1
forwardPropagation_64_8_s
forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1
forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1
forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1
forwardPropagation_8_8_s
forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1
forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1
forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4
softmax_10_Pipeline_1
softmax_10_Pipeline_VITIS_LOOP_89_1
softmax_10_Pipeline_VITIS_LOOP_114_3
softmax_10_s
forwardPropagation_8_10_s
accelerator_Pipeline_VITIS_LOOP_67_3
backProp_8_8_10_Pipeline_VITIS_LOOP_40_1
backProp_8_8_10_Pipeline_VITIS_LOOP_81_1
backProp_8_8_10_Pipeline_VITIS_LOOP_81_12
backProp_8_8_10_Pipeline_VITIS_LOOP_266_1
backProp_8_8_10_Pipeline_VITIS_LOOP_22_1
backProp_8_8_10_Pipeline_VITIS_LOOP_284_3
backProp_8_8_10_s
backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2
backProp_64_8_8_Pipeline_VITIS_LOOP_81_1
backProp_64_8_8_Pipeline_VITIS_LOOP_81_13
backProp_64_8_8_Pipeline_VITIS_LOOP_266_1
backProp_64_8_8_Pipeline_VITIS_LOOP_22_1
backProp_64_8_8_Pipeline_VITIS_LOOP_284_3
backProp_64_8_8_s
backProp_64_64_8_Pipeline_VITIS_LOOP_40_1
matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1
matmul_64ul_8ul_1ul_s
backProp_64_64_8_Pipeline_VITIS_LOOP_266_1
backProp_64_64_8_Pipeline_VITIS_LOOP_22_1
backProp_64_64_8_Pipeline_VITIS_LOOP_284_3
backProp_64_64_8_s
accelerator_Pipeline_VITIS_LOOP_40_1
matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_10ul_1ul_8ul_s
accelerator_Pipeline_VITIS_LOOP_323_1
accelerator_Pipeline_VITIS_LOOP_40_14
matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_8ul_1ul_8ul_s
accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2
accelerator_Pipeline_VITIS_LOOP_40_15
matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_8ul_1ul_64ul_s
accelerator_Pipeline_VITIS_LOOP_323_16
accelerator_Pipeline_VITIS_LOOP_40_17
matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
matmul_64ul_1ul_64ul_s
accelerator_Pipeline_VITIS_LOOP_323_18
accelerator
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.compgen.dataonly.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_64ul_1ul_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_Pipeline_VITIS_LOOP_161_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_Pipeline_VITIS_LOOP_13_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/relu_64_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_64_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_161_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_Pipeline_VITIS_LOOP_13_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_64_8_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_8_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_161_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_Pipeline_VITIS_LOOP_180_4.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_89_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_Pipeline_VITIS_LOOP_114_3.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/softmax_10_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/forwardPropagation_8_10_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_67_3.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_81_12.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_266_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_22_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_Pipeline_VITIS_LOOP_284_3.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_8_8_10_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_81_13.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_266_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_22_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_Pipeline_VITIS_LOOP_284_3.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_8_8_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_Pipeline_VITIS_LOOP_81_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_8ul_1ul_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_266_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_22_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_Pipeline_VITIS_LOOP_284_3.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/backProp_64_64_8_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_10ul_1ul_8ul_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_14.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_8ul_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_15.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_8ul_1ul_64ul_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_16.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_40_17.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/matmul_64ul_1ul_64ul_s.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator_Pipeline_VITIS_LOOP_323_18.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.constraint.tcl 
Execute     sc_get_clocks accelerator 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_dexp_64ns_64ns_64_15_full_dsp_1_ip.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/misc/accelerator_sitodp_32ns_64_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.constraint.tcl 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s accelerator/accelerator.zip 
INFO: [HLS 200-802] Generated output file accelerator/accelerator.zip
Command   export_design done; 84.251 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:06:41 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Command     send_msg_by_id done; 1.886 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.248 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.204 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.542 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.595 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.4 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:09:03 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Command     send_msg_by_id done; 1.757 sec.
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.224 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.39 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.282 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 3.568 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:11:01 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Command     add_files done; 1.822 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.138 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.313 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.249 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 3.638 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:11:55 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Command     send_msg_by_id done; 1.74 sec.
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.176 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.329 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.204 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.677 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:17:30 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Command     send_msg_by_id done; 1.697 sec.
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.195 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.353 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.188 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.887 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:33:28 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Command     send_msg_by_id done; 1.693 sec.
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.169 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.102 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.352 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.177 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.893 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:35:23 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Command     send_msg_by_id done; 1.778 sec.
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.141 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.298 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.206 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.713 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:35:59 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Command     send_msg_by_id done; 1.662 sec.
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.147 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.301 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.091 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.72 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:40:43 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Command     send_msg_by_id done; 1.606 sec.
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.124 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.28 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.011 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.848 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:42:02 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Command     add_files done; 1.839 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.185 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.35 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.329 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 11.645 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls opened at Fri Mar 21 14:43:33 -0500 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(8)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(9)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/accelerator.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(10)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(11)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/activations.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(12)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(13)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/error.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(14)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(15)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/layer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(16)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(17)
Execute     add_files C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/utils.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(20)
Execute     add_files -tb C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(21)
Command     send_msg_by_id done; 1.718 sec.
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_features.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_features.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(22)
Execute     add_files -tb C:\Users\Dawso\GIM_Diabetes\digits_vectorized_fixed\digits_labels.csv 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/digits_labels.csv' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 2.128 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.292 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 4.145 sec.
Execute   apply_ini C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.67 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
