/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:50 2024 GMT

Top-level Name:
	dpram_16x2048

Clocks: 2
	clock0 400.000
	clock1 400.000

I/Os: 13
	11 addr_a Input SDR clock0
	11 addr_b Input SDR clock1
	1 clock0 Input Clock clock0
	1 clock1 Input Clock clock1
	0 id Input SDR clock0
	1 rce_a Input SDR clock0
	1 rce_b Input SDR clock1
	16 rq_a Output SDR clock0
	16 rq_b Output SDR clock1
	1 wce_a Input SDR clock0
	1 wce_b Input SDR clock1
	16 wd_a Input SDR clock0
	16 wd_b Input SDR clock1

LUTs: 38
	clock0 Typical : 19
	clock1 Typical : 19

FFs: 34
	clock0 : 17
	clock1 : 17

BRAMs: 1
	36k TDP : clock1 clock0 : 36 36 : .5 .5 : .5 .5 : 1

INFO: PWR: Created /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

