

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 15:07:32 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           4097
LUT:          19972
FF:           15095
DSP:             12
BRAM:           212
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.736
CP achieved post-implementation:    3.896
Timing not met
