Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,52
design__inferred_latch__count,0
design__instance__count,8675
design__instance__area,53521.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,149
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0014204798499122262
power__switching__total,0.0015408591134473681
power__leakage__total,5.524467283635204E-8
power__total,0.0029613941442221403
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.45042512661261286
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.9504250988570365
timing__hold__ws__corner:nom_tt_025C_1v80,0.2991736942860927
timing__setup__ws__corner:nom_tt_025C_1v80,58.402763389595364
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.299174
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,87.598480
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,149
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.066074037000848
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.5660740925120007
timing__hold__ws__corner:nom_ss_100C_1v60,0.8605338907245194
timing__setup__ws__corner:nom_ss_100C_1v60,57.199100408462165
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.860534
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,76.194115
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,149
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.32518819113466907
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.7096010646595018
timing__hold__ws__corner:nom_ff_n40C_1v95,0.107952372319075
timing__setup__ws__corner:nom_ff_n40C_1v95,58.86716702939504
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107952
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,92.104912
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,149
design__max_cap_violation__count,0
clock__skew__worst_hold,1.087034937276283
clock__skew__worst_setup,0.7010983103626333
timing__hold__ws,0.10422624169844588
timing__setup__ws,57.16403867617447
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104226
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,75.886879
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 160.0 650.0
design__core__bbox,5.52 10.88 154.1 636.48
flow__warnings__count,1
flow__errors__count,0
design__io,107
design__die__area,104000
design__core__area,92951.6
design__instance__count__stdcell,8675
design__instance__area__stdcell,53521.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.575798
design__instance__utilization__stdcell,0.575798
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,4967932
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,113307
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,171
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,5635
route__net__special,2
route__drc_errors__iter:1,3245
route__wirelength__iter:1,132679
route__drc_errors__iter:2,1305
route__wirelength__iter:2,130943
route__drc_errors__iter:3,1044
route__wirelength__iter:3,130538
route__drc_errors__iter:4,201
route__wirelength__iter:4,130358
route__drc_errors__iter:5,5
route__wirelength__iter:5,130355
route__drc_errors__iter:6,0
route__wirelength__iter:6,130353
route__drc_errors,0
route__wirelength,130353
route__vias,41519
route__vias__singlecut,41519
route__vias__multicut,0
design__disconnected_pin__count,31
design__critical_disconnected_pin__count,0
route__wirelength__max,607.66
timing__unannotated_net__count__corner:nom_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,149
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.4383352971328823
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.9383353248884586
timing__hold__ws__corner:min_tt_025C_1v80,0.29761127737934956
timing__setup__ws__corner:min_tt_025C_1v80,58.43465254847817
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.297611
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,87.752319
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,149
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.0441920956781348
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.5441921511892875
timing__hold__ws__corner:min_ss_100C_1v60,0.8547205407585643
timing__setup__ws__corner:min_ss_100C_1v60,57.25184044451555
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.854721
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,76.459915
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,149
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3180203690403643
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.7010983103626333
timing__hold__ws__corner:min_ff_n40C_1v95,0.10877388186938027
timing__setup__ws__corner:min_ff_n40C_1v95,58.88982623787928
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108774
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,92.208687
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,149
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.4651729966219243
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.965172968866348
timing__hold__ws__corner:max_tt_025C_1v80,0.30131809011880384
timing__setup__ws__corner:max_tt_025C_1v80,58.37662252160744
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.301318
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,87.429886
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,149
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.087034937276283
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.5870349927874359
timing__hold__ws__corner:max_ss_100C_1v60,0.8661946960425766
timing__setup__ws__corner:max_ss_100C_1v60,57.16403867617447
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.866195
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,75.886879
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,149
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.33630801873035115
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.7212493029186987
timing__hold__ws__corner:max_ff_n40C_1v95,0.10422624169844588
timing__setup__ws__corner:max_ff_n40C_1v95,58.8482630393755
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.104226
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,91.994698
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,96
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79879
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79986
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0012118
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.00126425
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000134251
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.00126425
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00013899999999999999053361399159456368579412810504436492919921875
ir__drop__worst,0.00120999999999999992110477631257481334614567458629608154296875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
