Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 08 08:23:16 2020
| Host         : PC-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: alarm/alarmFlag_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu_db/q_reg_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu_db/q_reg_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu_db/q_reg_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu_db/q_reg_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu_db/q_reg_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu_db/q_reg_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu_db/q_reg_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu_db/q_reg_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu_db/q_reg_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnu_db/q_reg_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.237        0.000                      0                  461        0.133        0.000                      0                  461        4.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.237        0.000                      0                  461        0.133        0.000                      0                  461        4.500        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 clock/tcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/minutesOut_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.076ns (20.141%)  route 4.266ns (79.859%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.628     5.231    clock/CLK
    SLICE_X9Y76          FDRE                                         r  clock/tcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 f  clock/tcount_reg[25]/Q
                         net (fo=3, routed)           1.218     6.904    clock/tcount_reg[25]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.028 f  clock/hours[4]_i_16/O
                         net (fo=1, routed)           0.162     7.190    clock/hours[4]_i_16_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.314 f  clock/hours[4]_i_15/O
                         net (fo=2, routed)           0.526     7.840    clock/hours[4]_i_15_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.964 f  clock/hours[4]_i_11/O
                         net (fo=2, routed)           0.624     8.588    clock/hours[4]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  clock/hours[4]_i_4/O
                         net (fo=18, routed)          1.092     9.804    clock/songFlag_reg_1
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  clock/minutesOut[0][3]_i_1/O
                         net (fo=4, routed)           0.645    10.573    clock/minutesOut[0][3]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  clock/minutesOut_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.593    15.016    clock/CLK
    SLICE_X3Y71          FDRE                                         r  clock/minutesOut_reg[0][1]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.810    clock/minutesOut_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 clock/tcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/minutesOut_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.076ns (20.141%)  route 4.266ns (79.859%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.628     5.231    clock/CLK
    SLICE_X9Y76          FDRE                                         r  clock/tcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 f  clock/tcount_reg[25]/Q
                         net (fo=3, routed)           1.218     6.904    clock/tcount_reg[25]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.028 f  clock/hours[4]_i_16/O
                         net (fo=1, routed)           0.162     7.190    clock/hours[4]_i_16_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.314 f  clock/hours[4]_i_15/O
                         net (fo=2, routed)           0.526     7.840    clock/hours[4]_i_15_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.964 f  clock/hours[4]_i_11/O
                         net (fo=2, routed)           0.624     8.588    clock/hours[4]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  clock/hours[4]_i_4/O
                         net (fo=18, routed)          1.092     9.804    clock/songFlag_reg_1
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  clock/minutesOut[0][3]_i_1/O
                         net (fo=4, routed)           0.645    10.573    clock/minutesOut[0][3]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  clock/minutesOut_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.593    15.016    clock/CLK
    SLICE_X3Y71          FDRE                                         r  clock/minutesOut_reg[0][3]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.810    clock/minutesOut_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 clock/tcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/minutesOut_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.076ns (20.719%)  route 4.117ns (79.281%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.628     5.231    clock/CLK
    SLICE_X9Y76          FDRE                                         r  clock/tcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 f  clock/tcount_reg[25]/Q
                         net (fo=3, routed)           1.218     6.904    clock/tcount_reg[25]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.028 f  clock/hours[4]_i_16/O
                         net (fo=1, routed)           0.162     7.190    clock/hours[4]_i_16_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.314 f  clock/hours[4]_i_15/O
                         net (fo=2, routed)           0.526     7.840    clock/hours[4]_i_15_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.964 f  clock/hours[4]_i_11/O
                         net (fo=2, routed)           0.624     8.588    clock/hours[4]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  clock/hours[4]_i_4/O
                         net (fo=18, routed)          1.092     9.804    clock/songFlag_reg_1
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  clock/minutesOut[0][3]_i_1/O
                         net (fo=4, routed)           0.495    10.424    clock/minutesOut[0][3]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  clock/minutesOut_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.591    15.014    clock/CLK
    SLICE_X2Y72          FDRE                                         r  clock/minutesOut_reg[0][0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524    14.713    clock/minutesOut_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 clock/tcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/minutesOut_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.076ns (20.719%)  route 4.117ns (79.281%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.628     5.231    clock/CLK
    SLICE_X9Y76          FDRE                                         r  clock/tcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 f  clock/tcount_reg[25]/Q
                         net (fo=3, routed)           1.218     6.904    clock/tcount_reg[25]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.028 f  clock/hours[4]_i_16/O
                         net (fo=1, routed)           0.162     7.190    clock/hours[4]_i_16_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.314 f  clock/hours[4]_i_15/O
                         net (fo=2, routed)           0.526     7.840    clock/hours[4]_i_15_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.964 f  clock/hours[4]_i_11/O
                         net (fo=2, routed)           0.624     8.588    clock/hours[4]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  clock/hours[4]_i_4/O
                         net (fo=18, routed)          1.092     9.804    clock/songFlag_reg_1
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.124     9.928 r  clock/minutesOut[0][3]_i_1/O
                         net (fo=4, routed)           0.495    10.424    clock/minutesOut[0][3]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  clock/minutesOut_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.591    15.014    clock/CLK
    SLICE_X2Y72          FDRE                                         r  clock/minutesOut_reg[0][2]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.524    14.713    clock/minutesOut_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 clock/tcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/seconds_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.102ns (20.819%)  route 4.191ns (79.181%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.628     5.231    clock/CLK
    SLICE_X9Y76          FDRE                                         r  clock/tcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 f  clock/tcount_reg[25]/Q
                         net (fo=3, routed)           1.218     6.904    clock/tcount_reg[25]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.028 f  clock/hours[4]_i_16/O
                         net (fo=1, routed)           0.162     7.190    clock/hours[4]_i_16_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.314 f  clock/hours[4]_i_15/O
                         net (fo=2, routed)           0.526     7.840    clock/hours[4]_i_15_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.964 f  clock/hours[4]_i_11/O
                         net (fo=2, routed)           0.624     8.588    clock/hours[4]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  clock/hours[4]_i_4/O
                         net (fo=18, routed)          1.093     9.805    btnc_db/tcount_reg[16]
    SLICE_X5Y74          LUT3 (Prop_lut3_I2_O)        0.150     9.955 r  btnc_db/seconds[5]_i_1/O
                         net (fo=9, routed)           0.569    10.524    clock/E[0]
    SLICE_X5Y75          FDRE                                         r  clock/seconds_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.586    15.009    clock/CLK
    SLICE_X5Y75          FDRE                                         r  clock/seconds_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X5Y75          FDRE (Setup_fdre_C_CE)      -0.407    14.825    clock/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 clock/tcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/seconds_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.102ns (20.819%)  route 4.191ns (79.181%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.628     5.231    clock/CLK
    SLICE_X9Y76          FDRE                                         r  clock/tcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 f  clock/tcount_reg[25]/Q
                         net (fo=3, routed)           1.218     6.904    clock/tcount_reg[25]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.028 f  clock/hours[4]_i_16/O
                         net (fo=1, routed)           0.162     7.190    clock/hours[4]_i_16_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.314 f  clock/hours[4]_i_15/O
                         net (fo=2, routed)           0.526     7.840    clock/hours[4]_i_15_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.964 f  clock/hours[4]_i_11/O
                         net (fo=2, routed)           0.624     8.588    clock/hours[4]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  clock/hours[4]_i_4/O
                         net (fo=18, routed)          1.093     9.805    btnc_db/tcount_reg[16]
    SLICE_X5Y74          LUT3 (Prop_lut3_I2_O)        0.150     9.955 r  btnc_db/seconds[5]_i_1/O
                         net (fo=9, routed)           0.569    10.524    clock/E[0]
    SLICE_X5Y75          FDRE                                         r  clock/seconds_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.586    15.009    clock/CLK
    SLICE_X5Y75          FDRE                                         r  clock/seconds_reg[5]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X5Y75          FDRE (Setup_fdre_C_CE)      -0.407    14.825    clock/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 clock/tcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/seconds_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.102ns (20.963%)  route 4.155ns (79.037%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.628     5.231    clock/CLK
    SLICE_X9Y76          FDRE                                         r  clock/tcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 f  clock/tcount_reg[25]/Q
                         net (fo=3, routed)           1.218     6.904    clock/tcount_reg[25]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.028 f  clock/hours[4]_i_16/O
                         net (fo=1, routed)           0.162     7.190    clock/hours[4]_i_16_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.314 f  clock/hours[4]_i_15/O
                         net (fo=2, routed)           0.526     7.840    clock/hours[4]_i_15_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.964 f  clock/hours[4]_i_11/O
                         net (fo=2, routed)           0.624     8.588    clock/hours[4]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  clock/hours[4]_i_4/O
                         net (fo=18, routed)          1.093     9.805    btnc_db/tcount_reg[16]
    SLICE_X5Y74          LUT3 (Prop_lut3_I2_O)        0.150     9.955 r  btnc_db/seconds[5]_i_1/O
                         net (fo=9, routed)           0.532    10.487    clock/E[0]
    SLICE_X7Y76          FDRE                                         r  clock/seconds_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.588    15.011    clock/CLK
    SLICE_X7Y76          FDRE                                         r  clock/seconds_reg[2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y76          FDRE (Setup_fdre_C_CE)      -0.407    14.827    clock/seconds_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 clock/tcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/secondsOut_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.102ns (20.873%)  route 4.178ns (79.127%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.628     5.231    clock/CLK
    SLICE_X9Y76          FDRE                                         r  clock/tcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 f  clock/tcount_reg[25]/Q
                         net (fo=3, routed)           1.218     6.904    clock/tcount_reg[25]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.028 f  clock/hours[4]_i_16/O
                         net (fo=1, routed)           0.162     7.190    clock/hours[4]_i_16_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.314 f  clock/hours[4]_i_15/O
                         net (fo=2, routed)           0.526     7.840    clock/hours[4]_i_15_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.964 f  clock/hours[4]_i_11/O
                         net (fo=2, routed)           0.624     8.588    clock/hours[4]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  clock/hours[4]_i_4/O
                         net (fo=18, routed)          1.093     9.805    btnc_db/tcount_reg[16]
    SLICE_X5Y74          LUT3 (Prop_lut3_I2_O)        0.150     9.955 r  btnc_db/seconds[5]_i_1/O
                         net (fo=9, routed)           0.555    10.510    clock/E[0]
    SLICE_X6Y76          FDRE                                         r  clock/secondsOut_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.588    15.011    clock/CLK
    SLICE_X6Y76          FDRE                                         r  clock/secondsOut_reg[0][0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_CE)      -0.371    14.863    clock/secondsOut_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 clock/tcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/secondsOut_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.102ns (20.873%)  route 4.178ns (79.127%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.628     5.231    clock/CLK
    SLICE_X9Y76          FDRE                                         r  clock/tcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 f  clock/tcount_reg[25]/Q
                         net (fo=3, routed)           1.218     6.904    clock/tcount_reg[25]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.028 f  clock/hours[4]_i_16/O
                         net (fo=1, routed)           0.162     7.190    clock/hours[4]_i_16_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.314 f  clock/hours[4]_i_15/O
                         net (fo=2, routed)           0.526     7.840    clock/hours[4]_i_15_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.964 f  clock/hours[4]_i_11/O
                         net (fo=2, routed)           0.624     8.588    clock/hours[4]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  clock/hours[4]_i_4/O
                         net (fo=18, routed)          1.093     9.805    btnc_db/tcount_reg[16]
    SLICE_X5Y74          LUT3 (Prop_lut3_I2_O)        0.150     9.955 r  btnc_db/seconds[5]_i_1/O
                         net (fo=9, routed)           0.555    10.510    clock/E[0]
    SLICE_X6Y76          FDRE                                         r  clock/secondsOut_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.588    15.011    clock/CLK
    SLICE_X6Y76          FDRE                                         r  clock/secondsOut_reg[0][1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_CE)      -0.371    14.863    clock/secondsOut_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 clock/tcount_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/seconds_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.102ns (20.873%)  route 4.178ns (79.127%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.628     5.231    clock/CLK
    SLICE_X9Y76          FDRE                                         r  clock/tcount_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 f  clock/tcount_reg[25]/Q
                         net (fo=3, routed)           1.218     6.904    clock/tcount_reg[25]
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.028 f  clock/hours[4]_i_16/O
                         net (fo=1, routed)           0.162     7.190    clock/hours[4]_i_16_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.314 f  clock/hours[4]_i_15/O
                         net (fo=2, routed)           0.526     7.840    clock/hours[4]_i_15_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.964 f  clock/hours[4]_i_11/O
                         net (fo=2, routed)           0.624     8.588    clock/hours[4]_i_11_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  clock/hours[4]_i_4/O
                         net (fo=18, routed)          1.093     9.805    btnc_db/tcount_reg[16]
    SLICE_X5Y74          LUT3 (Prop_lut3_I2_O)        0.150     9.955 r  btnc_db/seconds[5]_i_1/O
                         net (fo=9, routed)           0.555    10.510    clock/E[0]
    SLICE_X6Y76          FDRE                                         r  clock/seconds_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.588    15.011    clock/CLK
    SLICE_X6Y76          FDRE                                         r  clock/seconds_reg[1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_CE)      -0.371    14.863    clock/seconds_reg[1]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 btnl_db/q1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnl_db/q2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.594     1.513    btnl_db/CLK
    SLICE_X3Y78          FDCE                                         r  btnl_db/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  btnl_db/q1_reg/Q
                         net (fo=3, routed)           0.067     1.721    btnl_db/q1
    SLICE_X3Y78          FDCE                                         r  btnl_db/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.865     2.030    btnl_db/CLK
    SLICE_X3Y78          FDCE                                         r  btnl_db/q2_reg/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.075     1.588    btnl_db/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 btnl_db/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnl_db/q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.595     1.514    btnl_db/CLK
    SLICE_X3Y79          FDCE                                         r  btnl_db/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  btnl_db/q_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     1.776    btnl_db/p_0_in[2]
    SLICE_X2Y79          FDCE                                         r  btnl_db/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.866     2.031    btnl_db/CLK
    SLICE_X2Y79          FDCE                                         r  btnl_db/q_reg_reg[2]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.063     1.590    btnl_db/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 btnc_db/q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc_db/q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.148ns (66.156%)  route 0.076ns (33.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.597     1.516    btnc_db/CLK
    SLICE_X2Y81          FDCE                                         r  btnc_db/q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.148     1.664 r  btnc_db/q_reg_reg[9]/Q
                         net (fo=3, routed)           0.076     1.740    btnc_db/p_0_in[8]
    SLICE_X3Y81          FDCE                                         r  btnc_db/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.868     2.033    btnc_db/CLK
    SLICE_X3Y81          FDCE                                         r  btnc_db/q_reg_reg[8]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X3Y81          FDCE (Hold_fdce_C_D)         0.018     1.547    btnc_db/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 btnl_db/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnl_db/q1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.594     1.513    btnl_db/CLK
    SLICE_X2Y78          FDCE                                         r  btnl_db/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  btnl_db/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.094     1.772    btnl_db/p_0_in[6]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  btnl_db/q1_i_1/O
                         net (fo=1, routed)           0.000     1.817    btnl_db/db__0
    SLICE_X3Y78          FDCE                                         r  btnl_db/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.865     2.030    btnl_db/CLK
    SLICE_X3Y78          FDCE                                         r  btnl_db/q1_reg/C
                         clock pessimism             -0.503     1.526    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.091     1.617    btnl_db/q1_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 btnl_db/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnl_db/q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.594     1.513    btnl_db/CLK
    SLICE_X2Y78          FDCE                                         r  btnl_db/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  btnl_db/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.127     1.805    btnl_db/p_0_in[6]
    SLICE_X3Y79          FDCE                                         r  btnl_db/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.866     2.031    btnl_db/CLK
    SLICE_X3Y79          FDCE                                         r  btnl_db/q_reg_reg[6]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.072     1.600    btnl_db/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 musicbox/counter_octave_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            musicbox/counter_octave_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.596     1.515    musicbox/CLK
    SLICE_X6Y81          FDRE                                         r  musicbox/counter_octave_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  musicbox/counter_octave_reg[7]/Q
                         net (fo=5, routed)           0.138     1.817    musicbox/get_fullnote/counter_octave_reg[7]_0[7]
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  musicbox/get_fullnote/counter_octave[7]_i_2/O
                         net (fo=1, routed)           0.000     1.862    musicbox/get_fullnote_n_8
    SLICE_X6Y81          FDRE                                         r  musicbox/counter_octave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.865     2.030    musicbox/CLK
    SLICE_X6Y81          FDRE                                         r  musicbox/counter_octave_reg[7]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.121     1.636    musicbox/counter_octave_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 clock/minutesOut_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/minutesOut_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.594     1.513    clock/CLK
    SLICE_X3Y71          FDRE                                         r  clock/minutesOut_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clock/minutesOut_reg[0][3]/Q
                         net (fo=3, routed)           0.134     1.788    clock/data11__0[3]
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  clock/minutesOut[0][3]_i_3/O
                         net (fo=1, routed)           0.000     1.833    clock/p_0_in__0[3]
    SLICE_X3Y71          FDRE                                         r  clock/minutesOut_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.865     2.030    clock/CLK
    SLICE_X3Y71          FDRE                                         r  clock/minutesOut_reg[0][3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.092     1.605    clock/minutesOut_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 musicbox/counter_octave_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            musicbox/counter_octave_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.886%)  route 0.140ns (40.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.596     1.515    musicbox/CLK
    SLICE_X6Y81          FDRE                                         r  musicbox/counter_octave_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  musicbox/counter_octave_reg[7]/Q
                         net (fo=5, routed)           0.140     1.819    musicbox/get_fullnote/counter_octave_reg[7]_0[7]
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  musicbox/get_fullnote/counter_octave[6]_i_1/O
                         net (fo=1, routed)           0.000     1.864    musicbox/get_fullnote_n_9
    SLICE_X6Y81          FDRE                                         r  musicbox/counter_octave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.865     2.030    musicbox/CLK
    SLICE_X6Y81          FDRE                                         r  musicbox/counter_octave_reg[6]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.120     1.635    musicbox/counter_octave_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ssg/anode_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssg/anode_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.600     1.519    ssg/CLK
    SLICE_X1Y85          FDPE                                         r  ssg/anode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDPE (Prop_fdpe_C_Q)         0.128     1.647 r  ssg/anode_reg[4]/Q
                         net (fo=2, routed)           0.102     1.749    ssg/anode_reg[0]_0[4]
    SLICE_X1Y85          LUT2 (Prop_lut2_I0_O)        0.098     1.847 r  ssg/anode[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    ssg/anode[5]_i_1_n_0
    SLICE_X1Y85          FDPE                                         r  ssg/anode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.872     2.037    ssg/CLK
    SLICE_X1Y85          FDPE                                         r  ssg/anode_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDPE (Hold_fdpe_C_D)         0.092     1.611    ssg/anode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 musicbox/counter_octave_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            musicbox/counter_octave_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.504%)  route 0.148ns (41.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.598     1.517    musicbox/CLK
    SLICE_X6Y83          FDRE                                         r  musicbox/counter_octave_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  musicbox/counter_octave_reg[3]/Q
                         net (fo=4, routed)           0.148     1.830    musicbox/get_fullnote/counter_octave_reg[7]_0[3]
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.045     1.875 r  musicbox/get_fullnote/counter_octave[3]_i_1/O
                         net (fo=1, routed)           0.000     1.875    musicbox/get_fullnote_n_12
    SLICE_X6Y83          FDRE                                         r  musicbox/counter_octave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.867     2.032    musicbox/CLK
    SLICE_X6Y83          FDRE                                         r  musicbox/counter_octave_reg[3]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.121     1.638    musicbox/counter_octave_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    note_reg[5]_i_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y77     alarm/target_s_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y77     alarm/target_s_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y75     alarm/target_s_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y75     alarm/target_s_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y75     alarm/target_s_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y81     btnc_db/q_pulse_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y81     btnc_db/q_pulse_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y81     btnc_db/q_pulse_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     clock/secondsOut_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     clock/secondsOut_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     clock/secondsOut_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y76     clock/secondsOut_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73     musicbox/tone_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73     musicbox/tone_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     clock/seconds_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y76     clock/seconds_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76     clock/seconds_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     clock/minutes_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y82    btnl_db/q_pulse_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y66     musicbox/tone_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y66     musicbox/tone_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y66     musicbox/tone_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     ssg/count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     ssg/count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     ssg/count_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     ssg/count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     ssg/count_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     btnc_db/q_pulse_reg[12]/C



