--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset_i     |    6.111(R)|   -0.071(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
pc<2>       |    7.073(R)|clk_i_BUFGP       |   0.000|
pc<3>       |    6.989(R)|clk_i_BUFGP       |   0.000|
pc<4>       |    7.503(R)|clk_i_BUFGP       |   0.000|
pc<5>       |    7.626(R)|clk_i_BUFGP       |   0.000|
pc<6>       |    7.649(R)|clk_i_BUFGP       |   0.000|
pc<7>       |    7.403(R)|clk_i_BUFGP       |   0.000|
pc<8>       |    7.618(R)|clk_i_BUFGP       |   0.000|
pc<9>       |    7.566(R)|clk_i_BUFGP       |   0.000|
pc<10>      |    7.383(R)|clk_i_BUFGP       |   0.000|
pc<11>      |    7.127(R)|clk_i_BUFGP       |   0.000|
pc<12>      |    7.561(R)|clk_i_BUFGP       |   0.000|
pc<13>      |    7.564(R)|clk_i_BUFGP       |   0.000|
pc<14>      |    6.966(R)|clk_i_BUFGP       |   0.000|
pc<15>      |    6.969(R)|clk_i_BUFGP       |   0.000|
pc<16>      |    7.026(R)|clk_i_BUFGP       |   0.000|
pc<17>      |    7.500(R)|clk_i_BUFGP       |   0.000|
pc<18>      |    7.116(R)|clk_i_BUFGP       |   0.000|
pc<19>      |    7.213(R)|clk_i_BUFGP       |   0.000|
pc<20>      |    7.005(R)|clk_i_BUFGP       |   0.000|
pc<21>      |    6.724(R)|clk_i_BUFGP       |   0.000|
pc<22>      |    6.949(R)|clk_i_BUFGP       |   0.000|
pc<23>      |    6.952(R)|clk_i_BUFGP       |   0.000|
pc<24>      |    6.720(R)|clk_i_BUFGP       |   0.000|
pc<25>      |    6.713(R)|clk_i_BUFGP       |   0.000|
pc<26>      |    7.001(R)|clk_i_BUFGP       |   0.000|
pc<27>      |    6.949(R)|clk_i_BUFGP       |   0.000|
pc<28>      |    6.943(R)|clk_i_BUFGP       |   0.000|
pc<29>      |    6.717(R)|clk_i_BUFGP       |   0.000|
pc<30>      |    6.763(R)|clk_i_BUFGP       |   0.000|
pc<31>      |    6.701(R)|clk_i_BUFGP       |   0.000|
x31<0>      |    7.697(R)|clk_i_BUFGP       |   0.000|
x31<1>      |    7.696(R)|clk_i_BUFGP       |   0.000|
x31<2>      |    7.354(R)|clk_i_BUFGP       |   0.000|
x31<3>      |    7.258(R)|clk_i_BUFGP       |   0.000|
x31<4>      |    7.436(R)|clk_i_BUFGP       |   0.000|
x31<5>      |    7.260(R)|clk_i_BUFGP       |   0.000|
x31<6>      |    7.465(R)|clk_i_BUFGP       |   0.000|
x31<7>      |    7.483(R)|clk_i_BUFGP       |   0.000|
x31<8>      |    7.677(R)|clk_i_BUFGP       |   0.000|
x31<9>      |    7.300(R)|clk_i_BUFGP       |   0.000|
x31<10>     |    7.001(R)|clk_i_BUFGP       |   0.000|
x31<11>     |    8.126(R)|clk_i_BUFGP       |   0.000|
x31<12>     |    7.902(R)|clk_i_BUFGP       |   0.000|
x31<13>     |    7.869(R)|clk_i_BUFGP       |   0.000|
x31<14>     |    8.415(R)|clk_i_BUFGP       |   0.000|
x31<15>     |    8.336(R)|clk_i_BUFGP       |   0.000|
x31<16>     |    7.482(R)|clk_i_BUFGP       |   0.000|
x31<17>     |    7.373(R)|clk_i_BUFGP       |   0.000|
x31<18>     |    7.424(R)|clk_i_BUFGP       |   0.000|
x31<19>     |    7.287(R)|clk_i_BUFGP       |   0.000|
x31<20>     |    7.436(R)|clk_i_BUFGP       |   0.000|
x31<21>     |    7.440(R)|clk_i_BUFGP       |   0.000|
x31<22>     |    7.673(R)|clk_i_BUFGP       |   0.000|
x31<23>     |    7.444(R)|clk_i_BUFGP       |   0.000|
x31<24>     |    7.274(R)|clk_i_BUFGP       |   0.000|
x31<25>     |    6.982(R)|clk_i_BUFGP       |   0.000|
x31<26>     |    6.514(R)|clk_i_BUFGP       |   0.000|
x31<27>     |    7.951(R)|clk_i_BUFGP       |   0.000|
x31<28>     |    7.060(R)|clk_i_BUFGP       |   0.000|
x31<29>     |    7.533(R)|clk_i_BUFGP       |   0.000|
x31<30>     |    6.984(R)|clk_i_BUFGP       |   0.000|
x31<31>     |    7.281(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   17.700|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 24 17:49:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



