Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=three_conv_fcf MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 8192 ThreeConvFcfManager \
	DFEModel=MAIA maxFileName=ThreeConvFcf target='DFE' enableMPCX=false \
	FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/three_conv_fcf/data/data-three-conv-fcf.txt 
]0; maxJavaRun: ThreeConvFcfManager DFEModel=MAIA maxFileName=ThreeConvFcf target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/three_conv_fcf/data/data-three-conv-fcf.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : three_conv_fcf
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : three_conv_fcf.ThreeConvFcfManager
Class arguments     : DFEModel=MAIA maxFileName=ThreeConvFcf target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/three_conv_fcf/data/data-three-conv-fcf.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Mon 17:33: MaxCompiler version: 2021.1
Mon 17:33: Build "ThreeConvFcf" start time: Mon Dec 20 17:33:48 GMT 2021
Mon 17:33: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Mon 17:33: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200
Mon 17:33: Detailed build log available in "_build.log"
Mon 17:33: 
Mon 17:33: ENGINE BUILD PARAMETERS
Mon 17:33: 	              Build name: ThreeConvFcf_MAIA_DFE_FREQ_200                                                                          
Mon 17:33: 	             maxFileName: ThreeConvFcf                                                                                            
Mon 17:33: 	                  target: DFE                                                                                                     
Mon 17:33: 	                DFEModel: MAIA                                                                                                    
Mon 17:33: 	              enableMPCX: false                                                                                                   
Mon 17:33: 	                bitWidth: 32                                                                                                      
Mon 17:33: 	                     WBW: 32                                                                                                      
Mon 17:33: 	                   DTYPE: fixed                                                                                                   
Mon 17:33: 	           NUM_FRAC_BITS: 8                                                                                                       
Mon 17:33: 	                      PF: 1                                                                                                       
Mon 17:33: 	                      PC: 1                                                                                                       
Mon 17:33: 	                      PK: 1                                                                                                       
Mon 17:33: 	                       H: 1                                                                                                       
Mon 17:33: 	                       W: 1                                                                                                       
Mon 17:33: 	                       C: 1                                                                                                       
Mon 17:33: 	                       F: 1                                                                                                       
Mon 17:33: 	                       K: 1                                                                                                       
Mon 17:33: 	                     PAD: 0                                                                                                       
Mon 17:33: 	                       S: 1                                                                                                       
Mon 17:33: 	                     SEQ: 0                                                                                                       
Mon 17:33: 	                    FREQ: 200                                                                                                     
Mon 17:33: 	                USE_DRAM: false                                                                                                   
Mon 17:33: 	                 USE_BNN: false                                                                                                   
Mon 17:33: 	            USE_WINOGRAD: false                                                                                                   
Mon 17:33: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                   
Mon 17:33: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                       
Mon 17:33: 	                   DEBUG: false                                                                                                   
Mon 17:33: 	           COEFF_ON_CHIP: false                                                                                                   
Mon 17:33: 	              INIT_COEFF: false                                                                                                   
Mon 17:33: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/three_conv_fcf/data/data-three-conv-fcf.txt
Mon 17:34: Generating kernel conv1 ...
Mon 17:34: Instantiating kernel "conv1"
Mon 17:34: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: coeffOnChip = true
Mon 17:34: Input height = 32, output height = 32, pad = 1
Mon 17:34: Counter H = 34 W = 34
Mon 17:34: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:34: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:34: Read for key = conv1
Mon 17:34: Ifmap buffer configuration 65536 x 1
Mon 17:34: loop = false
Mon 17:34: Building line buffer for "conv1" ...
Mon 17:34: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Mon 17:34: Line buffer input vector size: 1, output vector size: 9.
Mon 17:34: Number of separated line buffers: 1
Mon 17:34: Initialising line buffer kernel with 3 x 34 x 1
Mon 17:34: Size of line buffer output: 3
Mon 17:34: Number of line buffer output chunks: 3
Mon 17:34: Connecting outputs from chunk (#000) ...
Mon 17:34: Connecting outputs from chunk (#001) ...
Mon 17:34: Connecting outputs from chunk (#002) ...
Mon 17:34: Building the CORE arithmetic unit for "conv1" ...
Mon 17:34: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: CORE ifmap vector size: 9
Mon 17:34: CORE coefficient vector size: 9
Mon 17:34: CORE ofmap vector size: 1
Mon 17:34: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Mon 17:34: Connecting to output: ofmap
Mon 17:34: Compiling kernel "conv1"
Mon 17:34: 
Mon 17:34: Generating kernel conv2 ...
Mon 17:34: Instantiating kernel "conv2"
Mon 17:34: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: coeffOnChip = true
Mon 17:34: Input height = 32, output height = 32, pad = 1
Mon 17:34: Counter H = 34 W = 34
Mon 17:34: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:34: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:34: Read for key = conv2
Mon 17:34: Ifmap buffer configuration 2048 x 1
Mon 17:34: loop = false
Mon 17:34: Building line buffer for "conv2" ...
Mon 17:34: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Mon 17:34: Line buffer input vector size: 1, output vector size: 9.
Mon 17:34: Number of separated line buffers: 1
Mon 17:34: Initialising line buffer kernel with 3 x 34 x 1
Mon 17:34: Size of line buffer output: 3
Mon 17:34: Number of line buffer output chunks: 3
Mon 17:34: Connecting outputs from chunk (#000) ...
Mon 17:34: Connecting outputs from chunk (#001) ...
Mon 17:34: Connecting outputs from chunk (#002) ...
Mon 17:34: Building the CORE arithmetic unit for "conv2" ...
Mon 17:34: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: CORE ifmap vector size: 9
Mon 17:34: CORE coefficient vector size: 9
Mon 17:34: CORE ofmap vector size: 1
Mon 17:34: [ConvLayerOfmapBuffer] depth = 32768 addr_bits =    15
Mon 17:34: Connecting to output: ofmap
Mon 17:34: Compiling kernel "conv2"
Mon 17:34: 
Mon 17:34: Generating kernel conv3 ...
Mon 17:34: Instantiating kernel "conv3"
Mon 17:34: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: coeffOnChip = true
Mon 17:34: Input height = 32, output height = 32, pad = 1
Mon 17:34: Counter H = 34 W = 34
Mon 17:34: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:34: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Mon 17:34: Read for key = conv3
Mon 17:34: Ifmap buffer configuration 65536 x 1
Mon 17:34: loop = false
Mon 17:34: Building line buffer for "conv3" ...
Mon 17:34: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Mon 17:34: Line buffer input vector size: 1, output vector size: 9.
Mon 17:34: Number of separated line buffers: 1
Mon 17:34: Initialising line buffer kernel with 3 x 34 x 1
Mon 17:34: Size of line buffer output: 3
Mon 17:34: Number of line buffer output chunks: 3
Mon 17:34: Connecting outputs from chunk (#000) ...
Mon 17:34: Connecting outputs from chunk (#001) ...
Mon 17:34: Connecting outputs from chunk (#002) ...
Mon 17:34: Building the CORE arithmetic unit for "conv3" ...
Mon 17:34: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Mon 17:34: CORE ifmap vector size: 9
Mon 17:34: CORE coefficient vector size: 9
Mon 17:34: CORE ofmap vector size: 1
Mon 17:34: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Mon 17:34: Connecting to output: ofmap
Mon 17:34: Compiling kernel "conv3"
Mon 17:34: 
Mon 17:34: Generating padding kernels for DRAM access
Mon 17:34: Instantiating kernel "ifmap_unpad"
Mon 17:34: Compiling kernel "ifmap_unpad"
Mon 17:34: 
Mon 17:34: Instantiating kernel "ofmap_pad"
Mon 17:34: Compiling kernel "ofmap_pad"
Mon 17:34: 
Mon 17:34: Setting up stream connections for conv1
Mon 17:34: Setting up stream connections for conv2
Mon 17:34: Setting up stream connections for conv3
Mon 17:34: DRAM will be used to build the design
Mon 17:34: Setup streams for kernel "conv1"
Mon 17:34: # cycles:       1183744
Mon 17:34: # ifmap stream: 32768
Mon 17:34: # coeff stream: 9216
Mon 17:34: # ofmap stream: 32768
Mon 17:34: coeff vec size: 9
Mon 17:34: coeff stream bit width: 72
Mon 17:34: coeff stream chunk size: 9
Mon 17:34: Setup streams for kernel "conv2"
Mon 17:34: # cycles:       1183744
Mon 17:34: # ifmap stream: 32768
Mon 17:34: # coeff stream: 9216
Mon 17:34: # ofmap stream: 32768
Mon 17:34: coeff vec size: 9
Mon 17:34: coeff stream bit width: 72
Mon 17:34: coeff stream chunk size: 9
Mon 17:34: Setup streams for kernel "conv3"
Mon 17:34: # cycles:       1183744
Mon 17:34: # ifmap stream: 32768
Mon 17:34: # coeff stream: 9216
Mon 17:34: # ofmap stream: 32768
Mon 17:34: coeff vec size: 9
Mon 17:34: coeff stream bit width: 72
Mon 17:34: coeff stream chunk size: 9
Mon 17:34: Generating input files (VHDL, netlists, vendor specific IP cores)
Mon 19:13: Running back-end  build (15 phases)
Mon 19:13: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Mon 19:13: (2/15) - Synthesize DFE Modules (VivadoSynth)
Mon 19:13: Executing Synthesis Strategy VIVADO_DEFAULT
Mon 19:27: (3/15) - Generate Resource Report (VivadoResourceUsage)
Mon 19:27: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Mon 19:28: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Mon 19:28: 
Mon 19:28: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Mon 19:28: For this compile, we estimate this process may take longer than 1 hour.
Mon 19:28: We recommend running in simulation to verify correctness before building hardware.
Mon 19:28: 
Mon 19:28: PRELIMINARY RESOURCE USAGE
Mon 19:28: FPGA: xcVU9P-FLGB2104-2-E
Mon 19:28: Logic utilization:      217240 / 3546720 (6.13%)
Mon 19:28:   LUTs:                  85108 / 1182240 (7.20%)
Mon 19:28:   Primary FFs:          132132 / 2364480 (5.59%)
Mon 19:28: DSP blocks:                 36 / 6840    (0.53%)
Mon 19:28: Block memory (BRAM18):     647 / 4320    (14.98%)
Mon 19:28: Block memory (URAM):         5 / 960     (0.52%)
Mon 19:28: 
Mon 19:28: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Mon 19:28: 
Mon 19:28: PRELIMINARY POWER REPORT
Mon 19:28: Total On-Chip Power (W) 9.69 (budget: 91.80) 
Mon 19:28: Dynamic Power (W)       7.03 
Mon 19:28: Device Static Power(W)  2.66 
Mon 19:28: 
Mon 19:28: (7/15) - Place DFE (VivadoImplementation)
Mon 19:28: Executing the following 5 Implementation Strategies in 5 threads:
Mon 19:28:  - VIVADO_DEFAULT
Mon 19:28:  - MAXELER1
Mon 19:28:  - MAXELER2
Mon 19:28:  - MAXELER3
Mon 19:28:  - MAXELER4
Mon 21:07: Implementation: Strategy "MAXELER1" met timing with score 0 (best score 0)
Mon 21:07: Implementation: Strategy "MAXELER3" was cancelled (no timing score)
Mon 21:07: Implementation: Strategy "MAXELER2" was cancelled (no timing score)
Mon 21:07: Implementation: Strategy "MAXELER4" was cancelled (no timing score)
Mon 21:07: (8/15) - Generate Resource Report (VivadoResourceUsage)
Mon 21:07: Implementation: Strategy "VIVADO_DEFAULT" was cancelled (no timing score)
Mon 21:07: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Mon 21:07: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Mon 21:07: 
Mon 21:07: FINAL POWER REPORT
Mon 21:07: Total On-Chip Power (W) 11.15 (budget: 91.80) 
Mon 21:07: Dynamic Power (W)        8.47 
Mon 21:07: Device Static Power(W)   2.68 
Mon 21:07: 
Mon 21:07: (11/15) - Generate Configuration (VivadoBitgen)
Mon 21:16: (12/15) - Update Checksum (VivadoUpdateChecksum)
Mon 21:19: (13/15) - Convert Programming File (VivadoCfgfileGen)
Mon 21:19: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Mon 21:19: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Mon 21:19: 
Mon 21:19: FINAL RESOURCE USAGE
Mon 21:19: FPGA: xcVU9P-FLGB2104-2-E
Mon 21:19: Logic utilization:      197800 / 3546720 (5.58%)
Mon 21:19:   LUTs:                  75140 / 1182240 (6.36%)
Mon 21:19:   Primary FFs:          122660 / 2364480 (5.19%)
Mon 21:19: DSP blocks:                 36 / 6840    (0.53%)
Mon 21:19: Block memory (BRAM18):     647 / 4320    (14.98%)
Mon 21:19: Block memory (URAM):         5 / 960     (0.52%)
Mon 21:19: 
Mon 21:19: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.max (MD5Sum: 35548d7463e77b675dc8710d0544faa3)
Mon 21:19: Build completed: Mon Dec 20 21:19:44 GMT 2021 (took 3 hours, 45 mins, 56 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/../scratch/ThreeConvFcf.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/../scratch/ThreeConvFcf.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.max ThreeConvFcf_FREQ_200_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_760954557023046668/cobject/max_52584873252146892.c -o /tmp/sliccompile_760954557023046668/cobject/max_52584873252146892.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results/ThreeConvFcf.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_1198482071536957554.o 
ld -r /tmp/sliccompile_760954557023046668/cobject/max_52584873252146892.c.o max_1198482071536957554.o -o ThreeConvFcf_FREQ_200_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/three_conv_fcf'
g++ ../../src/three_conv_fcf/ThreeConvFcfCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ThreeConvFcf_MAIA_DFE_FREQ_200/results -DDESIGN_NAME=ThreeConvFcf -c -o ThreeConvFcf_FREQ_200_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -o ThreeConvFcf_FREQ_200_dfe ThreeConvFcf_FREQ_200_dfe.o ThreeConvFcf_FREQ_200_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
