<stg><name>dense_latency<ap_fixed,ap_fixed<16,4,4,0,0>,config3_dense_qk>.11</name>


<trans_list>

<trans id="779" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:2 %idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %weights_167_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_167_val

]]></Node>
<StgValue><ssdm name="weights_167_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %weights_166_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_166_val

]]></Node>
<StgValue><ssdm name="weights_166_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %weights_165_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_165_val

]]></Node>
<StgValue><ssdm name="weights_165_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %weights_164_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_164_val

]]></Node>
<StgValue><ssdm name="weights_164_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %weights_163_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_163_val

]]></Node>
<StgValue><ssdm name="weights_163_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %weights_162_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_162_val

]]></Node>
<StgValue><ssdm name="weights_162_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %weights_161_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_161_val

]]></Node>
<StgValue><ssdm name="weights_161_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %weights_160_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_160_val

]]></Node>
<StgValue><ssdm name="weights_160_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:11 %weights_159_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_159_val

]]></Node>
<StgValue><ssdm name="weights_159_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:12 %weights_158_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_158_val

]]></Node>
<StgValue><ssdm name="weights_158_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:13 %weights_157_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_157_val

]]></Node>
<StgValue><ssdm name="weights_157_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:14 %weights_156_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_156_val

]]></Node>
<StgValue><ssdm name="weights_156_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:15 %weights_155_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_155_val

]]></Node>
<StgValue><ssdm name="weights_155_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:16 %weights_154_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_154_val

]]></Node>
<StgValue><ssdm name="weights_154_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:17 %data_167_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_167_val

]]></Node>
<StgValue><ssdm name="data_167_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:18 %data_166_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_166_val

]]></Node>
<StgValue><ssdm name="data_166_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:19 %data_165_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_165_val

]]></Node>
<StgValue><ssdm name="data_165_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:20 %data_164_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_164_val

]]></Node>
<StgValue><ssdm name="data_164_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:21 %data_163_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_163_val

]]></Node>
<StgValue><ssdm name="data_163_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:22 %data_162_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_162_val

]]></Node>
<StgValue><ssdm name="data_162_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:23 %data_161_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_161_val

]]></Node>
<StgValue><ssdm name="data_161_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:24 %data_160_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_160_val

]]></Node>
<StgValue><ssdm name="data_160_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:25 %data_159_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_159_val

]]></Node>
<StgValue><ssdm name="data_159_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:26 %data_158_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_158_val

]]></Node>
<StgValue><ssdm name="data_158_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:27 %data_157_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_157_val

]]></Node>
<StgValue><ssdm name="data_157_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:28 %data_156_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_156_val

]]></Node>
<StgValue><ssdm name="data_156_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:29 %data_155_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_155_val

]]></Node>
<StgValue><ssdm name="data_155_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:30 %data_154_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_154_val

]]></Node>
<StgValue><ssdm name="data_154_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:31 %a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 154, i16 %data_154_val_read, i8 155, i16 %data_155_val_read, i8 156, i16 %data_156_val_read, i8 157, i16 %data_157_val_read, i8 158, i16 %data_158_val_read, i8 159, i16 %data_159_val_read, i8 160, i16 %data_160_val_read, i8 161, i16 %data_161_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:32 %conv_i_i = sext i16 %a

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:33 %sext_ln73 = sext i16 %weights_154_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:34 %mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:35 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:36 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:37 %tmp_2857 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2857"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:38 %tmp_2858 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2858"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:39 %trunc_ln42 = trunc i32 %mul_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:40 %icmp_ln42 = icmp_ne  i11 %trunc_ln42, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:41 %tmp_2859 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2859"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42 %or_ln42 = or i1 %tmp_2857, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43 %and_ln42 = and i1 %or_ln42, i1 %tmp_2858

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:44 %zext_ln42 = zext i1 %and_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:45 %add_ln42 = add i16 %trunc_ln, i16 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:46 %tmp_2860 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2860"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:47 %xor_ln42 = xor i1 %tmp_2860, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:48 %and_ln42_777 = and i1 %tmp_2859, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42_777"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:49 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:50 %icmp_ln42_551 = icmp_eq  i3 %tmp_8, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_551"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:51 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:52 %icmp_ln42_552 = icmp_eq  i4 %tmp_s, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_552"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:53 %icmp_ln42_553 = icmp_eq  i4 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_553"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:71 %sext_ln73_105 = sext i16 %weights_155_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_105"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:72 %mul_ln73_105 = mul i32 %conv_i_i, i32 %sext_ln73_105

]]></Node>
<StgValue><ssdm name="mul_ln73_105"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:73 %tmp_2862 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_105, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2862"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:74 %trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_105, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:75 %tmp_2863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_105, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2863"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:76 %tmp_2864 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_105, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2864"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:77 %trunc_ln42_189 = trunc i32 %mul_ln73_105

]]></Node>
<StgValue><ssdm name="trunc_ln42_189"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:78 %icmp_ln42_554 = icmp_ne  i11 %trunc_ln42_189, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_554"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:79 %tmp_2865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_105, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2865"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %or_ln42_429 = or i1 %tmp_2863, i1 %icmp_ln42_554

]]></Node>
<StgValue><ssdm name="or_ln42_429"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %and_ln42_783 = and i1 %or_ln42_429, i1 %tmp_2864

]]></Node>
<StgValue><ssdm name="and_ln42_783"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:82 %zext_ln42_105 = zext i1 %and_ln42_783

]]></Node>
<StgValue><ssdm name="zext_ln42_105"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:83 %add_ln42_105 = add i16 %trunc_ln42_s, i16 %zext_ln42_105

]]></Node>
<StgValue><ssdm name="add_ln42_105"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:84 %tmp_2866 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_105, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2866"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %xor_ln42_444 = xor i1 %tmp_2866, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_444"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %and_ln42_784 = and i1 %tmp_2865, i1 %xor_ln42_444

]]></Node>
<StgValue><ssdm name="and_ln42_784"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:87 %tmp_971 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_105, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:88 %icmp_ln42_555 = icmp_eq  i3 %tmp_971, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_555"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:89 %tmp_972 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_105, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:90 %icmp_ln42_556 = icmp_eq  i4 %tmp_972, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_556"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:91 %icmp_ln42_557 = icmp_eq  i4 %tmp_972, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_557"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:109 %a_67 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 154, i16 %data_155_val_read, i8 155, i16 %data_156_val_read, i8 156, i16 %data_157_val_read, i8 157, i16 %data_158_val_read, i8 158, i16 %data_159_val_read, i8 159, i16 %data_160_val_read, i8 160, i16 %data_161_val_read, i8 161, i16 %data_162_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_67"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:110 %conv_i_i_1 = sext i16 %a_67

]]></Node>
<StgValue><ssdm name="conv_i_i_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:111 %sext_ln73_106 = sext i16 %weights_156_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_106"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:112 %mul_ln73_106 = mul i32 %conv_i_i_1, i32 %sext_ln73_106

]]></Node>
<StgValue><ssdm name="mul_ln73_106"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:113 %tmp_2868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_106, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2868"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:114 %trunc_ln42_128 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_106, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_128"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:115 %tmp_2869 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_106, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2869"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:116 %tmp_2870 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_106, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2870"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:117 %trunc_ln42_190 = trunc i32 %mul_ln73_106

]]></Node>
<StgValue><ssdm name="trunc_ln42_190"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:118 %icmp_ln42_558 = icmp_ne  i11 %trunc_ln42_190, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_558"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:119 %tmp_2871 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_106, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2871"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:120 %or_ln42_433 = or i1 %tmp_2869, i1 %icmp_ln42_558

]]></Node>
<StgValue><ssdm name="or_ln42_433"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %and_ln42_790 = and i1 %or_ln42_433, i1 %tmp_2870

]]></Node>
<StgValue><ssdm name="and_ln42_790"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:122 %zext_ln42_106 = zext i1 %and_ln42_790

]]></Node>
<StgValue><ssdm name="zext_ln42_106"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:123 %add_ln42_106 = add i16 %trunc_ln42_128, i16 %zext_ln42_106

]]></Node>
<StgValue><ssdm name="add_ln42_106"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:124 %tmp_2872 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_106, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2872"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:125 %xor_ln42_448 = xor i1 %tmp_2872, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_448"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:126 %and_ln42_791 = and i1 %tmp_2871, i1 %xor_ln42_448

]]></Node>
<StgValue><ssdm name="and_ln42_791"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:127 %tmp_973 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_106, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:128 %icmp_ln42_559 = icmp_eq  i3 %tmp_973, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_559"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:129 %tmp_974 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_106, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:130 %icmp_ln42_560 = icmp_eq  i4 %tmp_974, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_560"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:131 %icmp_ln42_561 = icmp_eq  i4 %tmp_974, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_561"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:149 %sext_ln73_107 = sext i16 %weights_157_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_107"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:150 %mul_ln73_107 = mul i32 %conv_i_i_1, i32 %sext_ln73_107

]]></Node>
<StgValue><ssdm name="mul_ln73_107"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:151 %tmp_2874 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_107, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2874"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:152 %trunc_ln42_129 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_107, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_129"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:153 %tmp_2875 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_107, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2875"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:154 %tmp_2876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_107, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2876"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:155 %trunc_ln42_191 = trunc i32 %mul_ln73_107

]]></Node>
<StgValue><ssdm name="trunc_ln42_191"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:156 %icmp_ln42_562 = icmp_ne  i11 %trunc_ln42_191, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_562"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:157 %tmp_2877 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_107, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2877"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:158 %or_ln42_437 = or i1 %tmp_2875, i1 %icmp_ln42_562

]]></Node>
<StgValue><ssdm name="or_ln42_437"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:159 %and_ln42_797 = and i1 %or_ln42_437, i1 %tmp_2876

]]></Node>
<StgValue><ssdm name="and_ln42_797"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:160 %zext_ln42_107 = zext i1 %and_ln42_797

]]></Node>
<StgValue><ssdm name="zext_ln42_107"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:161 %add_ln42_107 = add i16 %trunc_ln42_129, i16 %zext_ln42_107

]]></Node>
<StgValue><ssdm name="add_ln42_107"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:162 %tmp_2878 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_107, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2878"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:163 %xor_ln42_452 = xor i1 %tmp_2878, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_452"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:164 %and_ln42_798 = and i1 %tmp_2877, i1 %xor_ln42_452

]]></Node>
<StgValue><ssdm name="and_ln42_798"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:165 %tmp_975 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_107, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:166 %icmp_ln42_563 = icmp_eq  i3 %tmp_975, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_563"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:167 %tmp_976 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_107, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:168 %icmp_ln42_564 = icmp_eq  i4 %tmp_976, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_564"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:169 %icmp_ln42_565 = icmp_eq  i4 %tmp_976, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_565"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:187 %a_68 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 154, i16 %data_156_val_read, i8 155, i16 %data_157_val_read, i8 156, i16 %data_158_val_read, i8 157, i16 %data_159_val_read, i8 158, i16 %data_160_val_read, i8 159, i16 %data_161_val_read, i8 160, i16 %data_162_val_read, i8 161, i16 %data_163_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_68"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:188 %conv_i_i_2 = sext i16 %a_68

]]></Node>
<StgValue><ssdm name="conv_i_i_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:189 %sext_ln73_108 = sext i16 %weights_158_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_108"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:190 %mul_ln73_108 = mul i32 %conv_i_i_2, i32 %sext_ln73_108

]]></Node>
<StgValue><ssdm name="mul_ln73_108"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:191 %tmp_2880 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_108, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2880"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:192 %trunc_ln42_130 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_108, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_130"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:193 %tmp_2881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_108, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2881"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:194 %tmp_2882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_108, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2882"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:195 %trunc_ln42_192 = trunc i32 %mul_ln73_108

]]></Node>
<StgValue><ssdm name="trunc_ln42_192"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:196 %icmp_ln42_566 = icmp_ne  i11 %trunc_ln42_192, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_566"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %tmp_2883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_108, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2883"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:198 %or_ln42_441 = or i1 %tmp_2881, i1 %icmp_ln42_566

]]></Node>
<StgValue><ssdm name="or_ln42_441"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %and_ln42_804 = and i1 %or_ln42_441, i1 %tmp_2882

]]></Node>
<StgValue><ssdm name="and_ln42_804"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:200 %zext_ln42_108 = zext i1 %and_ln42_804

]]></Node>
<StgValue><ssdm name="zext_ln42_108"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:201 %add_ln42_108 = add i16 %trunc_ln42_130, i16 %zext_ln42_108

]]></Node>
<StgValue><ssdm name="add_ln42_108"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:202 %tmp_2884 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_108, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2884"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:203 %xor_ln42_456 = xor i1 %tmp_2884, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_456"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:204 %and_ln42_805 = and i1 %tmp_2883, i1 %xor_ln42_456

]]></Node>
<StgValue><ssdm name="and_ln42_805"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:205 %tmp_977 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_108, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:206 %icmp_ln42_567 = icmp_eq  i3 %tmp_977, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_567"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:207 %tmp_978 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_108, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:208 %icmp_ln42_568 = icmp_eq  i4 %tmp_978, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_568"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:209 %icmp_ln42_569 = icmp_eq  i4 %tmp_978, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_569"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:227 %sext_ln73_109 = sext i16 %weights_159_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_109"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:228 %mul_ln73_109 = mul i32 %conv_i_i_2, i32 %sext_ln73_109

]]></Node>
<StgValue><ssdm name="mul_ln73_109"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:229 %tmp_2886 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_109, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2886"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:230 %trunc_ln42_131 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_109, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_131"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:231 %tmp_2887 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_109, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2887"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:232 %tmp_2888 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_109, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2888"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:233 %trunc_ln42_193 = trunc i32 %mul_ln73_109

]]></Node>
<StgValue><ssdm name="trunc_ln42_193"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:234 %icmp_ln42_570 = icmp_ne  i11 %trunc_ln42_193, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_570"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:235 %tmp_2889 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_109, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2889"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:236 %or_ln42_445 = or i1 %tmp_2887, i1 %icmp_ln42_570

]]></Node>
<StgValue><ssdm name="or_ln42_445"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %and_ln42_811 = and i1 %or_ln42_445, i1 %tmp_2888

]]></Node>
<StgValue><ssdm name="and_ln42_811"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:238 %zext_ln42_109 = zext i1 %and_ln42_811

]]></Node>
<StgValue><ssdm name="zext_ln42_109"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:239 %add_ln42_109 = add i16 %trunc_ln42_131, i16 %zext_ln42_109

]]></Node>
<StgValue><ssdm name="add_ln42_109"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:240 %tmp_2890 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_109, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2890"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:241 %xor_ln42_460 = xor i1 %tmp_2890, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_460"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:242 %and_ln42_812 = and i1 %tmp_2889, i1 %xor_ln42_460

]]></Node>
<StgValue><ssdm name="and_ln42_812"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:243 %tmp_979 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_109, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:244 %icmp_ln42_571 = icmp_eq  i3 %tmp_979, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_571"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:245 %tmp_980 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_109, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:246 %icmp_ln42_572 = icmp_eq  i4 %tmp_980, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_572"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:247 %icmp_ln42_573 = icmp_eq  i4 %tmp_980, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_573"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:265 %a_69 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 154, i16 %data_157_val_read, i8 155, i16 %data_158_val_read, i8 156, i16 %data_159_val_read, i8 157, i16 %data_160_val_read, i8 158, i16 %data_161_val_read, i8 159, i16 %data_162_val_read, i8 160, i16 %data_163_val_read, i8 161, i16 %data_164_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_69"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:266 %conv_i_i_3 = sext i16 %a_69

]]></Node>
<StgValue><ssdm name="conv_i_i_3"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:267 %sext_ln73_110 = sext i16 %weights_160_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_110"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:268 %mul_ln73_110 = mul i32 %conv_i_i_3, i32 %sext_ln73_110

]]></Node>
<StgValue><ssdm name="mul_ln73_110"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:269 %tmp_2892 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_110, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2892"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:270 %trunc_ln42_132 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_110, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_132"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:271 %tmp_2893 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_110, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2893"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:272 %tmp_2894 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_110, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2894"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:273 %trunc_ln42_194 = trunc i32 %mul_ln73_110

]]></Node>
<StgValue><ssdm name="trunc_ln42_194"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:274 %icmp_ln42_574 = icmp_ne  i11 %trunc_ln42_194, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_574"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:275 %tmp_2895 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_110, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2895"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:276 %or_ln42_449 = or i1 %tmp_2893, i1 %icmp_ln42_574

]]></Node>
<StgValue><ssdm name="or_ln42_449"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:277 %and_ln42_818 = and i1 %or_ln42_449, i1 %tmp_2894

]]></Node>
<StgValue><ssdm name="and_ln42_818"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:278 %zext_ln42_110 = zext i1 %and_ln42_818

]]></Node>
<StgValue><ssdm name="zext_ln42_110"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:279 %add_ln42_110 = add i16 %trunc_ln42_132, i16 %zext_ln42_110

]]></Node>
<StgValue><ssdm name="add_ln42_110"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:280 %tmp_2896 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_110, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2896"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:281 %xor_ln42_464 = xor i1 %tmp_2896, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_464"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:282 %and_ln42_819 = and i1 %tmp_2895, i1 %xor_ln42_464

]]></Node>
<StgValue><ssdm name="and_ln42_819"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:283 %tmp_981 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_110, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:284 %icmp_ln42_575 = icmp_eq  i3 %tmp_981, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_575"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:285 %tmp_982 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_110, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:286 %icmp_ln42_576 = icmp_eq  i4 %tmp_982, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_576"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:287 %icmp_ln42_577 = icmp_eq  i4 %tmp_982, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_577"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:305 %sext_ln73_111 = sext i16 %weights_161_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_111"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:306 %mul_ln73_111 = mul i32 %conv_i_i_3, i32 %sext_ln73_111

]]></Node>
<StgValue><ssdm name="mul_ln73_111"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:307 %tmp_2898 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_111, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2898"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:308 %trunc_ln42_133 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_111, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_133"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:309 %tmp_2899 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_111, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2899"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:310 %tmp_2900 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_111, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2900"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:311 %trunc_ln42_195 = trunc i32 %mul_ln73_111

]]></Node>
<StgValue><ssdm name="trunc_ln42_195"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:312 %icmp_ln42_578 = icmp_ne  i11 %trunc_ln42_195, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_578"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:313 %tmp_2901 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_111, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2901"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:314 %or_ln42_453 = or i1 %tmp_2899, i1 %icmp_ln42_578

]]></Node>
<StgValue><ssdm name="or_ln42_453"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %and_ln42_825 = and i1 %or_ln42_453, i1 %tmp_2900

]]></Node>
<StgValue><ssdm name="and_ln42_825"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:316 %zext_ln42_111 = zext i1 %and_ln42_825

]]></Node>
<StgValue><ssdm name="zext_ln42_111"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:317 %add_ln42_111 = add i16 %trunc_ln42_133, i16 %zext_ln42_111

]]></Node>
<StgValue><ssdm name="add_ln42_111"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:318 %tmp_2902 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_111, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2902"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:319 %xor_ln42_468 = xor i1 %tmp_2902, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_468"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:320 %and_ln42_826 = and i1 %tmp_2901, i1 %xor_ln42_468

]]></Node>
<StgValue><ssdm name="and_ln42_826"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:321 %tmp_983 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_111, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:322 %icmp_ln42_579 = icmp_eq  i3 %tmp_983, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_579"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:323 %tmp_984 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_111, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:324 %icmp_ln42_580 = icmp_eq  i4 %tmp_984, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_580"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:325 %icmp_ln42_581 = icmp_eq  i4 %tmp_984, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_581"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:343 %a_70 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 154, i16 %data_158_val_read, i8 155, i16 %data_159_val_read, i8 156, i16 %data_160_val_read, i8 157, i16 %data_161_val_read, i8 158, i16 %data_162_val_read, i8 159, i16 %data_163_val_read, i8 160, i16 %data_164_val_read, i8 161, i16 %data_165_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_70"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:421 %a_71 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 154, i16 %data_159_val_read, i8 155, i16 %data_160_val_read, i8 156, i16 %data_161_val_read, i8 157, i16 %data_162_val_read, i8 158, i16 %data_163_val_read, i8 159, i16 %data_164_val_read, i8 160, i16 %data_165_val_read, i8 161, i16 %data_166_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_71"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:499 %a_72 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 154, i16 %data_160_val_read, i8 155, i16 %data_161_val_read, i8 156, i16 %data_162_val_read, i8 157, i16 %data_163_val_read, i8 158, i16 %data_164_val_read, i8 159, i16 %data_165_val_read, i8 160, i16 %data_166_val_read, i8 161, i16 %data_167_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_72"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="212" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:54 %select_ln42 = select i1 %and_ln42_777, i1 %icmp_ln42_552, i1 %icmp_ln42_553

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:55 %tmp_2861 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2861"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %xor_ln42_496 = xor i1 %tmp_2861, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_496"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %and_ln42_778 = and i1 %icmp_ln42_551, i1 %xor_ln42_496

]]></Node>
<StgValue><ssdm name="and_ln42_778"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:58 %select_ln42_441 = select i1 %and_ln42_777, i1 %and_ln42_778, i1 %icmp_ln42_552

]]></Node>
<StgValue><ssdm name="select_ln42_441"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:59 %and_ln42_779 = and i1 %and_ln42_777, i1 %icmp_ln42_552

]]></Node>
<StgValue><ssdm name="and_ln42_779"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:60 %xor_ln42_441 = xor i1 %select_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_441"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %or_ln42_426 = or i1 %tmp_2860, i1 %xor_ln42_441

]]></Node>
<StgValue><ssdm name="or_ln42_426"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %xor_ln42_442 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_442"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %and_ln42_780 = and i1 %or_ln42_426, i1 %xor_ln42_442

]]></Node>
<StgValue><ssdm name="and_ln42_780"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:64 %and_ln42_781 = and i1 %tmp_2860, i1 %select_ln42_441

]]></Node>
<StgValue><ssdm name="and_ln42_781"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:65 %or_ln42_427 = or i1 %and_ln42_779, i1 %and_ln42_781

]]></Node>
<StgValue><ssdm name="or_ln42_427"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:66 %xor_ln42_443 = xor i1 %or_ln42_427, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_443"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %and_ln42_782 = and i1 %tmp, i1 %xor_ln42_443

]]></Node>
<StgValue><ssdm name="and_ln42_782"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:68 %select_ln42_442 = select i1 %and_ln42_780, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_442"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:69 %or_ln42_428 = or i1 %and_ln42_780, i1 %and_ln42_782

]]></Node>
<StgValue><ssdm name="or_ln42_428"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:70 %select_ln42_443 = select i1 %or_ln42_428, i16 %select_ln42_442, i16 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_443"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:92 %select_ln42_444 = select i1 %and_ln42_784, i1 %icmp_ln42_556, i1 %icmp_ln42_557

]]></Node>
<StgValue><ssdm name="select_ln42_444"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:93 %tmp_2867 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_105, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2867"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94 %xor_ln42_497 = xor i1 %tmp_2867, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_497"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:95 %and_ln42_785 = and i1 %icmp_ln42_555, i1 %xor_ln42_497

]]></Node>
<StgValue><ssdm name="and_ln42_785"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:96 %select_ln42_445 = select i1 %and_ln42_784, i1 %and_ln42_785, i1 %icmp_ln42_556

]]></Node>
<StgValue><ssdm name="select_ln42_445"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:97 %and_ln42_786 = and i1 %and_ln42_784, i1 %icmp_ln42_556

]]></Node>
<StgValue><ssdm name="and_ln42_786"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:98 %xor_ln42_445 = xor i1 %select_ln42_444, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_445"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:99 %or_ln42_430 = or i1 %tmp_2866, i1 %xor_ln42_445

]]></Node>
<StgValue><ssdm name="or_ln42_430"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:100 %xor_ln42_446 = xor i1 %tmp_2862, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_446"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:101 %and_ln42_787 = and i1 %or_ln42_430, i1 %xor_ln42_446

]]></Node>
<StgValue><ssdm name="and_ln42_787"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:102 %and_ln42_788 = and i1 %tmp_2866, i1 %select_ln42_445

]]></Node>
<StgValue><ssdm name="and_ln42_788"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:103 %or_ln42_431 = or i1 %and_ln42_786, i1 %and_ln42_788

]]></Node>
<StgValue><ssdm name="or_ln42_431"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:104 %xor_ln42_447 = xor i1 %or_ln42_431, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_447"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:105 %and_ln42_789 = and i1 %tmp_2862, i1 %xor_ln42_447

]]></Node>
<StgValue><ssdm name="and_ln42_789"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:106 %select_ln42_446 = select i1 %and_ln42_787, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_446"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:107 %or_ln42_432 = or i1 %and_ln42_787, i1 %and_ln42_789

]]></Node>
<StgValue><ssdm name="or_ln42_432"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:108 %select_ln42_447 = select i1 %or_ln42_432, i16 %select_ln42_446, i16 %add_ln42_105

]]></Node>
<StgValue><ssdm name="select_ln42_447"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:132 %select_ln42_448 = select i1 %and_ln42_791, i1 %icmp_ln42_560, i1 %icmp_ln42_561

]]></Node>
<StgValue><ssdm name="select_ln42_448"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:133 %tmp_2873 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_106, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2873"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %xor_ln42_498 = xor i1 %tmp_2873, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_498"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %and_ln42_792 = and i1 %icmp_ln42_559, i1 %xor_ln42_498

]]></Node>
<StgValue><ssdm name="and_ln42_792"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:136 %select_ln42_449 = select i1 %and_ln42_791, i1 %and_ln42_792, i1 %icmp_ln42_560

]]></Node>
<StgValue><ssdm name="select_ln42_449"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:137 %and_ln42_793 = and i1 %and_ln42_791, i1 %icmp_ln42_560

]]></Node>
<StgValue><ssdm name="and_ln42_793"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:138 %xor_ln42_449 = xor i1 %select_ln42_448, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_449"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %or_ln42_434 = or i1 %tmp_2872, i1 %xor_ln42_449

]]></Node>
<StgValue><ssdm name="or_ln42_434"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %xor_ln42_450 = xor i1 %tmp_2868, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_450"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %and_ln42_794 = and i1 %or_ln42_434, i1 %xor_ln42_450

]]></Node>
<StgValue><ssdm name="and_ln42_794"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %and_ln42_795 = and i1 %tmp_2872, i1 %select_ln42_449

]]></Node>
<StgValue><ssdm name="and_ln42_795"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:143 %or_ln42_435 = or i1 %and_ln42_793, i1 %and_ln42_795

]]></Node>
<StgValue><ssdm name="or_ln42_435"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:144 %xor_ln42_451 = xor i1 %or_ln42_435, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_451"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %and_ln42_796 = and i1 %tmp_2868, i1 %xor_ln42_451

]]></Node>
<StgValue><ssdm name="and_ln42_796"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:146 %select_ln42_450 = select i1 %and_ln42_794, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_450"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:147 %or_ln42_436 = or i1 %and_ln42_794, i1 %and_ln42_796

]]></Node>
<StgValue><ssdm name="or_ln42_436"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:148 %select_ln42_451 = select i1 %or_ln42_436, i16 %select_ln42_450, i16 %add_ln42_106

]]></Node>
<StgValue><ssdm name="select_ln42_451"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:170 %select_ln42_452 = select i1 %and_ln42_798, i1 %icmp_ln42_564, i1 %icmp_ln42_565

]]></Node>
<StgValue><ssdm name="select_ln42_452"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:171 %tmp_2879 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_107, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2879"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:172 %xor_ln42_499 = xor i1 %tmp_2879, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_499"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %and_ln42_799 = and i1 %icmp_ln42_563, i1 %xor_ln42_499

]]></Node>
<StgValue><ssdm name="and_ln42_799"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:174 %select_ln42_453 = select i1 %and_ln42_798, i1 %and_ln42_799, i1 %icmp_ln42_564

]]></Node>
<StgValue><ssdm name="select_ln42_453"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %and_ln42_800 = and i1 %and_ln42_798, i1 %icmp_ln42_564

]]></Node>
<StgValue><ssdm name="and_ln42_800"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %xor_ln42_453 = xor i1 %select_ln42_452, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_453"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %or_ln42_438 = or i1 %tmp_2878, i1 %xor_ln42_453

]]></Node>
<StgValue><ssdm name="or_ln42_438"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %xor_ln42_454 = xor i1 %tmp_2874, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_454"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %and_ln42_801 = and i1 %or_ln42_438, i1 %xor_ln42_454

]]></Node>
<StgValue><ssdm name="and_ln42_801"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:180 %and_ln42_802 = and i1 %tmp_2878, i1 %select_ln42_453

]]></Node>
<StgValue><ssdm name="and_ln42_802"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:181 %or_ln42_439 = or i1 %and_ln42_800, i1 %and_ln42_802

]]></Node>
<StgValue><ssdm name="or_ln42_439"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %xor_ln42_455 = xor i1 %or_ln42_439, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_455"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %and_ln42_803 = and i1 %tmp_2874, i1 %xor_ln42_455

]]></Node>
<StgValue><ssdm name="and_ln42_803"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:184 %select_ln42_454 = select i1 %and_ln42_801, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_454"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:185 %or_ln42_440 = or i1 %and_ln42_801, i1 %and_ln42_803

]]></Node>
<StgValue><ssdm name="or_ln42_440"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:186 %select_ln42_455 = select i1 %or_ln42_440, i16 %select_ln42_454, i16 %add_ln42_107

]]></Node>
<StgValue><ssdm name="select_ln42_455"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:210 %select_ln42_456 = select i1 %and_ln42_805, i1 %icmp_ln42_568, i1 %icmp_ln42_569

]]></Node>
<StgValue><ssdm name="select_ln42_456"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:211 %tmp_2885 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_108, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2885"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:212 %xor_ln42_500 = xor i1 %tmp_2885, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_500"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:213 %and_ln42_806 = and i1 %icmp_ln42_567, i1 %xor_ln42_500

]]></Node>
<StgValue><ssdm name="and_ln42_806"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:214 %select_ln42_457 = select i1 %and_ln42_805, i1 %and_ln42_806, i1 %icmp_ln42_568

]]></Node>
<StgValue><ssdm name="select_ln42_457"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:215 %and_ln42_807 = and i1 %and_ln42_805, i1 %icmp_ln42_568

]]></Node>
<StgValue><ssdm name="and_ln42_807"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:216 %xor_ln42_457 = xor i1 %select_ln42_456, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_457"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:217 %or_ln42_442 = or i1 %tmp_2884, i1 %xor_ln42_457

]]></Node>
<StgValue><ssdm name="or_ln42_442"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:218 %xor_ln42_458 = xor i1 %tmp_2880, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_458"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:219 %and_ln42_808 = and i1 %or_ln42_442, i1 %xor_ln42_458

]]></Node>
<StgValue><ssdm name="and_ln42_808"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:220 %and_ln42_809 = and i1 %tmp_2884, i1 %select_ln42_457

]]></Node>
<StgValue><ssdm name="and_ln42_809"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:221 %or_ln42_443 = or i1 %and_ln42_807, i1 %and_ln42_809

]]></Node>
<StgValue><ssdm name="or_ln42_443"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:222 %xor_ln42_459 = xor i1 %or_ln42_443, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_459"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %and_ln42_810 = and i1 %tmp_2880, i1 %xor_ln42_459

]]></Node>
<StgValue><ssdm name="and_ln42_810"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:224 %select_ln42_458 = select i1 %and_ln42_808, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_458"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:225 %or_ln42_444 = or i1 %and_ln42_808, i1 %and_ln42_810

]]></Node>
<StgValue><ssdm name="or_ln42_444"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:226 %select_ln42_459 = select i1 %or_ln42_444, i16 %select_ln42_458, i16 %add_ln42_108

]]></Node>
<StgValue><ssdm name="select_ln42_459"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:248 %select_ln42_460 = select i1 %and_ln42_812, i1 %icmp_ln42_572, i1 %icmp_ln42_573

]]></Node>
<StgValue><ssdm name="select_ln42_460"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:249 %tmp_2891 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_109, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2891"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:250 %xor_ln42_501 = xor i1 %tmp_2891, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_501"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:251 %and_ln42_813 = and i1 %icmp_ln42_571, i1 %xor_ln42_501

]]></Node>
<StgValue><ssdm name="and_ln42_813"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:252 %select_ln42_461 = select i1 %and_ln42_812, i1 %and_ln42_813, i1 %icmp_ln42_572

]]></Node>
<StgValue><ssdm name="select_ln42_461"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:253 %and_ln42_814 = and i1 %and_ln42_812, i1 %icmp_ln42_572

]]></Node>
<StgValue><ssdm name="and_ln42_814"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:254 %xor_ln42_461 = xor i1 %select_ln42_460, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_461"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:255 %or_ln42_446 = or i1 %tmp_2890, i1 %xor_ln42_461

]]></Node>
<StgValue><ssdm name="or_ln42_446"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:256 %xor_ln42_462 = xor i1 %tmp_2886, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_462"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:257 %and_ln42_815 = and i1 %or_ln42_446, i1 %xor_ln42_462

]]></Node>
<StgValue><ssdm name="and_ln42_815"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:258 %and_ln42_816 = and i1 %tmp_2890, i1 %select_ln42_461

]]></Node>
<StgValue><ssdm name="and_ln42_816"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:259 %or_ln42_447 = or i1 %and_ln42_814, i1 %and_ln42_816

]]></Node>
<StgValue><ssdm name="or_ln42_447"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:260 %xor_ln42_463 = xor i1 %or_ln42_447, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_463"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:261 %and_ln42_817 = and i1 %tmp_2886, i1 %xor_ln42_463

]]></Node>
<StgValue><ssdm name="and_ln42_817"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:262 %select_ln42_462 = select i1 %and_ln42_815, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_462"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:263 %or_ln42_448 = or i1 %and_ln42_815, i1 %and_ln42_817

]]></Node>
<StgValue><ssdm name="or_ln42_448"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:264 %select_ln42_463 = select i1 %or_ln42_448, i16 %select_ln42_462, i16 %add_ln42_109

]]></Node>
<StgValue><ssdm name="select_ln42_463"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:288 %select_ln42_464 = select i1 %and_ln42_819, i1 %icmp_ln42_576, i1 %icmp_ln42_577

]]></Node>
<StgValue><ssdm name="select_ln42_464"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:289 %tmp_2897 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_110, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2897"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:290 %xor_ln42_502 = xor i1 %tmp_2897, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_502"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:291 %and_ln42_820 = and i1 %icmp_ln42_575, i1 %xor_ln42_502

]]></Node>
<StgValue><ssdm name="and_ln42_820"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:292 %select_ln42_465 = select i1 %and_ln42_819, i1 %and_ln42_820, i1 %icmp_ln42_576

]]></Node>
<StgValue><ssdm name="select_ln42_465"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:293 %and_ln42_821 = and i1 %and_ln42_819, i1 %icmp_ln42_576

]]></Node>
<StgValue><ssdm name="and_ln42_821"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:294 %xor_ln42_465 = xor i1 %select_ln42_464, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_465"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:295 %or_ln42_450 = or i1 %tmp_2896, i1 %xor_ln42_465

]]></Node>
<StgValue><ssdm name="or_ln42_450"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %xor_ln42_466 = xor i1 %tmp_2892, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_466"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:297 %and_ln42_822 = and i1 %or_ln42_450, i1 %xor_ln42_466

]]></Node>
<StgValue><ssdm name="and_ln42_822"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %and_ln42_823 = and i1 %tmp_2896, i1 %select_ln42_465

]]></Node>
<StgValue><ssdm name="and_ln42_823"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:299 %or_ln42_451 = or i1 %and_ln42_821, i1 %and_ln42_823

]]></Node>
<StgValue><ssdm name="or_ln42_451"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:300 %xor_ln42_467 = xor i1 %or_ln42_451, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_467"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:301 %and_ln42_824 = and i1 %tmp_2892, i1 %xor_ln42_467

]]></Node>
<StgValue><ssdm name="and_ln42_824"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:302 %select_ln42_466 = select i1 %and_ln42_822, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_466"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:303 %or_ln42_452 = or i1 %and_ln42_822, i1 %and_ln42_824

]]></Node>
<StgValue><ssdm name="or_ln42_452"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:304 %select_ln42_467 = select i1 %or_ln42_452, i16 %select_ln42_466, i16 %add_ln42_110

]]></Node>
<StgValue><ssdm name="select_ln42_467"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:326 %select_ln42_468 = select i1 %and_ln42_826, i1 %icmp_ln42_580, i1 %icmp_ln42_581

]]></Node>
<StgValue><ssdm name="select_ln42_468"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:327 %tmp_2903 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_111, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2903"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:328 %xor_ln42_503 = xor i1 %tmp_2903, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_503"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:329 %and_ln42_827 = and i1 %icmp_ln42_579, i1 %xor_ln42_503

]]></Node>
<StgValue><ssdm name="and_ln42_827"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:330 %select_ln42_469 = select i1 %and_ln42_826, i1 %and_ln42_827, i1 %icmp_ln42_580

]]></Node>
<StgValue><ssdm name="select_ln42_469"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:331 %and_ln42_828 = and i1 %and_ln42_826, i1 %icmp_ln42_580

]]></Node>
<StgValue><ssdm name="and_ln42_828"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:332 %xor_ln42_469 = xor i1 %select_ln42_468, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_469"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:333 %or_ln42_454 = or i1 %tmp_2902, i1 %xor_ln42_469

]]></Node>
<StgValue><ssdm name="or_ln42_454"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:334 %xor_ln42_470 = xor i1 %tmp_2898, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_470"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:335 %and_ln42_829 = and i1 %or_ln42_454, i1 %xor_ln42_470

]]></Node>
<StgValue><ssdm name="and_ln42_829"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:336 %and_ln42_830 = and i1 %tmp_2902, i1 %select_ln42_469

]]></Node>
<StgValue><ssdm name="and_ln42_830"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:337 %or_ln42_455 = or i1 %and_ln42_828, i1 %and_ln42_830

]]></Node>
<StgValue><ssdm name="or_ln42_455"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:338 %xor_ln42_471 = xor i1 %or_ln42_455, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_471"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:339 %and_ln42_831 = and i1 %tmp_2898, i1 %xor_ln42_471

]]></Node>
<StgValue><ssdm name="and_ln42_831"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:340 %select_ln42_470 = select i1 %and_ln42_829, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_470"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:341 %or_ln42_456 = or i1 %and_ln42_829, i1 %and_ln42_831

]]></Node>
<StgValue><ssdm name="or_ln42_456"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:342 %select_ln42_471 = select i1 %or_ln42_456, i16 %select_ln42_470, i16 %add_ln42_111

]]></Node>
<StgValue><ssdm name="select_ln42_471"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:344 %conv_i_i_4 = sext i16 %a_70

]]></Node>
<StgValue><ssdm name="conv_i_i_4"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:345 %sext_ln73_112 = sext i16 %weights_162_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_112"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:346 %mul_ln73_112 = mul i32 %conv_i_i_4, i32 %sext_ln73_112

]]></Node>
<StgValue><ssdm name="mul_ln73_112"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:347 %tmp_2904 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_112, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2904"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:348 %trunc_ln42_134 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_112, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_134"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:349 %tmp_2905 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_112, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2905"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:350 %tmp_2906 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_112, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2906"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:351 %trunc_ln42_196 = trunc i32 %mul_ln73_112

]]></Node>
<StgValue><ssdm name="trunc_ln42_196"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:352 %icmp_ln42_582 = icmp_ne  i11 %trunc_ln42_196, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_582"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:353 %tmp_2907 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_112, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2907"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:354 %or_ln42_457 = or i1 %tmp_2905, i1 %icmp_ln42_582

]]></Node>
<StgValue><ssdm name="or_ln42_457"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:355 %and_ln42_832 = and i1 %or_ln42_457, i1 %tmp_2906

]]></Node>
<StgValue><ssdm name="and_ln42_832"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:356 %zext_ln42_112 = zext i1 %and_ln42_832

]]></Node>
<StgValue><ssdm name="zext_ln42_112"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:357 %add_ln42_112 = add i16 %trunc_ln42_134, i16 %zext_ln42_112

]]></Node>
<StgValue><ssdm name="add_ln42_112"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:358 %tmp_2908 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_112, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2908"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:359 %xor_ln42_472 = xor i1 %tmp_2908, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_472"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:360 %and_ln42_833 = and i1 %tmp_2907, i1 %xor_ln42_472

]]></Node>
<StgValue><ssdm name="and_ln42_833"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:361 %tmp_985 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_112, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:362 %icmp_ln42_583 = icmp_eq  i3 %tmp_985, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_583"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:363 %tmp_986 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_112, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:364 %icmp_ln42_584 = icmp_eq  i4 %tmp_986, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_584"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:365 %icmp_ln42_585 = icmp_eq  i4 %tmp_986, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_585"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:366 %select_ln42_472 = select i1 %and_ln42_833, i1 %icmp_ln42_584, i1 %icmp_ln42_585

]]></Node>
<StgValue><ssdm name="select_ln42_472"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:367 %tmp_2909 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_112, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2909"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:368 %xor_ln42_504 = xor i1 %tmp_2909, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_504"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:369 %and_ln42_834 = and i1 %icmp_ln42_583, i1 %xor_ln42_504

]]></Node>
<StgValue><ssdm name="and_ln42_834"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:370 %select_ln42_473 = select i1 %and_ln42_833, i1 %and_ln42_834, i1 %icmp_ln42_584

]]></Node>
<StgValue><ssdm name="select_ln42_473"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:371 %and_ln42_835 = and i1 %and_ln42_833, i1 %icmp_ln42_584

]]></Node>
<StgValue><ssdm name="and_ln42_835"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:372 %xor_ln42_473 = xor i1 %select_ln42_472, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_473"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:373 %or_ln42_458 = or i1 %tmp_2908, i1 %xor_ln42_473

]]></Node>
<StgValue><ssdm name="or_ln42_458"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:374 %xor_ln42_474 = xor i1 %tmp_2904, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_474"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:375 %and_ln42_836 = and i1 %or_ln42_458, i1 %xor_ln42_474

]]></Node>
<StgValue><ssdm name="and_ln42_836"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:376 %and_ln42_837 = and i1 %tmp_2908, i1 %select_ln42_473

]]></Node>
<StgValue><ssdm name="and_ln42_837"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:377 %or_ln42_459 = or i1 %and_ln42_835, i1 %and_ln42_837

]]></Node>
<StgValue><ssdm name="or_ln42_459"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:378 %xor_ln42_475 = xor i1 %or_ln42_459, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_475"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:379 %and_ln42_838 = and i1 %tmp_2904, i1 %xor_ln42_475

]]></Node>
<StgValue><ssdm name="and_ln42_838"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:380 %select_ln42_474 = select i1 %and_ln42_836, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_474"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:381 %or_ln42_460 = or i1 %and_ln42_836, i1 %and_ln42_838

]]></Node>
<StgValue><ssdm name="or_ln42_460"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:382 %select_ln42_475 = select i1 %or_ln42_460, i16 %select_ln42_474, i16 %add_ln42_112

]]></Node>
<StgValue><ssdm name="select_ln42_475"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:383 %sext_ln73_113 = sext i16 %weights_163_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_113"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:384 %mul_ln73_113 = mul i32 %conv_i_i_4, i32 %sext_ln73_113

]]></Node>
<StgValue><ssdm name="mul_ln73_113"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:385 %tmp_2910 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_113, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2910"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:386 %trunc_ln42_135 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_113, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_135"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:387 %tmp_2911 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_113, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2911"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:388 %tmp_2912 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_113, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2912"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:389 %trunc_ln42_197 = trunc i32 %mul_ln73_113

]]></Node>
<StgValue><ssdm name="trunc_ln42_197"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:390 %icmp_ln42_586 = icmp_ne  i11 %trunc_ln42_197, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_586"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:391 %tmp_2913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_113, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2913"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:392 %or_ln42_461 = or i1 %tmp_2911, i1 %icmp_ln42_586

]]></Node>
<StgValue><ssdm name="or_ln42_461"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:393 %and_ln42_839 = and i1 %or_ln42_461, i1 %tmp_2912

]]></Node>
<StgValue><ssdm name="and_ln42_839"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:394 %zext_ln42_113 = zext i1 %and_ln42_839

]]></Node>
<StgValue><ssdm name="zext_ln42_113"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:395 %add_ln42_113 = add i16 %trunc_ln42_135, i16 %zext_ln42_113

]]></Node>
<StgValue><ssdm name="add_ln42_113"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:396 %tmp_2914 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_113, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2914"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:397 %xor_ln42_476 = xor i1 %tmp_2914, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_476"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:398 %and_ln42_840 = and i1 %tmp_2913, i1 %xor_ln42_476

]]></Node>
<StgValue><ssdm name="and_ln42_840"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:399 %tmp_987 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_113, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:400 %icmp_ln42_587 = icmp_eq  i3 %tmp_987, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_587"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:401 %tmp_988 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_113, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:402 %icmp_ln42_588 = icmp_eq  i4 %tmp_988, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_588"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:403 %icmp_ln42_589 = icmp_eq  i4 %tmp_988, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_589"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:404 %select_ln42_476 = select i1 %and_ln42_840, i1 %icmp_ln42_588, i1 %icmp_ln42_589

]]></Node>
<StgValue><ssdm name="select_ln42_476"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:405 %tmp_2915 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_113, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2915"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:406 %xor_ln42_505 = xor i1 %tmp_2915, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_505"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:407 %and_ln42_841 = and i1 %icmp_ln42_587, i1 %xor_ln42_505

]]></Node>
<StgValue><ssdm name="and_ln42_841"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:408 %select_ln42_477 = select i1 %and_ln42_840, i1 %and_ln42_841, i1 %icmp_ln42_588

]]></Node>
<StgValue><ssdm name="select_ln42_477"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:409 %and_ln42_842 = and i1 %and_ln42_840, i1 %icmp_ln42_588

]]></Node>
<StgValue><ssdm name="and_ln42_842"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:410 %xor_ln42_477 = xor i1 %select_ln42_476, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_477"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:411 %or_ln42_462 = or i1 %tmp_2914, i1 %xor_ln42_477

]]></Node>
<StgValue><ssdm name="or_ln42_462"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:412 %xor_ln42_478 = xor i1 %tmp_2910, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_478"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:413 %and_ln42_843 = and i1 %or_ln42_462, i1 %xor_ln42_478

]]></Node>
<StgValue><ssdm name="and_ln42_843"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:414 %and_ln42_844 = and i1 %tmp_2914, i1 %select_ln42_477

]]></Node>
<StgValue><ssdm name="and_ln42_844"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:415 %or_ln42_463 = or i1 %and_ln42_842, i1 %and_ln42_844

]]></Node>
<StgValue><ssdm name="or_ln42_463"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:416 %xor_ln42_479 = xor i1 %or_ln42_463, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_479"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:417 %and_ln42_845 = and i1 %tmp_2910, i1 %xor_ln42_479

]]></Node>
<StgValue><ssdm name="and_ln42_845"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:418 %select_ln42_478 = select i1 %and_ln42_843, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_478"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:419 %or_ln42_464 = or i1 %and_ln42_843, i1 %and_ln42_845

]]></Node>
<StgValue><ssdm name="or_ln42_464"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:420 %select_ln42_479 = select i1 %or_ln42_464, i16 %select_ln42_478, i16 %add_ln42_113

]]></Node>
<StgValue><ssdm name="select_ln42_479"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:422 %conv_i_i_5 = sext i16 %a_71

]]></Node>
<StgValue><ssdm name="conv_i_i_5"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:423 %sext_ln73_114 = sext i16 %weights_164_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_114"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:424 %mul_ln73_114 = mul i32 %conv_i_i_5, i32 %sext_ln73_114

]]></Node>
<StgValue><ssdm name="mul_ln73_114"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:425 %tmp_2916 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_114, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2916"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:426 %trunc_ln42_136 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_114, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_136"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:427 %tmp_2917 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_114, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2917"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:428 %tmp_2918 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_114, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2918"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:429 %trunc_ln42_198 = trunc i32 %mul_ln73_114

]]></Node>
<StgValue><ssdm name="trunc_ln42_198"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:430 %icmp_ln42_590 = icmp_ne  i11 %trunc_ln42_198, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_590"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:431 %tmp_2919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_114, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2919"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:432 %or_ln42_465 = or i1 %tmp_2917, i1 %icmp_ln42_590

]]></Node>
<StgValue><ssdm name="or_ln42_465"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:433 %and_ln42_846 = and i1 %or_ln42_465, i1 %tmp_2918

]]></Node>
<StgValue><ssdm name="and_ln42_846"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:434 %zext_ln42_114 = zext i1 %and_ln42_846

]]></Node>
<StgValue><ssdm name="zext_ln42_114"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:435 %add_ln42_114 = add i16 %trunc_ln42_136, i16 %zext_ln42_114

]]></Node>
<StgValue><ssdm name="add_ln42_114"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:436 %tmp_2920 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_114, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2920"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:437 %xor_ln42_480 = xor i1 %tmp_2920, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_480"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:438 %and_ln42_847 = and i1 %tmp_2919, i1 %xor_ln42_480

]]></Node>
<StgValue><ssdm name="and_ln42_847"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:439 %tmp_989 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_114, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_989"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:440 %icmp_ln42_591 = icmp_eq  i3 %tmp_989, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_591"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:441 %tmp_990 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_114, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_990"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:442 %icmp_ln42_592 = icmp_eq  i4 %tmp_990, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_592"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:443 %icmp_ln42_593 = icmp_eq  i4 %tmp_990, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_593"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:444 %select_ln42_480 = select i1 %and_ln42_847, i1 %icmp_ln42_592, i1 %icmp_ln42_593

]]></Node>
<StgValue><ssdm name="select_ln42_480"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:445 %tmp_2921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_114, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2921"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:446 %xor_ln42_506 = xor i1 %tmp_2921, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_506"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:447 %and_ln42_848 = and i1 %icmp_ln42_591, i1 %xor_ln42_506

]]></Node>
<StgValue><ssdm name="and_ln42_848"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:448 %select_ln42_481 = select i1 %and_ln42_847, i1 %and_ln42_848, i1 %icmp_ln42_592

]]></Node>
<StgValue><ssdm name="select_ln42_481"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:449 %and_ln42_849 = and i1 %and_ln42_847, i1 %icmp_ln42_592

]]></Node>
<StgValue><ssdm name="and_ln42_849"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:450 %xor_ln42_481 = xor i1 %select_ln42_480, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_481"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:451 %or_ln42_466 = or i1 %tmp_2920, i1 %xor_ln42_481

]]></Node>
<StgValue><ssdm name="or_ln42_466"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:452 %xor_ln42_482 = xor i1 %tmp_2916, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_482"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:453 %and_ln42_850 = and i1 %or_ln42_466, i1 %xor_ln42_482

]]></Node>
<StgValue><ssdm name="and_ln42_850"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:454 %and_ln42_851 = and i1 %tmp_2920, i1 %select_ln42_481

]]></Node>
<StgValue><ssdm name="and_ln42_851"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:455 %or_ln42_467 = or i1 %and_ln42_849, i1 %and_ln42_851

]]></Node>
<StgValue><ssdm name="or_ln42_467"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:456 %xor_ln42_483 = xor i1 %or_ln42_467, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_483"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:457 %and_ln42_852 = and i1 %tmp_2916, i1 %xor_ln42_483

]]></Node>
<StgValue><ssdm name="and_ln42_852"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:458 %select_ln42_482 = select i1 %and_ln42_850, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_482"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:459 %or_ln42_468 = or i1 %and_ln42_850, i1 %and_ln42_852

]]></Node>
<StgValue><ssdm name="or_ln42_468"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:460 %select_ln42_483 = select i1 %or_ln42_468, i16 %select_ln42_482, i16 %add_ln42_114

]]></Node>
<StgValue><ssdm name="select_ln42_483"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:461 %sext_ln73_115 = sext i16 %weights_165_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_115"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:462 %mul_ln73_115 = mul i32 %conv_i_i_5, i32 %sext_ln73_115

]]></Node>
<StgValue><ssdm name="mul_ln73_115"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:463 %tmp_2922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_115, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2922"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:464 %trunc_ln42_137 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_115, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_137"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:465 %tmp_2923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_115, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2923"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:466 %tmp_2924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_115, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2924"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:467 %trunc_ln42_199 = trunc i32 %mul_ln73_115

]]></Node>
<StgValue><ssdm name="trunc_ln42_199"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:468 %icmp_ln42_594 = icmp_ne  i11 %trunc_ln42_199, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_594"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:469 %tmp_2925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_115, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2925"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:470 %or_ln42_469 = or i1 %tmp_2923, i1 %icmp_ln42_594

]]></Node>
<StgValue><ssdm name="or_ln42_469"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:471 %and_ln42_853 = and i1 %or_ln42_469, i1 %tmp_2924

]]></Node>
<StgValue><ssdm name="and_ln42_853"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:472 %zext_ln42_115 = zext i1 %and_ln42_853

]]></Node>
<StgValue><ssdm name="zext_ln42_115"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:473 %add_ln42_115 = add i16 %trunc_ln42_137, i16 %zext_ln42_115

]]></Node>
<StgValue><ssdm name="add_ln42_115"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:474 %tmp_2926 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_115, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2926"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:475 %xor_ln42_484 = xor i1 %tmp_2926, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_484"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:476 %and_ln42_854 = and i1 %tmp_2925, i1 %xor_ln42_484

]]></Node>
<StgValue><ssdm name="and_ln42_854"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:477 %tmp_991 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_115, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_991"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:478 %icmp_ln42_595 = icmp_eq  i3 %tmp_991, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_595"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:479 %tmp_992 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_115, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_992"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:480 %icmp_ln42_596 = icmp_eq  i4 %tmp_992, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_596"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:481 %icmp_ln42_597 = icmp_eq  i4 %tmp_992, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_597"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:482 %select_ln42_484 = select i1 %and_ln42_854, i1 %icmp_ln42_596, i1 %icmp_ln42_597

]]></Node>
<StgValue><ssdm name="select_ln42_484"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:483 %tmp_2927 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_115, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2927"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:484 %xor_ln42_507 = xor i1 %tmp_2927, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_507"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:485 %and_ln42_855 = and i1 %icmp_ln42_595, i1 %xor_ln42_507

]]></Node>
<StgValue><ssdm name="and_ln42_855"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:486 %select_ln42_485 = select i1 %and_ln42_854, i1 %and_ln42_855, i1 %icmp_ln42_596

]]></Node>
<StgValue><ssdm name="select_ln42_485"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:487 %and_ln42_856 = and i1 %and_ln42_854, i1 %icmp_ln42_596

]]></Node>
<StgValue><ssdm name="and_ln42_856"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:488 %xor_ln42_485 = xor i1 %select_ln42_484, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_485"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:489 %or_ln42_470 = or i1 %tmp_2926, i1 %xor_ln42_485

]]></Node>
<StgValue><ssdm name="or_ln42_470"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:490 %xor_ln42_486 = xor i1 %tmp_2922, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_486"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:491 %and_ln42_857 = and i1 %or_ln42_470, i1 %xor_ln42_486

]]></Node>
<StgValue><ssdm name="and_ln42_857"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:492 %and_ln42_858 = and i1 %tmp_2926, i1 %select_ln42_485

]]></Node>
<StgValue><ssdm name="and_ln42_858"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:493 %or_ln42_471 = or i1 %and_ln42_856, i1 %and_ln42_858

]]></Node>
<StgValue><ssdm name="or_ln42_471"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:494 %xor_ln42_487 = xor i1 %or_ln42_471, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_487"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:495 %and_ln42_859 = and i1 %tmp_2922, i1 %xor_ln42_487

]]></Node>
<StgValue><ssdm name="and_ln42_859"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:496 %select_ln42_486 = select i1 %and_ln42_857, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_486"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:497 %or_ln42_472 = or i1 %and_ln42_857, i1 %and_ln42_859

]]></Node>
<StgValue><ssdm name="or_ln42_472"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:498 %select_ln42_487 = select i1 %or_ln42_472, i16 %select_ln42_486, i16 %add_ln42_115

]]></Node>
<StgValue><ssdm name="select_ln42_487"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:500 %conv_i_i_6 = sext i16 %a_72

]]></Node>
<StgValue><ssdm name="conv_i_i_6"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:501 %sext_ln73_116 = sext i16 %weights_166_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_116"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:502 %mul_ln73_116 = mul i32 %conv_i_i_6, i32 %sext_ln73_116

]]></Node>
<StgValue><ssdm name="mul_ln73_116"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:503 %tmp_2928 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_116, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2928"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:504 %trunc_ln42_138 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_116, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_138"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:505 %tmp_2929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_116, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2929"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:506 %tmp_2930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_116, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2930"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:507 %trunc_ln42_200 = trunc i32 %mul_ln73_116

]]></Node>
<StgValue><ssdm name="trunc_ln42_200"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:508 %icmp_ln42_598 = icmp_ne  i11 %trunc_ln42_200, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_598"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:509 %tmp_2931 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_116, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2931"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:510 %or_ln42_473 = or i1 %tmp_2929, i1 %icmp_ln42_598

]]></Node>
<StgValue><ssdm name="or_ln42_473"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:511 %and_ln42_860 = and i1 %or_ln42_473, i1 %tmp_2930

]]></Node>
<StgValue><ssdm name="and_ln42_860"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:512 %zext_ln42_116 = zext i1 %and_ln42_860

]]></Node>
<StgValue><ssdm name="zext_ln42_116"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:513 %add_ln42_116 = add i16 %trunc_ln42_138, i16 %zext_ln42_116

]]></Node>
<StgValue><ssdm name="add_ln42_116"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:514 %tmp_2932 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_116, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2932"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:515 %xor_ln42_488 = xor i1 %tmp_2932, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_488"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:516 %and_ln42_861 = and i1 %tmp_2931, i1 %xor_ln42_488

]]></Node>
<StgValue><ssdm name="and_ln42_861"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:517 %tmp_993 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_116, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_993"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:518 %icmp_ln42_599 = icmp_eq  i3 %tmp_993, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_599"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:519 %tmp_994 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_116, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_994"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:520 %icmp_ln42_600 = icmp_eq  i4 %tmp_994, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_600"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:521 %icmp_ln42_601 = icmp_eq  i4 %tmp_994, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_601"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:522 %select_ln42_488 = select i1 %and_ln42_861, i1 %icmp_ln42_600, i1 %icmp_ln42_601

]]></Node>
<StgValue><ssdm name="select_ln42_488"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:523 %tmp_2933 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_116, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2933"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:524 %xor_ln42_508 = xor i1 %tmp_2933, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_508"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:525 %and_ln42_862 = and i1 %icmp_ln42_599, i1 %xor_ln42_508

]]></Node>
<StgValue><ssdm name="and_ln42_862"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:526 %select_ln42_489 = select i1 %and_ln42_861, i1 %and_ln42_862, i1 %icmp_ln42_600

]]></Node>
<StgValue><ssdm name="select_ln42_489"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:527 %and_ln42_863 = and i1 %and_ln42_861, i1 %icmp_ln42_600

]]></Node>
<StgValue><ssdm name="and_ln42_863"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:528 %xor_ln42_489 = xor i1 %select_ln42_488, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_489"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:529 %or_ln42_474 = or i1 %tmp_2932, i1 %xor_ln42_489

]]></Node>
<StgValue><ssdm name="or_ln42_474"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:530 %xor_ln42_490 = xor i1 %tmp_2928, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_490"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:531 %and_ln42_864 = and i1 %or_ln42_474, i1 %xor_ln42_490

]]></Node>
<StgValue><ssdm name="and_ln42_864"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:532 %and_ln42_865 = and i1 %tmp_2932, i1 %select_ln42_489

]]></Node>
<StgValue><ssdm name="and_ln42_865"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:533 %or_ln42_475 = or i1 %and_ln42_863, i1 %and_ln42_865

]]></Node>
<StgValue><ssdm name="or_ln42_475"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:534 %xor_ln42_491 = xor i1 %or_ln42_475, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_491"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:535 %and_ln42_866 = and i1 %tmp_2928, i1 %xor_ln42_491

]]></Node>
<StgValue><ssdm name="and_ln42_866"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:536 %select_ln42_490 = select i1 %and_ln42_864, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_490"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:537 %or_ln42_476 = or i1 %and_ln42_864, i1 %and_ln42_866

]]></Node>
<StgValue><ssdm name="or_ln42_476"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:538 %select_ln42_491 = select i1 %or_ln42_476, i16 %select_ln42_490, i16 %add_ln42_116

]]></Node>
<StgValue><ssdm name="select_ln42_491"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:539 %sext_ln73_117 = sext i16 %weights_167_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_117"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:540 %mul_ln73_117 = mul i32 %conv_i_i_6, i32 %sext_ln73_117

]]></Node>
<StgValue><ssdm name="mul_ln73_117"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:541 %tmp_2934 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_117, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2934"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:542 %trunc_ln42_139 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_117, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_139"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:543 %tmp_2935 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_117, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2935"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:544 %tmp_2936 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_117, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2936"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:545 %trunc_ln42_201 = trunc i32 %mul_ln73_117

]]></Node>
<StgValue><ssdm name="trunc_ln42_201"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:546 %icmp_ln42_602 = icmp_ne  i11 %trunc_ln42_201, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_602"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:547 %tmp_2937 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_117, i32 27

]]></Node>
<StgValue><ssdm name="tmp_2937"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:548 %or_ln42_477 = or i1 %tmp_2935, i1 %icmp_ln42_602

]]></Node>
<StgValue><ssdm name="or_ln42_477"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:549 %and_ln42_867 = and i1 %or_ln42_477, i1 %tmp_2936

]]></Node>
<StgValue><ssdm name="and_ln42_867"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:550 %zext_ln42_117 = zext i1 %and_ln42_867

]]></Node>
<StgValue><ssdm name="zext_ln42_117"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:551 %add_ln42_117 = add i16 %trunc_ln42_139, i16 %zext_ln42_117

]]></Node>
<StgValue><ssdm name="add_ln42_117"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:552 %tmp_2938 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_117, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2938"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:553 %xor_ln42_492 = xor i1 %tmp_2938, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_492"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:554 %and_ln42_868 = and i1 %tmp_2937, i1 %xor_ln42_492

]]></Node>
<StgValue><ssdm name="and_ln42_868"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:555 %tmp_995 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_117, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_995"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:556 %icmp_ln42_603 = icmp_eq  i3 %tmp_995, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_603"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:557 %tmp_996 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_117, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_996"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:558 %icmp_ln42_604 = icmp_eq  i4 %tmp_996, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_604"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:559 %icmp_ln42_605 = icmp_eq  i4 %tmp_996, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_605"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:560 %select_ln42_492 = select i1 %and_ln42_868, i1 %icmp_ln42_604, i1 %icmp_ln42_605

]]></Node>
<StgValue><ssdm name="select_ln42_492"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:561 %tmp_2939 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_117, i32 28

]]></Node>
<StgValue><ssdm name="tmp_2939"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:562 %xor_ln42_509 = xor i1 %tmp_2939, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_509"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:563 %and_ln42_869 = and i1 %icmp_ln42_603, i1 %xor_ln42_509

]]></Node>
<StgValue><ssdm name="and_ln42_869"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:564 %select_ln42_493 = select i1 %and_ln42_868, i1 %and_ln42_869, i1 %icmp_ln42_604

]]></Node>
<StgValue><ssdm name="select_ln42_493"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:565 %and_ln42_870 = and i1 %and_ln42_868, i1 %icmp_ln42_604

]]></Node>
<StgValue><ssdm name="and_ln42_870"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:566 %xor_ln42_493 = xor i1 %select_ln42_492, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_493"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:567 %or_ln42_478 = or i1 %tmp_2938, i1 %xor_ln42_493

]]></Node>
<StgValue><ssdm name="or_ln42_478"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:568 %xor_ln42_494 = xor i1 %tmp_2934, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_494"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:569 %and_ln42_871 = and i1 %or_ln42_478, i1 %xor_ln42_494

]]></Node>
<StgValue><ssdm name="and_ln42_871"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:570 %and_ln42_872 = and i1 %tmp_2938, i1 %select_ln42_493

]]></Node>
<StgValue><ssdm name="and_ln42_872"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:571 %or_ln42_479 = or i1 %and_ln42_870, i1 %and_ln42_872

]]></Node>
<StgValue><ssdm name="or_ln42_479"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:572 %xor_ln42_495 = xor i1 %or_ln42_479, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_495"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:573 %and_ln42_873 = and i1 %tmp_2934, i1 %xor_ln42_495

]]></Node>
<StgValue><ssdm name="and_ln42_873"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:574 %select_ln42_494 = select i1 %and_ln42_871, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_494"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:575 %or_ln42_480 = or i1 %and_ln42_871, i1 %and_ln42_873

]]></Node>
<StgValue><ssdm name="or_ln42_480"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:576 %select_ln42_495 = select i1 %or_ln42_480, i16 %select_ln42_494, i16 %add_ln42_117

]]></Node>
<StgValue><ssdm name="select_ln42_495"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:577 %sext_ln58 = sext i16 %select_ln42_443

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:578 %sext_ln58_185 = sext i16 %select_ln42_451

]]></Node>
<StgValue><ssdm name="sext_ln58_185"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:579 %add_ln58_185 = add i16 %select_ln42_451, i16 %select_ln42_443

]]></Node>
<StgValue><ssdm name="add_ln58_185"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:580 %add_ln58 = add i17 %sext_ln58_185, i17 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:581 %tmp_2940 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2940"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:582 %tmp_2941 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_185, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2941"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:583 %xor_ln58 = xor i1 %tmp_2940, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:584 %and_ln58 = and i1 %tmp_2941, i1 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:585 %xor_ln58_377 = xor i1 %tmp_2941, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_377"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:586 %and_ln58_185 = and i1 %tmp_2940, i1 %xor_ln58_377

]]></Node>
<StgValue><ssdm name="and_ln58_185"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:587 %xor_ln58_378 = xor i1 %tmp_2940, i1 %tmp_2941

]]></Node>
<StgValue><ssdm name="xor_ln58_378"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:588 %xor_ln58_379 = xor i1 %xor_ln58_378, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_379"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:589 %or_ln58 = or i1 %and_ln58, i1 %xor_ln58_379

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:590 %select_ln58 = select i1 %xor_ln58_378, i16 32767, i16 %add_ln58_185

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:591 %select_ln58_281 = select i1 %and_ln58_185, i16 32768, i16 %add_ln58_185

]]></Node>
<StgValue><ssdm name="select_ln58_281"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:592 %select_ln58_282 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_281

]]></Node>
<StgValue><ssdm name="select_ln58_282"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:593 %sext_ln58_186 = sext i16 %select_ln42_447

]]></Node>
<StgValue><ssdm name="sext_ln58_186"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:594 %sext_ln58_187 = sext i16 %select_ln42_455

]]></Node>
<StgValue><ssdm name="sext_ln58_187"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:595 %add_ln58_186 = add i16 %select_ln42_455, i16 %select_ln42_447

]]></Node>
<StgValue><ssdm name="add_ln58_186"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:596 %add_ln58_122 = add i17 %sext_ln58_187, i17 %sext_ln58_186

]]></Node>
<StgValue><ssdm name="add_ln58_122"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:597 %tmp_2942 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_122, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2942"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:598 %tmp_2943 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_186, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2943"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:599 %xor_ln58_380 = xor i1 %tmp_2942, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_380"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:600 %and_ln58_186 = and i1 %tmp_2943, i1 %xor_ln58_380

]]></Node>
<StgValue><ssdm name="and_ln58_186"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:601 %xor_ln58_381 = xor i1 %tmp_2943, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_381"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:602 %and_ln58_187 = and i1 %tmp_2942, i1 %xor_ln58_381

]]></Node>
<StgValue><ssdm name="and_ln58_187"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:603 %xor_ln58_382 = xor i1 %tmp_2942, i1 %tmp_2943

]]></Node>
<StgValue><ssdm name="xor_ln58_382"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:604 %xor_ln58_383 = xor i1 %xor_ln58_382, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_383"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:605 %or_ln58_89 = or i1 %and_ln58_186, i1 %xor_ln58_383

]]></Node>
<StgValue><ssdm name="or_ln58_89"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:606 %select_ln58_283 = select i1 %xor_ln58_382, i16 32767, i16 %add_ln58_186

]]></Node>
<StgValue><ssdm name="select_ln58_283"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:607 %select_ln58_284 = select i1 %and_ln58_187, i16 32768, i16 %add_ln58_186

]]></Node>
<StgValue><ssdm name="select_ln58_284"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:608 %select_ln58_285 = select i1 %or_ln58_89, i16 %select_ln58_283, i16 %select_ln58_284

]]></Node>
<StgValue><ssdm name="select_ln58_285"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:609 %sext_ln58_188 = sext i16 %select_ln58_282

]]></Node>
<StgValue><ssdm name="sext_ln58_188"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:610 %sext_ln58_189 = sext i16 %select_ln42_459

]]></Node>
<StgValue><ssdm name="sext_ln58_189"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:611 %add_ln58_187 = add i16 %select_ln42_459, i16 %select_ln58_282

]]></Node>
<StgValue><ssdm name="add_ln58_187"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:612 %add_ln58_123 = add i17 %sext_ln58_189, i17 %sext_ln58_188

]]></Node>
<StgValue><ssdm name="add_ln58_123"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:613 %tmp_2944 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_123, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2944"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:614 %tmp_2945 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_187, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2945"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:615 %xor_ln58_384 = xor i1 %tmp_2944, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_384"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:616 %and_ln58_188 = and i1 %tmp_2945, i1 %xor_ln58_384

]]></Node>
<StgValue><ssdm name="and_ln58_188"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:617 %xor_ln58_385 = xor i1 %tmp_2945, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_385"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:618 %and_ln58_189 = and i1 %tmp_2944, i1 %xor_ln58_385

]]></Node>
<StgValue><ssdm name="and_ln58_189"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:619 %xor_ln58_386 = xor i1 %tmp_2944, i1 %tmp_2945

]]></Node>
<StgValue><ssdm name="xor_ln58_386"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:620 %xor_ln58_387 = xor i1 %xor_ln58_386, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_387"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:621 %or_ln58_90 = or i1 %and_ln58_188, i1 %xor_ln58_387

]]></Node>
<StgValue><ssdm name="or_ln58_90"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:622 %select_ln58_286 = select i1 %xor_ln58_386, i16 32767, i16 %add_ln58_187

]]></Node>
<StgValue><ssdm name="select_ln58_286"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:623 %select_ln58_287 = select i1 %and_ln58_189, i16 32768, i16 %add_ln58_187

]]></Node>
<StgValue><ssdm name="select_ln58_287"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:624 %select_ln58_288 = select i1 %or_ln58_90, i16 %select_ln58_286, i16 %select_ln58_287

]]></Node>
<StgValue><ssdm name="select_ln58_288"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:625 %sext_ln58_190 = sext i16 %select_ln58_285

]]></Node>
<StgValue><ssdm name="sext_ln58_190"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:626 %sext_ln58_191 = sext i16 %select_ln42_463

]]></Node>
<StgValue><ssdm name="sext_ln58_191"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:627 %add_ln58_188 = add i16 %select_ln42_463, i16 %select_ln58_285

]]></Node>
<StgValue><ssdm name="add_ln58_188"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:628 %add_ln58_124 = add i17 %sext_ln58_191, i17 %sext_ln58_190

]]></Node>
<StgValue><ssdm name="add_ln58_124"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:629 %tmp_2946 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_124, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2946"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:630 %tmp_2947 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_188, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2947"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:631 %xor_ln58_388 = xor i1 %tmp_2946, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_388"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:632 %and_ln58_190 = and i1 %tmp_2947, i1 %xor_ln58_388

]]></Node>
<StgValue><ssdm name="and_ln58_190"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:633 %xor_ln58_389 = xor i1 %tmp_2947, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_389"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:634 %and_ln58_191 = and i1 %tmp_2946, i1 %xor_ln58_389

]]></Node>
<StgValue><ssdm name="and_ln58_191"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:635 %xor_ln58_390 = xor i1 %tmp_2946, i1 %tmp_2947

]]></Node>
<StgValue><ssdm name="xor_ln58_390"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:636 %xor_ln58_391 = xor i1 %xor_ln58_390, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_391"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:637 %or_ln58_91 = or i1 %and_ln58_190, i1 %xor_ln58_391

]]></Node>
<StgValue><ssdm name="or_ln58_91"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:638 %select_ln58_289 = select i1 %xor_ln58_390, i16 32767, i16 %add_ln58_188

]]></Node>
<StgValue><ssdm name="select_ln58_289"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:639 %select_ln58_290 = select i1 %and_ln58_191, i16 32768, i16 %add_ln58_188

]]></Node>
<StgValue><ssdm name="select_ln58_290"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:640 %select_ln58_291 = select i1 %or_ln58_91, i16 %select_ln58_289, i16 %select_ln58_290

]]></Node>
<StgValue><ssdm name="select_ln58_291"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:641 %sext_ln58_192 = sext i16 %select_ln58_288

]]></Node>
<StgValue><ssdm name="sext_ln58_192"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:642 %sext_ln58_193 = sext i16 %select_ln42_467

]]></Node>
<StgValue><ssdm name="sext_ln58_193"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:643 %add_ln58_189 = add i16 %select_ln42_467, i16 %select_ln58_288

]]></Node>
<StgValue><ssdm name="add_ln58_189"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:644 %add_ln58_125 = add i17 %sext_ln58_193, i17 %sext_ln58_192

]]></Node>
<StgValue><ssdm name="add_ln58_125"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:645 %tmp_2948 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_125, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2948"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:646 %tmp_2949 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_189, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2949"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:657 %sext_ln58_194 = sext i16 %select_ln58_291

]]></Node>
<StgValue><ssdm name="sext_ln58_194"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:658 %sext_ln58_195 = sext i16 %select_ln42_471

]]></Node>
<StgValue><ssdm name="sext_ln58_195"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:659 %add_ln58_190 = add i16 %select_ln42_471, i16 %select_ln58_291

]]></Node>
<StgValue><ssdm name="add_ln58_190"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:660 %add_ln58_126 = add i17 %sext_ln58_195, i17 %sext_ln58_194

]]></Node>
<StgValue><ssdm name="add_ln58_126"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:661 %tmp_2950 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_126, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2950"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:662 %tmp_2951 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_190, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2951"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 14, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:647 %xor_ln58_392 = xor i1 %tmp_2948, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_392"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:648 %and_ln58_192 = and i1 %tmp_2949, i1 %xor_ln58_392

]]></Node>
<StgValue><ssdm name="and_ln58_192"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:649 %xor_ln58_393 = xor i1 %tmp_2949, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_393"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:650 %and_ln58_193 = and i1 %tmp_2948, i1 %xor_ln58_393

]]></Node>
<StgValue><ssdm name="and_ln58_193"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:651 %xor_ln58_394 = xor i1 %tmp_2948, i1 %tmp_2949

]]></Node>
<StgValue><ssdm name="xor_ln58_394"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:652 %xor_ln58_395 = xor i1 %xor_ln58_394, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_395"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:653 %or_ln58_92 = or i1 %and_ln58_192, i1 %xor_ln58_395

]]></Node>
<StgValue><ssdm name="or_ln58_92"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:654 %select_ln58_292 = select i1 %xor_ln58_394, i16 32767, i16 %add_ln58_189

]]></Node>
<StgValue><ssdm name="select_ln58_292"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:655 %select_ln58_293 = select i1 %and_ln58_193, i16 32768, i16 %add_ln58_189

]]></Node>
<StgValue><ssdm name="select_ln58_293"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:656 %select_ln58_294 = select i1 %or_ln58_92, i16 %select_ln58_292, i16 %select_ln58_293

]]></Node>
<StgValue><ssdm name="select_ln58_294"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:663 %xor_ln58_396 = xor i1 %tmp_2950, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_396"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:664 %and_ln58_194 = and i1 %tmp_2951, i1 %xor_ln58_396

]]></Node>
<StgValue><ssdm name="and_ln58_194"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:665 %xor_ln58_397 = xor i1 %tmp_2951, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_397"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:666 %and_ln58_195 = and i1 %tmp_2950, i1 %xor_ln58_397

]]></Node>
<StgValue><ssdm name="and_ln58_195"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:667 %xor_ln58_398 = xor i1 %tmp_2950, i1 %tmp_2951

]]></Node>
<StgValue><ssdm name="xor_ln58_398"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:668 %xor_ln58_399 = xor i1 %xor_ln58_398, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_399"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:669 %or_ln58_93 = or i1 %and_ln58_194, i1 %xor_ln58_399

]]></Node>
<StgValue><ssdm name="or_ln58_93"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:670 %select_ln58_295 = select i1 %xor_ln58_398, i16 32767, i16 %add_ln58_190

]]></Node>
<StgValue><ssdm name="select_ln58_295"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:671 %select_ln58_296 = select i1 %and_ln58_195, i16 32768, i16 %add_ln58_190

]]></Node>
<StgValue><ssdm name="select_ln58_296"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:672 %select_ln58_297 = select i1 %or_ln58_93, i16 %select_ln58_295, i16 %select_ln58_296

]]></Node>
<StgValue><ssdm name="select_ln58_297"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:673 %sext_ln58_196 = sext i16 %select_ln58_294

]]></Node>
<StgValue><ssdm name="sext_ln58_196"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:674 %sext_ln58_197 = sext i16 %select_ln42_475

]]></Node>
<StgValue><ssdm name="sext_ln58_197"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:675 %add_ln58_191 = add i16 %select_ln42_475, i16 %select_ln58_294

]]></Node>
<StgValue><ssdm name="add_ln58_191"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:676 %add_ln58_127 = add i17 %sext_ln58_197, i17 %sext_ln58_196

]]></Node>
<StgValue><ssdm name="add_ln58_127"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:677 %tmp_2952 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_127, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2952"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:678 %tmp_2953 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_191, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2953"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:679 %xor_ln58_400 = xor i1 %tmp_2952, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_400"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:680 %and_ln58_196 = and i1 %tmp_2953, i1 %xor_ln58_400

]]></Node>
<StgValue><ssdm name="and_ln58_196"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:681 %xor_ln58_401 = xor i1 %tmp_2953, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_401"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:682 %and_ln58_197 = and i1 %tmp_2952, i1 %xor_ln58_401

]]></Node>
<StgValue><ssdm name="and_ln58_197"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:683 %xor_ln58_402 = xor i1 %tmp_2952, i1 %tmp_2953

]]></Node>
<StgValue><ssdm name="xor_ln58_402"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:684 %xor_ln58_403 = xor i1 %xor_ln58_402, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_403"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:685 %or_ln58_94 = or i1 %and_ln58_196, i1 %xor_ln58_403

]]></Node>
<StgValue><ssdm name="or_ln58_94"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:686 %select_ln58_298 = select i1 %xor_ln58_402, i16 32767, i16 %add_ln58_191

]]></Node>
<StgValue><ssdm name="select_ln58_298"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:687 %select_ln58_299 = select i1 %and_ln58_197, i16 32768, i16 %add_ln58_191

]]></Node>
<StgValue><ssdm name="select_ln58_299"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:688 %select_ln58_300 = select i1 %or_ln58_94, i16 %select_ln58_298, i16 %select_ln58_299

]]></Node>
<StgValue><ssdm name="select_ln58_300"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:689 %sext_ln58_198 = sext i16 %select_ln58_297

]]></Node>
<StgValue><ssdm name="sext_ln58_198"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:690 %sext_ln58_199 = sext i16 %select_ln42_479

]]></Node>
<StgValue><ssdm name="sext_ln58_199"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:691 %add_ln58_192 = add i16 %select_ln42_479, i16 %select_ln58_297

]]></Node>
<StgValue><ssdm name="add_ln58_192"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:692 %add_ln58_128 = add i17 %sext_ln58_199, i17 %sext_ln58_198

]]></Node>
<StgValue><ssdm name="add_ln58_128"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:693 %tmp_2954 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_128, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2954"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:694 %tmp_2955 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_192, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2955"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:695 %xor_ln58_404 = xor i1 %tmp_2954, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_404"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:696 %and_ln58_198 = and i1 %tmp_2955, i1 %xor_ln58_404

]]></Node>
<StgValue><ssdm name="and_ln58_198"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:697 %xor_ln58_405 = xor i1 %tmp_2955, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_405"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:698 %and_ln58_199 = and i1 %tmp_2954, i1 %xor_ln58_405

]]></Node>
<StgValue><ssdm name="and_ln58_199"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:699 %xor_ln58_406 = xor i1 %tmp_2954, i1 %tmp_2955

]]></Node>
<StgValue><ssdm name="xor_ln58_406"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:700 %xor_ln58_407 = xor i1 %xor_ln58_406, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_407"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:701 %or_ln58_95 = or i1 %and_ln58_198, i1 %xor_ln58_407

]]></Node>
<StgValue><ssdm name="or_ln58_95"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:702 %select_ln58_301 = select i1 %xor_ln58_406, i16 32767, i16 %add_ln58_192

]]></Node>
<StgValue><ssdm name="select_ln58_301"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:703 %select_ln58_302 = select i1 %and_ln58_199, i16 32768, i16 %add_ln58_192

]]></Node>
<StgValue><ssdm name="select_ln58_302"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:704 %select_ln58_303 = select i1 %or_ln58_95, i16 %select_ln58_301, i16 %select_ln58_302

]]></Node>
<StgValue><ssdm name="select_ln58_303"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:705 %sext_ln58_200 = sext i16 %select_ln58_300

]]></Node>
<StgValue><ssdm name="sext_ln58_200"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:706 %sext_ln58_201 = sext i16 %select_ln42_483

]]></Node>
<StgValue><ssdm name="sext_ln58_201"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:707 %add_ln58_193 = add i16 %select_ln42_483, i16 %select_ln58_300

]]></Node>
<StgValue><ssdm name="add_ln58_193"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:708 %add_ln58_129 = add i17 %sext_ln58_201, i17 %sext_ln58_200

]]></Node>
<StgValue><ssdm name="add_ln58_129"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:709 %tmp_2956 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_129, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2956"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:710 %tmp_2957 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_193, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2957"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:711 %xor_ln58_408 = xor i1 %tmp_2956, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_408"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:712 %and_ln58_200 = and i1 %tmp_2957, i1 %xor_ln58_408

]]></Node>
<StgValue><ssdm name="and_ln58_200"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:713 %xor_ln58_409 = xor i1 %tmp_2957, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_409"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:714 %and_ln58_201 = and i1 %tmp_2956, i1 %xor_ln58_409

]]></Node>
<StgValue><ssdm name="and_ln58_201"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:715 %xor_ln58_410 = xor i1 %tmp_2956, i1 %tmp_2957

]]></Node>
<StgValue><ssdm name="xor_ln58_410"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:716 %xor_ln58_411 = xor i1 %xor_ln58_410, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_411"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:717 %or_ln58_96 = or i1 %and_ln58_200, i1 %xor_ln58_411

]]></Node>
<StgValue><ssdm name="or_ln58_96"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:718 %select_ln58_304 = select i1 %xor_ln58_410, i16 32767, i16 %add_ln58_193

]]></Node>
<StgValue><ssdm name="select_ln58_304"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:719 %select_ln58_305 = select i1 %and_ln58_201, i16 32768, i16 %add_ln58_193

]]></Node>
<StgValue><ssdm name="select_ln58_305"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:720 %select_ln58_306 = select i1 %or_ln58_96, i16 %select_ln58_304, i16 %select_ln58_305

]]></Node>
<StgValue><ssdm name="select_ln58_306"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:721 %sext_ln58_202 = sext i16 %select_ln58_303

]]></Node>
<StgValue><ssdm name="sext_ln58_202"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:722 %sext_ln58_203 = sext i16 %select_ln42_487

]]></Node>
<StgValue><ssdm name="sext_ln58_203"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:723 %add_ln58_194 = add i16 %select_ln42_487, i16 %select_ln58_303

]]></Node>
<StgValue><ssdm name="add_ln58_194"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:724 %add_ln58_130 = add i17 %sext_ln58_203, i17 %sext_ln58_202

]]></Node>
<StgValue><ssdm name="add_ln58_130"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:725 %tmp_2958 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_130, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2958"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:726 %tmp_2959 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_194, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2959"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:727 %xor_ln58_412 = xor i1 %tmp_2958, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_412"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:728 %and_ln58_202 = and i1 %tmp_2959, i1 %xor_ln58_412

]]></Node>
<StgValue><ssdm name="and_ln58_202"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:729 %xor_ln58_413 = xor i1 %tmp_2959, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_413"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:730 %and_ln58_203 = and i1 %tmp_2958, i1 %xor_ln58_413

]]></Node>
<StgValue><ssdm name="and_ln58_203"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:731 %xor_ln58_414 = xor i1 %tmp_2958, i1 %tmp_2959

]]></Node>
<StgValue><ssdm name="xor_ln58_414"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:732 %xor_ln58_415 = xor i1 %xor_ln58_414, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_415"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:733 %or_ln58_97 = or i1 %and_ln58_202, i1 %xor_ln58_415

]]></Node>
<StgValue><ssdm name="or_ln58_97"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:734 %select_ln58_307 = select i1 %xor_ln58_414, i16 32767, i16 %add_ln58_194

]]></Node>
<StgValue><ssdm name="select_ln58_307"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:735 %select_ln58_308 = select i1 %and_ln58_203, i16 32768, i16 %add_ln58_194

]]></Node>
<StgValue><ssdm name="select_ln58_308"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:736 %select_ln58_309 = select i1 %or_ln58_97, i16 %select_ln58_307, i16 %select_ln58_308

]]></Node>
<StgValue><ssdm name="select_ln58_309"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:737 %sext_ln58_204 = sext i16 %select_ln58_306

]]></Node>
<StgValue><ssdm name="sext_ln58_204"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:738 %sext_ln58_205 = sext i16 %select_ln42_491

]]></Node>
<StgValue><ssdm name="sext_ln58_205"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:739 %add_ln58_195 = add i16 %select_ln42_491, i16 %select_ln58_306

]]></Node>
<StgValue><ssdm name="add_ln58_195"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:740 %add_ln58_131 = add i17 %sext_ln58_205, i17 %sext_ln58_204

]]></Node>
<StgValue><ssdm name="add_ln58_131"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:741 %tmp_2960 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_131, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2960"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:742 %tmp_2961 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_195, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2961"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:743 %xor_ln58_416 = xor i1 %tmp_2960, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_416"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:744 %and_ln58_204 = and i1 %tmp_2961, i1 %xor_ln58_416

]]></Node>
<StgValue><ssdm name="and_ln58_204"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:745 %xor_ln58_417 = xor i1 %tmp_2961, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_417"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:746 %and_ln58_205 = and i1 %tmp_2960, i1 %xor_ln58_417

]]></Node>
<StgValue><ssdm name="and_ln58_205"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:747 %xor_ln58_418 = xor i1 %tmp_2960, i1 %tmp_2961

]]></Node>
<StgValue><ssdm name="xor_ln58_418"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:748 %xor_ln58_419 = xor i1 %xor_ln58_418, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_419"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:749 %or_ln58_98 = or i1 %and_ln58_204, i1 %xor_ln58_419

]]></Node>
<StgValue><ssdm name="or_ln58_98"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:750 %select_ln58_310 = select i1 %xor_ln58_418, i16 32767, i16 %add_ln58_195

]]></Node>
<StgValue><ssdm name="select_ln58_310"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:751 %select_ln58_311 = select i1 %and_ln58_205, i16 32768, i16 %add_ln58_195

]]></Node>
<StgValue><ssdm name="select_ln58_311"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:752 %select_ln58_312 = select i1 %or_ln58_98, i16 %select_ln58_310, i16 %select_ln58_311

]]></Node>
<StgValue><ssdm name="select_ln58_312"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:753 %sext_ln58_206 = sext i16 %select_ln58_309

]]></Node>
<StgValue><ssdm name="sext_ln58_206"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:754 %sext_ln58_207 = sext i16 %select_ln42_495

]]></Node>
<StgValue><ssdm name="sext_ln58_207"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:755 %add_ln58_196 = add i16 %select_ln42_495, i16 %select_ln58_309

]]></Node>
<StgValue><ssdm name="add_ln58_196"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:756 %add_ln58_132 = add i17 %sext_ln58_207, i17 %sext_ln58_206

]]></Node>
<StgValue><ssdm name="add_ln58_132"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:757 %tmp_2962 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_132, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2962"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:758 %tmp_2963 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_196, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2963"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:759 %xor_ln58_420 = xor i1 %tmp_2962, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_420"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:760 %and_ln58_206 = and i1 %tmp_2963, i1 %xor_ln58_420

]]></Node>
<StgValue><ssdm name="and_ln58_206"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:761 %xor_ln58_421 = xor i1 %tmp_2963, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_421"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:762 %and_ln58_207 = and i1 %tmp_2962, i1 %xor_ln58_421

]]></Node>
<StgValue><ssdm name="and_ln58_207"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:763 %xor_ln58_422 = xor i1 %tmp_2962, i1 %tmp_2963

]]></Node>
<StgValue><ssdm name="xor_ln58_422"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:764 %xor_ln58_423 = xor i1 %xor_ln58_422, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_423"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:765 %or_ln58_99 = or i1 %and_ln58_206, i1 %xor_ln58_423

]]></Node>
<StgValue><ssdm name="or_ln58_99"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:766 %select_ln58_313 = select i1 %xor_ln58_422, i16 32767, i16 %add_ln58_196

]]></Node>
<StgValue><ssdm name="select_ln58_313"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:767 %select_ln58_314 = select i1 %and_ln58_207, i16 32768, i16 %add_ln58_196

]]></Node>
<StgValue><ssdm name="select_ln58_314"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:768 %select_ln58_315 = select i1 %or_ln58_99, i16 %select_ln58_313, i16 %select_ln58_314

]]></Node>
<StgValue><ssdm name="select_ln58_315"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry_ifconv:769 %mrv = insertvalue i32 <undef>, i16 %select_ln58_312

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry_ifconv:770 %mrv_1 = insertvalue i32 %mrv, i16 %select_ln58_315

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:771 %ret_ln68 = ret i32 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
