library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity incrementer is--half_adder_unity is

	port (
		input : in std_logic;
		c_in : in std_logic;
		output : out std_logic;
		c_out : out std_logic
	);

end incremente;--half_adder_unity;

architecture dataflow_hau of incrementer is--half_adder_unity is
	begin
		with input & c_in select
			c_out <= '1' when "11",
						'0' when others;
						
		with input & c_in select
			output <= '1' when ("01" OR "10"),
						'0' when others;

end dataflow_hau;