// Seed: 1319451510
module module_0 (
    output wor   id_0,
    output logic id_1,
    output tri   id_2,
    output uwire id_3
);
  wire id_5;
  always @(-1 or negedge -1) id_1 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output logic id_3,
    input uwire id_4,
    output tri1 id_5,
    output logic id_6,
    input wire id_7
);
  generate
    for (id_9 = id_1; 1; id_6 = -1) begin : LABEL_0
      always @* id_3 = id_1;
    end
  endgenerate
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
