# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	9.549    */0.116         */0.252         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	9.390    */2.130         */0.410         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	9.368    */2.164         */0.432         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	9.391    */2.349         */0.409         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	9.391    */2.728         */0.409         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	9.392    */3.080         */0.408         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	9.371    */3.355         */0.429         U0_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	9.391    */3.426         */0.409         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	9.391    */3.563         */0.409         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	9.383    */3.965         */0.417         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	9.392    */3.970         */0.408         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	9.372    */4.000         */0.428         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	9.374    */4.479         */0.426         U0_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	9.373    */4.503         */0.427         U0_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	9.375    */5.079         */0.425         U0_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.121         */0.420         U0_RegFile/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */5.125         */0.415         U0_RegFile/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.382    */5.125         */0.418         U0_RegFile/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */5.129         */0.415         U0_RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.382    */5.156         */0.418         U0_RegFile/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.384    */5.298         */0.416         U0_RegFile/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */5.302         */0.415         U0_RegFile/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */5.319         */0.417         U0_RegFile/\RdData_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	9.371    */5.574         */0.429         U0_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.799         */0.427         U0_RegFile/\regArr_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.801         */0.425         U0_RegFile/\regArr_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.801         */0.427         U0_RegFile/\regArr_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.803         */0.425         U0_RegFile/\regArr_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */5.805         */0.428         U0_RegFile/\regArr_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.808         */0.426         U0_RegFile/\regArr_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.809         */0.427         U0_RegFile/\regArr_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.810         */0.425         U0_RegFile/\regArr_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.812         */0.425         U0_RegFile/\regArr_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.813         */0.424         U0_RegFile/\regArr_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.813         */0.424         U0_RegFile/\regArr_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.816         */0.423         U0_RegFile/\regArr_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.344    */5.816         */0.457         U0_RegFile/\regArr_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.817         */0.426         U0_RegFile/\regArr_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.817         */0.425         U0_RegFile/\regArr_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.818         */0.427         U0_RegFile/\regArr_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.819         */0.425         U0_RegFile/\regArr_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.821         */0.425         U0_RegFile/\regArr_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.822         */0.426         U0_RegFile/\regArr_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.822         */0.425         U0_RegFile/\regArr_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.822         */0.424         U0_RegFile/\regArr_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.822         */0.424         U0_RegFile/\regArr_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.823         */0.427         U0_RegFile/\regArr_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.823         */0.424         U0_RegFile/\regArr_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.824         */0.422         U0_RegFile/\regArr_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.825         */0.422         U0_RegFile/\regArr_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.826         */0.420         U0_RegFile/\regArr_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.826         */0.422         U0_RegFile/\regArr_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */5.828         */0.421         U0_RegFile/\regArr_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.829         */0.424         U0_RegFile/\regArr_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.831         */0.423         U0_RegFile/\regArr_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */5.832         */0.421         U0_RegFile/\regArr_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.835         */0.427         U0_RegFile/\regArr_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.836         */0.427         U0_RegFile/\regArr_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.836         */0.420         U0_RegFile/\regArr_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.838         */0.420         U0_RegFile/\regArr_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.839         */0.425         U0_RegFile/\regArr_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.350    */5.839         */0.450         U0_RegFile/\regArr_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.842         */0.424         U0_RegFile/\regArr_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.843         */0.424         U0_RegFile/\regArr_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.844         */0.425         U0_RegFile/\regArr_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.845         */0.423         U0_RegFile/\regArr_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.846         */0.425         U0_RegFile/\regArr_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.848         */0.425         U0_RegFile/\regArr_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.848         */0.424         U0_RegFile/\regArr_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.849         */0.422         U0_RegFile/\regArr_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.850         */0.424         U0_RegFile/\regArr_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.850         */0.423         U0_RegFile/\regArr_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.851         */0.422         U0_RegFile/\regArr_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.853         */0.423         U0_RegFile/\regArr_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.858         */0.427         U0_RegFile/\regArr_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.860         */0.425         U0_RegFile/\regArr_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.860         */0.427         U0_RegFile/\regArr_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.863         */0.426         U0_RegFile/\regArr_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.866         */0.425         U0_RegFile/\regArr_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.866         */0.426         U0_RegFile/\regArr_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.868         */0.423         U0_RegFile/\regArr_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.870         */0.423         U0_RegFile/\regArr_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.482    5.871/*         0.318/*         U0_RegFile/\regArr_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.872         */0.425         U0_RegFile/\regArr_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.872         */0.423         U0_RegFile/\regArr_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.874         */0.425         U0_RegFile/\regArr_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.484    5.877/*         0.316/*         U0_RegFile/\regArr_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */5.877         */0.428         U0_RegFile/\regArr_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.879         */0.423         U0_RegFile/\regArr_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.879         */0.423         U0_RegFile/\regArr_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.879         */0.424         U0_RegFile/\regArr_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.880         */0.422         U0_RegFile/\regArr_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.346    */5.881         */0.454         U0_RegFile/\regArr_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.881         */0.427         U0_RegFile/\regArr_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.883         */0.424         U0_RegFile/\regArr_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.883         */0.423         U0_RegFile/\regArr_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.883         */0.425         U0_RegFile/\regArr_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.891         */0.425         U0_RegFile/\regArr_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.891         */0.420         U0_RegFile/\regArr_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.895         */0.422         U0_RegFile/\regArr_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.901         */0.423         U0_RegFile/\regArr_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */5.902         */0.421         U0_RegFile/\regArr_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */5.903         */0.420         U0_RegFile/\regArr_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.441    */5.915         */0.359         U0_RegFile/\regArr_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.916         */0.424         U0_RegFile/\regArr_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.917         */0.423         U0_RegFile/\regArr_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.444    */5.918         */0.356         U0_RegFile/\regArr_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.918         */0.427         U0_RegFile/\regArr_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.920         */0.422         U0_RegFile/\regArr_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.921         */0.424         U0_RegFile/\regArr_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */5.924         */0.421         U0_RegFile/\regArr_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.925         */0.423         U0_RegFile/\regArr_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.927         */0.427         U0_RegFile/\regArr_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.928         */0.422         U0_RegFile/\regArr_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.929         */0.426         U0_RegFile/\regArr_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.931         */0.424         U0_RegFile/\regArr_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */5.936         */0.423         U0_RegFile/\regArr_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */5.943         */0.422         U0_RegFile/\regArr_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.943         */0.424         U0_RegFile/\regArr_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */5.943         */0.428         U0_RegFile/\regArr_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.944         */0.424         U0_RegFile/\regArr_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */5.947         */0.426         U0_RegFile/\regArr_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */5.954         */0.427         U0_RegFile/\regArr_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */5.955         */0.425         U0_RegFile/\regArr_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.967         */0.424         U0_RegFile/\regArr_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.967         */0.424         U0_RegFile/\regArr_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */5.969         */0.424         U0_RegFile/\regArr_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */5.970         */0.421         U0_RegFile/\regArr_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.004         */0.426         U0_RegFile/\regArr_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.014         */0.423         U0_RegFile/\regArr_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.015         */0.422         U0_RegFile/\regArr_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.017         */0.423         U0_RegFile/\regArr_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.420    6.018/*         0.380/*         U0_RegFile/\regArr_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.018/*         0.380/*         U0_RegFile/\regArr_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.018/*         0.380/*         U0_RegFile/\regArr_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.018/*         0.380/*         U0_RegFile/\regArr_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.018/*         0.380/*         U0_RegFile/\regArr_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.018/*         0.380/*         U0_RegFile/\regArr_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.018/*         0.380/*         U0_RegFile/\regArr_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.019/*         0.380/*         U0_RegFile/\regArr_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.019/*         0.380/*         U0_RegFile/\regArr_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.019/*         0.380/*         U0_RegFile/\regArr_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.019/*         0.380/*         U0_RegFile/\regArr_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.020/*         0.380/*         U0_RegFile/\regArr_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.020/*         0.380/*         U0_RegFile/\regArr_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.020/*         0.380/*         U0_RegFile/\regArr_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.020/*         0.380/*         U0_RegFile/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.020         */0.423         U0_RegFile/\regArr_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.420    6.020/*         0.380/*         U0_RegFile/\regArr_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.020         */0.422         U0_RegFile/\regArr_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.020         */0.421         U0_RegFile/\regArr_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.021         */0.420         U0_RegFile/\regArr_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.420    6.022/*         0.380/*         U0_RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.023/*         0.380/*         U0_RegFile/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.025/*         0.380/*         U0_RegFile/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.025/*         0.380/*         U0_RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.025/*         0.380/*         U0_RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.026/*         0.380/*         U0_RegFile/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.027/*         0.380/*         U0_RegFile/\regArr_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.027/*         0.380/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.027/*         0.380/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.028/*         0.380/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.029/*         0.380/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.029/*         0.380/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.031/*         0.380/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.034/*         0.380/*         U0_RegFile/\regArr_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.035/*         0.380/*         U0_RegFile/\regArr_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.069/*         0.381/*         U0_RegFile/\regArr_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.069/*         0.381/*         U0_RegFile/\regArr_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.069/*         0.381/*         U0_RegFile/\regArr_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.070/*         0.381/*         U0_RegFile/\regArr_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.070/*         0.381/*         U0_RegFile/\regArr_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.070/*         0.381/*         U0_RegFile/\regArr_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.070/*         0.381/*         U0_RegFile/\regArr_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.071/*         0.381/*         U0_RegFile/\regArr_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.071/*         0.381/*         U0_RegFile/\regArr_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.071/*         0.381/*         U0_RegFile/\regArr_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.071/*         0.381/*         U0_RegFile/\regArr_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.071/*         0.381/*         U0_RegFile/\regArr_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.071/*         0.381/*         U0_RegFile/\regArr_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.071/*         0.381/*         U0_RegFile/\regArr_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.072/*         0.381/*         U0_RegFile/\regArr_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.073/*         0.381/*         U0_RegFile/\regArr_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.074/*         0.381/*         U0_RegFile/\regArr_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.074/*         0.381/*         U0_RegFile/\regArr_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.074/*         0.381/*         U0_RegFile/\regArr_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.074/*         0.381/*         U0_RegFile/\regArr_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.074/*         0.381/*         U0_RegFile/\regArr_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.074/*         0.381/*         U0_RegFile/\regArr_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.074/*         0.381/*         U0_RegFile/\regArr_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.075/*         0.381/*         U0_RegFile/\regArr_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.076/*         0.381/*         U0_RegFile/\regArr_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.077/*         0.381/*         U0_RegFile/\regArr_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.077/*         0.381/*         U0_RegFile/\regArr_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.077/*         0.381/*         U0_RegFile/\regArr_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.078/*         0.381/*         U0_RegFile/\regArr_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.078/*         0.381/*         U0_RegFile/\regArr_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.079/*         0.381/*         U0_RegFile/\regArr_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.081/*         0.381/*         U0_RegFile/\regArr_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.085/*         0.381/*         U0_RegFile/\regArr_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.085/*         0.381/*         U0_RegFile/\regArr_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.123         */0.428         U0_RegFile/\regArr_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.126         */0.428         U0_RegFile/\regArr_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.131         */0.424         U0_RegFile/\regArr_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.132         */0.426         U0_RegFile/\regArr_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.132         */0.425         U0_RegFile/\regArr_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.134         */0.426         U0_RegFile/\regArr_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.144         */0.422         U0_RegFile/\regArr_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.146         */0.421         U0_RegFile/\regArr_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.448    */6.221         */0.352         U0_RegFile/\regArr_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.450    */6.222         */0.350         U0_RegFile/\regArr_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.517    */6.274         */0.283         U0_RegFile/\regArr_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.516    */6.277         */0.284         U0_RegFile/\regArr_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.518    */6.278         */0.282         U0_RegFile/\regArr_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.516    */6.278         */0.285         U0_RegFile/\regArr_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.517    */6.280         */0.283         U0_RegFile/\regArr_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.517    */6.282         */0.283         U0_RegFile/\regArr_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.707    6.321/*         0.093/*         U0_RegFile/\regArr_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.735    6.334/*         0.065/*         U0_RegFile/\regArr_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	9.731    6.346/*         0.069/*         U0_RegFile/\regArr_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	9.372    */6.562         */0.428         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.564         */0.427         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.573         */0.425         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.578         */0.425         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.580         */0.424         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.582         */0.424         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.592         */0.425         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.592         */0.421         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.594         */0.421         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.595         */0.424         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.607         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.612         */0.421         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.617         */0.420         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */6.620         */0.419         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.382    */6.623         */0.418         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.383    */6.627         */0.417         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.636         */0.425         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.637         */0.424         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.639         */0.423         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.642         */0.424         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.646         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.646         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.646         */0.427         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.648         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.649         */0.421         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.652         */0.426         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.374    */6.652         */0.426         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.654         */0.420         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.655         */0.420         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.656         */0.421         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.656         */0.420         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.656         */0.420         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */6.657         */0.419         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.658         */0.420         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.662         */0.424         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.381    */6.663         */0.419         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.669         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.669         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.671         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.671         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.373    */6.678         */0.427         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.685         */0.425         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.686         */0.425         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.687         */0.425         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.696         */0.423         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.375    */6.696         */0.425         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.697         */0.423         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.697         */0.423         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.698         */0.424         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.699         */0.424         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.699         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.703         */0.423         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.710         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.714         */0.421         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.714         */0.421         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.716         */0.420         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.376    */6.717         */0.424         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	9.377    */6.721         */0.423         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.726         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.726         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	9.378    */6.727         */0.422         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	9.379    */6.731         */0.421         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.734         */0.420         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */6.735         */0.420         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	9.408    6.754/*         0.392/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	9.408    6.754/*         0.392/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.410    6.759/*         0.390/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.410    6.759/*         0.390/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.764/*         0.382/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.764/*         0.382/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.764/*         0.382/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.764/*         0.382/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.764/*         0.382/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.764/*         0.382/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.764/*         0.382/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.764/*         0.382/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.764/*         0.382/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.765/*         0.382/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.766/*         0.382/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.766/*         0.382/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.418    6.766/*         0.382/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.779/*         0.381/*         U0_RegFile/\regArr_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.781/*         0.381/*         U0_RegFile/\regArr_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.783/*         0.381/*         U0_RegFile/\regArr_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.783/*         0.381/*         U0_RegFile/\regArr_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.786/*         0.381/*         U0_RegFile/\regArr_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.787/*         0.381/*         U0_RegFile/\regArr_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.787/*         0.381/*         U0_RegFile/\regArr_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.789/*         0.381/*         U0_RegFile/\regArr_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.793/*         0.381/*         U0_RegFile/\regArr_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.419    6.793/*         0.381/*         U0_RegFile/\regArr_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.794/*         0.380/*         U0_RegFile/\regArr_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.796/*         0.380/*         U0_RegFile/\regArr_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.798/*         0.380/*         U0_RegFile/\regArr_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.800/*         0.380/*         U0_RegFile/\regArr_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.800/*         0.380/*         U0_RegFile/\regArr_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.800/*         0.380/*         U0_RegFile/\regArr_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.802/*         0.380/*         U0_RegFile/\regArr_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.804/*         0.380/*         U0_RegFile/\regArr_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.805/*         0.380/*         U0_RegFile/\regArr_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.805/*         0.380/*         U0_RegFile/\regArr_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    6.807/*         0.380/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.808/*         0.379/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.811/*         0.379/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.813/*         0.379/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.814/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.814/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.814/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.815/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.815/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.815/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.815/*         0.379/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.815/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.815/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.816/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.816/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.816/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.817/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.817/*         0.379/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.817/*         0.379/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.817/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.818/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.819/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.819/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.819/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.819/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.819/*         0.379/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.819/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.821/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.821/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.821/*         0.377/*         U0_RegFile/\regArr_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.821/*         0.377/*         U0_RegFile/\regArr_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.821/*         0.377/*         U0_RegFile/\regArr_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.821/*         0.377/*         U0_RegFile/\regArr_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.821/*         0.377/*         U0_RegFile/\regArr_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.821/*         0.377/*         U0_RegFile/\regArr_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.821/*         0.377/*         U0_RegFile/\regArr_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.822/*         0.377/*         U0_RegFile/\regArr_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.822/*         0.377/*         U0_RegFile/\regArr_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.822/*         0.377/*         U0_RegFile/\regArr_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.822/*         0.377/*         U0_RegFile/\regArr_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.822/*         0.377/*         U0_RegFile/\regArr_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.822/*         0.377/*         U0_RegFile/\regArr_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.822/*         0.377/*         U0_RegFile/\regArr_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.822/*         0.377/*         U0_RegFile/\regArr_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.822/*         0.377/*         U0_RegFile/\regArr_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_RegFile/\regArr_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_RegFile/\regArr_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_RegFile/\regArr_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_RegFile/\regArr_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_RegFile/\regArr_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_RegFile/\regArr_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_RegFile/\regArr_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_RegFile/\regArr_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.823/*         0.377/*         U0_RegFile/\regArr_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.824/*         0.377/*         U0_RegFile/\regArr_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.825/*         0.377/*         U0_RegFile/\regArr_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.825/*         0.379/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.826/*         0.377/*         U0_RegFile/\regArr_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.826/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.829/*         0.377/*         U0_RegFile/\regArr_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.829/*         0.379/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.830/*         0.377/*         U0_RegFile/\regArr_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.830/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.831/*         0.377/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.831/*         0.377/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.831/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.831/*         0.379/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.831/*         0.377/*         U0_RegFile/\regArr_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.832/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.832/*         0.379/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.833/*         0.377/*         U0_RegFile/\regArr_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.833/*         0.377/*         U0_RegFile/\regArr_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.833/*         0.377/*         U0_RegFile/\regArr_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.834/*         0.377/*         U0_RegFile/\regArr_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.834/*         0.377/*         U0_RegFile/\regArr_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.834/*         0.377/*         U0_RegFile/\regArr_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.421    6.835/*         0.379/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.835/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.837/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.837/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.837/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.839/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.839/*         0.377/*         U0_RegFile/\regArr_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.840/*         0.377/*         U0_RegFile/\regArr_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.841/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.424    6.845/*         0.377/*         U0_RegFile/\regArr_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.423    6.846/*         0.377/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.739    7.085/*         0.061/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.714    7.123/*         0.086/*         U0_RegFile/\regArr_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.714    7.125/*         0.086/*         U0_RegFile/\regArr_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.714    7.125/*         0.086/*         U0_RegFile/\regArr_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.714    7.126/*         0.086/*         U0_RegFile/\regArr_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.714    7.126/*         0.086/*         U0_RegFile/\regArr_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.729    7.128/*         0.071/*         U0_RegFile/\regArr_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.729    7.137/*         0.071/*         U0_RegFile/\regArr_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.729    7.139/*         0.071/*         U0_RegFile/\regArr_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.729    7.139/*         0.071/*         U0_RegFile/\regArr_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.748    7.148/*         0.052/*         U0_RegFile/\regArr_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.748    7.148/*         0.052/*         U0_RegFile/\regArr_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.740    7.157/*         0.061/*         U0_RegFile/\regArr_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	9.386    */7.172         */0.414         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */7.313         */0.410         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.389    */7.328         */0.411         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.389    */7.331         */0.411         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */7.333         */0.410         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */7.334         */0.410         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */7.335         */0.410         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */7.336         */0.410         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */7.337         */0.410         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	9.390    */7.339         */0.410         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.387    */7.346         */0.413         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.391    */7.433         */0.409         U0_RegFile/RdData_VLD_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.339    */7.500         */0.461         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
REF_CLK(R)->REF_CLK(R)	9.340    */7.503         */0.460         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	9.340    */7.505         */0.460         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	9.340    */7.505         */0.460         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
REF_CLK(R)->REF_CLK(R)	9.340    */7.505         */0.460         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
REF_CLK(R)->REF_CLK(R)	9.341    */7.510         */0.459         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
REF_CLK(R)->REF_CLK(R)	9.344    */7.532         */0.456         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
REF_CLK(R)->REF_CLK(R)	9.345    */7.538         */0.455         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
REF_CLK(R)->REF_CLK(R)	9.495    7.573/*         0.305/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.493    7.603/*         0.307/*         U0_SYS_CTRL/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.386    */7.613         */0.414         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.509    7.620/*         0.291/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.507    7.741/*         0.293/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.350    */7.913         */0.450         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.353    */7.925         */0.447         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.354    */7.931         */0.446         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.355    */7.935         */0.445         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.411    8.038/*         0.389/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.039/*         0.389/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.039/*         0.389/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.039/*         0.389/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.040/*         0.389/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.041/*         0.389/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.041/*         0.389/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.041/*         0.389/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.041/*         0.389/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	9.411    8.042/*         0.389/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	9.412    8.045/*         0.388/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.046/*         0.380/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.046/*         0.380/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.046/*         0.380/*         U0_ref_sync/enable_pulse_d_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.046/*         0.380/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.046/*         0.380/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.047/*         0.380/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.047/*         0.380/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.047/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.047/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.047/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.047/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.047/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.047/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.048/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.048/*         0.380/*         U0_RegFile/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.048/*         0.380/*         U0_RegFile/\regArr_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.048/*         0.380/*         U0_RegFile/RdData_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.049/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.050/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.050/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.050/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.050/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.050/*         0.380/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.050/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.050/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.050/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.050/*         0.380/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.420    8.051/*         0.380/*         U0_ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.052/*         0.380/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.052/*         0.380/*         U0_ref_sync/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.053/*         0.380/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.054/*         0.380/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.054/*         0.380/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.054/*         0.380/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	9.464    8.054/*         0.336/*         U0_ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.420    8.055/*         0.380/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.056/*         0.380/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.056/*         0.380/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	9.420    8.058/*         0.380/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	9.383    */8.200         */0.417         U0_ref_sync/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	9.384    */8.205         */0.416         U0_ref_sync/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.384    */8.205         */0.416         U0_ref_sync/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */8.209         */0.415         U0_ref_sync/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */8.209         */0.415         U0_ref_sync/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */8.211         */0.415         U0_ref_sync/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */8.213         */0.415         U0_ref_sync/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	9.385    */8.213         */0.415         U0_ref_sync/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	9.708    8.282/*         0.092/*         U0_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	9.391    */8.491         */0.409         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.380    */8.563         */0.420         U0_ref_sync/enable_pulse_d_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.382    */8.617         */0.418         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	9.391    */8.660         */0.409         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.274    */8.826         */0.526         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.277    */8.827         */0.523         U0_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.279    */8.835         */0.521         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.279    */8.837         */0.521         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.279    */8.840         */0.521         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.279    */8.840         */0.521         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.279    */8.843         */0.521         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.843         */0.521         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.844         */0.520         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.844         */0.520         U0_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.845         */0.520         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.846         */0.520         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.281    */8.850         */0.519         U0_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.281    */8.851         */0.519         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.281    */8.851         */0.519         U0_ALU/\ALU_OUT_reg[14] /SI    1
REF_CLK(R)->REF_CLK(R)	9.376    */8.900         */0.424         U0_ref_sync/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	9.381    */8.911         */0.419         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.272    */8.937         */0.528         U0_ALU/\ALU_OUT_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	9.391    */8.969         */0.409         U0_ref_sync/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.391    */8.972         */0.409         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.391    */8.972         */0.409         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.392    */8.973         */0.408         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.392    */8.974         */0.408         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	9.392    */8.974         */0.408         U1_RST_SYNC/\sync_reg_reg[1] /D    1
@(R)->REF_CLK(R)	9.470    9.230/*         0.330/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	9.478    9.238/*         0.322/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->ALU_CLK(R)	9.404    */9.402         */0.396         U0_ALU/\ALU_OUT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */94.985        */0.418         U1_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */94.994        */0.417         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.001        */0.416         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.002        */0.416         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.003        */0.415         U1_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.004        */0.415         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.005        */0.415         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */95.294        */0.425         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */95.307        */0.414         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.354   */95.331        */0.446         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */95.652        */0.418         U0_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.382   */95.654        */0.418         U0_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.663        */0.416         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */95.668        */0.416         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.671        */0.415         U0_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */95.671        */0.422         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.672        */0.415         U0_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */95.673        */0.415         U0_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */95.971        */0.410         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */95.987        */0.422         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.354   */95.991        */0.446         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.371   */96.049        */0.429         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.462   96.148/*        0.338/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.484   96.226/*        0.316/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */96.339        */0.425         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */96.370        */0.417         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */96.383        */0.414         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */96.387        */0.415         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */96.387        */0.414         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */96.387        */0.414         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */96.388        */0.414         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */96.389        */0.413         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.488   96.414/*        0.312/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */96.429        */0.416         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */96.429        */0.413         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */96.437        */0.413         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */96.442        */0.411         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */96.442        */0.411         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */96.444        */0.411         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */96.447        */0.410         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.499   96.510/*        0.301/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.354   */96.513        */0.446         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.381   */97.047        */0.419         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.170        */0.410         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */97.177        */0.411         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */97.189        */0.411         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */97.196        */0.408         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */97.199        */0.411         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.206        */0.410         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */97.216        */0.412         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.393   */97.221        */0.407         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.393   */97.224        */0.407         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.232        */0.410         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.389   */97.233        */0.411         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.392   */97.236        */0.408         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.394   */97.243        */0.407         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.246        */0.410         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.253        */0.410         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.463   97.707/*        0.337/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */97.732        */0.415         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.372   */97.782        */0.428         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.495   97.805/*        0.305/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.506   97.818/*        0.294/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
@(R)->SCAN_CLK(R)	99.403   97.866/*        0.397/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.866/*        0.397/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.866/*        0.397/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.866/*        0.397/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.866/*        0.397/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.866/*        0.397/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.867/*        0.397/*         U1_ClkDiv/\count_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */97.867        */0.413         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	99.403   97.867/*        0.397/*         U1_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	99.403   97.867/*        0.397/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.868/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.868/*        0.397/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.868/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.868/*        0.397/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.868/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.868/*        0.397/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.869/*        0.397/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.393   97.869/*        0.408/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.869/*        0.397/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.869/*        0.397/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.869/*        0.397/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.869/*        0.397/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.379   */97.870        */0.421         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	99.403   97.870/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.870/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.871/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.871/*        0.397/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.871/*        0.397/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	99.403   97.871/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.871/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.872/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.874/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.876/*        0.397/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.878/*        0.397/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.880/*        0.397/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.880/*        0.397/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.883/*        0.397/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.885/*        0.397/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.390   */97.887        */0.410         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
@(R)->SCAN_CLK(R)	99.403   97.888/*        0.397/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.891/*        0.397/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.893/*        0.397/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.893/*        0.397/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.893/*        0.397/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	99.403   97.894/*        0.397/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	99.403   97.894/*        0.397/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	99.403   97.895/*        0.397/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.898/*        0.397/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.899/*        0.397/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	99.403   97.899/*        0.397/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	99.403   97.901/*        0.397/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.901/*        0.397/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	99.403   97.906/*        0.397/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.910/*        0.397/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.913/*        0.397/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.917/*        0.397/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.918/*        0.397/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.919/*        0.397/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.920/*        0.397/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.920/*        0.397/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.920/*        0.397/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.921/*        0.397/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	99.403   97.925/*        0.397/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.378   */97.926        */0.422         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
@(R)->SCAN_CLK(R)	99.403   97.930/*        0.397/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.403   97.930/*        0.397/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.502   97.942/*        0.298/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.394   */97.960        */0.406         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.516   97.994/*        0.284/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */98.013        */0.413         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */98.052        */0.413         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	99.709   98.200/*        0.091/*         U1_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.386   */98.232        */0.414         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.174   */98.253        */0.626         U0_RegFile/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.174   */98.304        */0.626         U0_RegFile/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.395   */98.368        */0.406         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.375   */98.397        */0.425         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.179   */98.411        */0.621         U0_RegFile/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */98.428        */0.412         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.263   */98.433        */0.537         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.210   */98.523        */0.590         U0_RegFile/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.380   */98.524        */0.420         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.538        */0.526         U0_RegFile/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.199   */98.553        */0.601         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.233   */98.571        */0.567         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */98.572        */0.412         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.225   */98.584        */0.575         U0_RegFile/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.597        */0.522         U0_RegFile/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.488   98.611/*        0.312/*         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.234   */98.618        */0.566         U0_RegFile/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.247   */98.619        */0.553         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.234   */98.619        */0.566         U0_RegFile/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.235   */98.622        */0.565         U0_RegFile/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.639        */0.525         U0_SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.266   */98.655        */0.534         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.659        */0.556         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.248   */98.666        */0.552         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.669        */0.526         U0_SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.250   */98.684        */0.550         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.686        */0.523         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.251   */98.689        */0.549         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.252   */98.696        */0.548         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.252   */98.697        */0.548         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.253   */98.698        */0.548         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.253   */98.702        */0.547         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.705        */0.522         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.255   */98.713        */0.545         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.714        */0.521         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.257   */98.720        */0.543         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.257   */98.721        */0.543         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.257   */98.721        */0.543         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.240   */98.727        */0.560         U0_RegFile/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.258   */98.727        */0.542         U0_RegFile/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.730        */0.557         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.732        */0.540         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.260   */98.733        */0.540         U0_RegFile/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.261   */98.739        */0.539         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.261   */98.741        */0.539         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.741        */0.535         U0_RegFile/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.261   */98.741        */0.539         U0_RegFile/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.743        */0.538         U0_RegFile/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.262   */98.743        */0.538         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.265   */98.762        */0.535         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.763        */0.531         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.266   */98.764        */0.534         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.774        */0.531         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.774        */0.532         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.775        */0.532         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.775/*        0.370/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.775/*        0.370/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.776/*        0.370/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.776/*        0.370/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.776/*        0.370/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.776/*        0.370/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.776/*        0.370/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.776/*        0.370/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.776/*        0.370/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.777/*        0.370/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.777        */0.532         U0_ref_sync/\sync_bus_reg[5] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.777/*        0.370/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.777/*        0.370/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.777/*        0.370/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.777/*        0.370/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.778/*        0.370/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.236   */98.778        */0.564         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.778        */0.532         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.778/*        0.370/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.780        */0.531         U0_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.780        */0.531         U0_RegFile/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.781        */0.531         U0_SYS_CTRL/\current_state_reg[3] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.781/*        0.370/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	99.430   98.782/*        0.370/*         U0_ClkDiv/\count_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.783        */0.531         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.783/*        0.370/*         U0_ClkDiv/\count_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.784        */0.531         U0_ref_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.784        */0.531         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.785        */0.530         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.785        */0.517         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.785/*        0.370/*         U0_ClkDiv/\count_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.785        */0.517         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.786/*        0.370/*         U0_ClkDiv/\count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.787        */0.518         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.787        */0.530         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.787        */0.519         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.788        */0.530         U0_ClkDiv/\count_reg[1] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.788/*        0.370/*         U0_ClkDiv/\count_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.270   */98.789        */0.530         U0_ref_sync/\sync_bus_reg[6] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.789/*        0.370/*         U0_ClkDiv/\count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.790        */0.530         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.790        */0.530         U1_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.790        */0.529         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.791        */0.529         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.792        */0.529         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.268   */98.792        */0.532         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.793        */0.529         U0_ClkDiv/\count_reg[6] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.793/*        0.370/*         U0_ClkDiv/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.793        */0.529         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.794        */0.529         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.271   */98.796        */0.529         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.796        */0.528         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.796        */0.528         U0_ref_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.286   */98.797        */0.514         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.798        */0.528         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.798        */0.528         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.272   */98.800        */0.528         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.239   */98.800        */0.561         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.288   */98.802        */0.512         U0_RegFile/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         U0_RegFile/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.802        */0.527         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.803        */0.516         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.803        */0.527         U1_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.804        */0.527         U0_ref_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
@(R)->SCAN_CLK(R)	99.430   98.805/*        0.370/*         U0_PULSE_GEN/pls_flop_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.273   */98.805        */0.527         U0_RegFile/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.240   */98.805        */0.560         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.806        */0.516         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         U0_RegFile/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.808        */0.526         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.809        */0.516         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.809        */0.526         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         U0_RegFile/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.241   */98.810        */0.559         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.810        */0.526         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.811        */0.526         U0_RegFile/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.812        */0.526         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.812        */0.526         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.284   */98.812        */0.516         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.812        */0.526         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.274   */98.812        */0.526         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.813        */0.523         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.813        */0.525         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.814        */0.525         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.241   */98.814        */0.559         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.815        */0.525         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.242   */98.815        */0.559         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.816        */0.525         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.242   */98.817        */0.558         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.817        */0.525         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.275   */98.818        */0.525         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.818        */0.524         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.819        */0.524         U0_RegFile/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.820        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         U0_RegFile/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         U0_RegFile/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.821        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.822        */0.558         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.822        */0.558         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.822        */0.524         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         U0_RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.823        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.276   */98.824        */0.524         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.824        */0.523         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_RegFile/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_RegFile/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.825        */0.523         U0_RegFile/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.243   */98.826        */0.557         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.826        */0.523         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.827        */0.523         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         U0_RegFile/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.828        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.829        */0.523         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         U0_RegFile/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.277   */98.830        */0.523         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.830        */0.522         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.831        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.832        */0.556         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         U0_PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.832        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.833        */0.522         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.834        */0.517         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         U0_RegFile/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.834        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.835        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         U0_RegFile/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         U0_RegFile/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         U0_RegFile/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.278   */98.836        */0.522         U0_RegFile/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.837        */0.521         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.838        */0.521         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.839        */0.521         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.840        */0.521         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.279   */98.842        */0.521         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.845        */0.520         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.280   */98.847        */0.520         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.286   */98.847        */0.514         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.281   */98.851        */0.519         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.857        */0.518         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.861        */0.518         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.861        */0.518         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.862        */0.518         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.863        */0.518         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.282   */98.863        */0.518         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.863        */0.536         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.864        */0.518         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.264   */98.864        */0.536         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.864        */0.518         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.286   */98.864        */0.514         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.864        */0.517         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.283   */98.865        */0.517         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.290   */98.868        */0.510         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.287   */98.869        */0.513         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.376   */98.882        */0.424         U0_PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.377   */98.891        */0.423         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.312   */98.893        */0.488         U0_RegFile/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.244   */98.910        */0.556         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.319   */98.916        */0.481         U0_RegFile/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.920        */0.417         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.921        */0.417         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.383   */98.922        */0.417         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.384   */98.927        */0.416         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */98.933        */0.415         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */98.935        */0.415         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.385   */98.935        */0.415         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.387   */98.946        */0.413         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.388   */98.951        */0.412         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.288   */98.962        */0.512         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.305   */98.965        */0.495         U0_RegFile/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.966        */0.410         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.269   */98.967        */0.531         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.970        */0.409         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.971        */0.409         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.972        */0.409         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.391   */98.973        */0.409         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.308   */98.984        */0.492         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.310   */98.990        */0.490         U0_RegFile/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	99.312   */99.002        */0.488         U0_RegFile/\regArr_reg[1][3] /SI    1
@(R)->SCAN_CLK(R)	99.748   99.113/*        0.052/*         U0_ClkDiv/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	99.478   99.222/*        0.322/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.478   99.222/*        0.322/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	99.257   */99.256        */0.543         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
@(R)->SCAN_CLK(R)	99.297   */99.293        */0.503         U0_RegFile/\regArr_reg[6][4] /SI    1
@(R)->SCAN_CLK(R)	99.297   */99.296        */0.503         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
UART_RX_CLK(R)->UART_CLK(R)	216.814  */216.267       */54.253        framing_error    1
UART_RX_CLK(R)->UART_CLK(R)	216.814  */216.273       */54.253        parity_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	8626.091 8625.021/*      54.253/*        UART_TX_O    1
