Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu Dec  8 13:01:22 2022
| Host             : peppe-pc running 64-bit major release  (build 9200)
| Command          : report_power -file PL_CLASSIFIER_w_VOTING_power_routed.rpt -pb PL_CLASSIFIER_w_VOTING_power_summary_routed.pb -rpx PL_CLASSIFIER_w_VOTING_power_routed.rpx
| Design           : PL_CLASSIFIER_w_VOTING
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 25.017 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 23.966                           |
| Device Static (W)        | 1.051                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.749 |     4219 |       --- |             --- |
|   LUT as Logic           |     0.709 |      785 |     53200 |            1.48 |
|   Register               |     0.017 |     2233 |    106400 |            2.10 |
|   LUT as Shift Register  |     0.013 |      600 |     17400 |            3.45 |
|   LUT as Distributed RAM |     0.010 |       19 |     17400 |            0.11 |
|   Others                 |     0.000 |      158 |       --- |             --- |
| Signals                  |     2.580 |     4805 |       --- |             --- |
| Block RAM                |     0.573 |        6 |       140 |            4.29 |
| DSPs                     |    20.064 |       35 |       220 |           15.91 |
| Static Power             |     1.051 |          |           |                 |
| Total                    |    25.017 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    24.230 |      23.924 |      0.306 |
| Vccaux    |       1.800 |     0.100 |       0.000 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.075 |       0.041 |      0.033 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| PL_CLASSIFIER_w_VOTING                             |    23.966 |
|   PM_Classifier                                    |    21.003 |
|     inst_SVM                                       |    20.894 |
|       inst_DSP_AxB_Cascade[10].DSP_AxB_Cascade_pm  |     0.569 |
|       inst_DSP_AxB_Cascade[11].DSP_AxB_Cascade_pm  |     0.572 |
|       inst_DSP_AxB_Cascade[12].DSP_AxB_Cascade_pm  |     0.576 |
|       inst_DSP_AxB_Cascade[13].DSP_AxB_Cascade_pm  |     0.578 |
|       inst_DSP_AxB_Cascade[14].DSP_AxB_Cascade_pm  |     0.581 |
|       inst_DSP_AxB_Cascade[15].DSP_AxB_Cascade_pm  |     0.583 |
|       inst_DSP_AxB_Cascade[16].DSP_AxB_Cascade_pm  |     0.586 |
|       inst_DSP_AxB_Cascade[17].DSP_AxB_Cascade_pm  |     0.588 |
|       inst_DSP_AxB_Cascade[18].DSP_AxB_Cascade_pm  |     0.590 |
|       inst_DSP_AxB_Cascade[19].DSP_AxB_Cascade_pm  |     0.592 |
|       inst_DSP_AxB_Cascade[1].DSP_AxB_Cascade_pm   |     0.481 |
|       inst_DSP_AxB_Cascade[20].DSP_AxB_Cascade_pm  |     0.594 |
|       inst_DSP_AxB_Cascade[21].DSP_AxB_Cascade_pm  |     0.595 |
|       inst_DSP_AxB_Cascade[22].DSP_AxB_Cascade_pm  |     0.597 |
|       inst_DSP_AxB_Cascade[23].DSP_AxB_Cascade_pm  |     0.599 |
|       inst_DSP_AxB_Cascade[24].DSP_AxB_Cascade_pm  |     0.600 |
|       inst_DSP_AxB_Cascade[25].DSP_AxB_Cascade_pm  |     0.618 |
|       inst_DSP_AxB_Cascade[26].DSP_AxB_Cascade_pm  |     0.603 |
|       inst_DSP_AxB_Cascade[27].DSP_AxB_Cascade_pm  |     0.604 |
|       inst_DSP_AxB_Cascade[28].DSP_AxB_Cascade_pm  |     0.606 |
|       inst_DSP_AxB_Cascade[29].DSP_AxB_Cascade_pm  |     0.607 |
|       inst_DSP_AxB_Cascade[2].DSP_AxB_Cascade_pm   |     0.508 |
|       inst_DSP_AxB_Cascade[30].DSP_AxB_Cascade_pm  |     0.608 |
|       inst_DSP_AxB_Cascade[31].DSP_AxB_Cascade_pm  |     0.609 |
|       inst_DSP_AxB_Cascade[32].DSP_AxB_Cascade_pm  |     0.610 |
|       inst_DSP_AxB_Cascade[3].DSP_AxB_Cascade_pm   |     0.526 |
|       inst_DSP_AxB_Cascade[4].DSP_AxB_Cascade_pm   |     0.535 |
|       inst_DSP_AxB_Cascade[5].DSP_AxB_Cascade_pm   |     0.558 |
|       inst_DSP_AxB_Cascade[6].DSP_AxB_Cascade_pm   |     0.550 |
|       inst_DSP_AxB_Cascade[7].DSP_AxB_Cascade_pm   |     0.556 |
|       inst_DSP_AxB_Cascade[8].DSP_AxB_Cascade_pm   |     0.561 |
|       inst_DSP_AxB_Cascade[9].DSP_AxB_Cascade_pm   |     0.565 |
|       inst_DSP_AxB_Cascade_34                      |     1.786 |
|       inst_DSP_AxB_pluc_C                          |     0.171 |
|       inst_DSP_AxB_wo_PCIN                         |     0.431 |
|     inst_incremental_pipe                          |     0.109 |
|       gen_double_shift_reg[10].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[11].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[12].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[13].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[14].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[15].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[16].double_shift_reg_pm |     0.003 |
|       gen_double_shift_reg[17].double_shift_reg_pm |     0.003 |
|       gen_double_shift_reg[18].double_shift_reg_pm |     0.003 |
|       gen_double_shift_reg[19].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[1].double_shift_reg_pm  |     0.008 |
|       gen_double_shift_reg[20].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[21].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[22].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[23].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[24].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[25].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[26].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[27].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[28].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[29].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[2].double_shift_reg_pm  |     0.012 |
|       gen_double_shift_reg[30].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[31].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[32].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[33].double_shift_reg_pm |     0.002 |
|       gen_double_shift_reg[3].double_shift_reg_pm  |     0.018 |
|       gen_double_shift_reg[4].double_shift_reg_pm  |     0.002 |
|       gen_double_shift_reg[5].double_shift_reg_pm  |     0.002 |
|       gen_double_shift_reg[6].double_shift_reg_pm  |     0.002 |
|       gen_double_shift_reg[7].double_shift_reg_pm  |     0.002 |
|       gen_double_shift_reg[8].double_shift_reg_pm  |     0.002 |
|       gen_double_shift_reg[9].double_shift_reg_pm  |     0.002 |
|   PM_FSM                                           |     0.422 |
|     pm_FSM_Kernel_Bias                             |     0.322 |
|     pm_FSM_SIPO_PCV                                |     0.025 |
|     pm_FSM_Voting                                  |     0.025 |
|   PM_RAM_Bias                                      |     0.024 |
|     inst_RAM_Bias                                  |     0.024 |
|   PM_RAM_Kernel_Scale                              |     0.033 |
|     inst_RAM_Kernel_Scale                          |     0.033 |
|   PM_RAM_Pre_Computed_Vector                       |     1.320 |
|     inst_RAM_Pre_Computed_Vector                   |     1.320 |
|   PM_SIPO                                          |     0.040 |
|   PM_Voting                                        |     0.005 |
+----------------------------------------------------+-----------+


