Classic Timing Analyzer report for bcd-decoder
Tue Jun 26 11:33:17 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CP'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 13.330 ns                        ; 74161:inst1|f74161:sub|87 ; SB                         ; CP         ; --       ; 0            ;
; Clock Setup: 'CP'            ; N/A   ; None          ; 240.56 MHz ( period = 4.157 ns ) ; 74161:inst1|f74161:sub|9  ; 74161:inst1|f74161:sub|110 ; CP         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 240.56 MHz ( period = 4.157 ns )               ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|110 ; CP         ; CP       ; None                        ; None                      ; 3.448 ns                ;
; N/A   ; 247.46 MHz ( period = 4.041 ns )               ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|110 ; CP         ; CP       ; None                        ; None                      ; 3.332 ns                ;
; N/A   ; 247.89 MHz ( period = 4.034 ns )               ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|99  ; CP         ; CP       ; None                        ; None                      ; 3.325 ns                ;
; N/A   ; 255.23 MHz ( period = 3.918 ns )               ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|99  ; CP         ; CP       ; None                        ; None                      ; 3.209 ns                ;
; N/A   ; 255.69 MHz ( period = 3.911 ns )               ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|87  ; CP         ; CP       ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 277.39 MHz ( period = 3.605 ns )               ; 74161:inst1|f74161:sub|99  ; 74161:inst1|f74161:sub|110 ; CP         ; CP       ; None                        ; None                      ; 2.896 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|87  ; CP         ; CP       ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|9   ; CP         ; CP       ; None                        ; None                      ; 2.246 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst1|f74161:sub|99  ; CP         ; CP       ; None                        ; None                      ; 2.049 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst1|f74161:sub|110 ; CP         ; CP       ; None                        ; None                      ; 1.878 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+----------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To ; From Clock ;
+-------+--------------+------------+----------------------------+----+------------+
; N/A   ; None         ; 13.330 ns  ; 74161:inst1|f74161:sub|87  ; SB ; CP         ;
; N/A   ; None         ; 13.300 ns  ; 74161:inst1|f74161:sub|9   ; SE ; CP         ;
; N/A   ; None         ; 13.141 ns  ; 74161:inst1|f74161:sub|87  ; SE ; CP         ;
; N/A   ; None         ; 13.066 ns  ; 74161:inst1|f74161:sub|99  ; SB ; CP         ;
; N/A   ; None         ; 12.960 ns  ; 74161:inst1|f74161:sub|9   ; SB ; CP         ;
; N/A   ; None         ; 12.820 ns  ; 74161:inst1|f74161:sub|87  ; SG ; CP         ;
; N/A   ; None         ; 12.802 ns  ; 74161:inst1|f74161:sub|87  ; SC ; CP         ;
; N/A   ; None         ; 12.794 ns  ; 74161:inst1|f74161:sub|87  ; SD ; CP         ;
; N/A   ; None         ; 12.793 ns  ; 74161:inst1|f74161:sub|87  ; SF ; CP         ;
; N/A   ; None         ; 12.776 ns  ; 74161:inst1|f74161:sub|87  ; SA ; CP         ;
; N/A   ; None         ; 12.735 ns  ; 74161:inst1|f74161:sub|99  ; SE ; CP         ;
; N/A   ; None         ; 12.558 ns  ; 74161:inst1|f74161:sub|99  ; SG ; CP         ;
; N/A   ; None         ; 12.539 ns  ; 74161:inst1|f74161:sub|99  ; SC ; CP         ;
; N/A   ; None         ; 12.532 ns  ; 74161:inst1|f74161:sub|99  ; SD ; CP         ;
; N/A   ; None         ; 12.530 ns  ; 74161:inst1|f74161:sub|99  ; SF ; CP         ;
; N/A   ; None         ; 12.513 ns  ; 74161:inst1|f74161:sub|99  ; SA ; CP         ;
; N/A   ; None         ; 12.501 ns  ; 74161:inst1|f74161:sub|110 ; SB ; CP         ;
; N/A   ; None         ; 12.449 ns  ; 74161:inst1|f74161:sub|9   ; SG ; CP         ;
; N/A   ; None         ; 12.432 ns  ; 74161:inst1|f74161:sub|9   ; SC ; CP         ;
; N/A   ; None         ; 12.423 ns  ; 74161:inst1|f74161:sub|9   ; SF ; CP         ;
; N/A   ; None         ; 12.423 ns  ; 74161:inst1|f74161:sub|9   ; SD ; CP         ;
; N/A   ; None         ; 12.406 ns  ; 74161:inst1|f74161:sub|9   ; SA ; CP         ;
; N/A   ; None         ; 11.988 ns  ; 74161:inst1|f74161:sub|110 ; SG ; CP         ;
; N/A   ; None         ; 11.974 ns  ; 74161:inst1|f74161:sub|110 ; SC ; CP         ;
; N/A   ; None         ; 11.965 ns  ; 74161:inst1|f74161:sub|110 ; SF ; CP         ;
; N/A   ; None         ; 11.947 ns  ; 74161:inst1|f74161:sub|110 ; SA ; CP         ;
+-------+--------------+------------+----------------------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 26 11:33:17 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bcd-decoder -c bcd-decoder
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: Clock "CP" has Internal fmax of 240.56 MHz between source register "74161:inst1|f74161:sub|9" and destination register "74161:inst1|f74161:sub|110" (period= 4.157 ns)
    Info: + Longest register to register delay is 3.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N5; Fanout = 10; REG Node = '74161:inst1|f74161:sub|9'
        Info: 2: + IC(1.063 ns) + CELL(0.978 ns) = 2.041 ns; Loc. = LC_X6_Y2_N5; Fanout = 2; COMB Node = '74161:inst1|f74161:sub|81'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.164 ns; Loc. = LC_X6_Y2_N6; Fanout = 2; COMB Node = '74161:inst1|f74161:sub|85'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.287 ns; Loc. = LC_X6_Y2_N7; Fanout = 1; COMB Node = '74161:inst1|f74161:sub|95'
        Info: 5: + IC(0.000 ns) + CELL(1.161 ns) = 3.448 ns; Loc. = LC_X6_Y2_N8; Fanout = 6; REG Node = '74161:inst1|f74161:sub|110'
        Info: Total cell delay = 2.385 ns ( 69.17 % )
        Info: Total interconnect delay = 1.063 ns ( 30.83 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CP" to destination register is 5.560 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_15; Fanout = 4; CLK Node = 'CP'
            Info: 2: + IC(3.510 ns) + CELL(0.918 ns) = 5.560 ns; Loc. = LC_X6_Y2_N8; Fanout = 6; REG Node = '74161:inst1|f74161:sub|110'
            Info: Total cell delay = 2.050 ns ( 36.87 % )
            Info: Total interconnect delay = 3.510 ns ( 63.13 % )
        Info: - Longest clock path from clock "CP" to source register is 5.560 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_15; Fanout = 4; CLK Node = 'CP'
            Info: 2: + IC(3.510 ns) + CELL(0.918 ns) = 5.560 ns; Loc. = LC_X6_Y2_N5; Fanout = 10; REG Node = '74161:inst1|f74161:sub|9'
            Info: Total cell delay = 2.050 ns ( 36.87 % )
            Info: Total interconnect delay = 3.510 ns ( 63.13 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "CP" to destination pin "SB" through register "74161:inst1|f74161:sub|87" is 13.330 ns
    Info: + Longest clock path from clock "CP" to source register is 5.560 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_15; Fanout = 4; CLK Node = 'CP'
        Info: 2: + IC(3.510 ns) + CELL(0.918 ns) = 5.560 ns; Loc. = LC_X6_Y2_N6; Fanout = 10; REG Node = '74161:inst1|f74161:sub|87'
        Info: Total cell delay = 2.050 ns ( 36.87 % )
        Info: Total interconnect delay = 3.510 ns ( 63.13 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 7.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N6; Fanout = 10; REG Node = '74161:inst1|f74161:sub|87'
        Info: 2: + IC(1.097 ns) + CELL(0.914 ns) = 2.011 ns; Loc. = LC_X6_Y2_N0; Fanout = 1; COMB Node = '7448:inst|68~0'
        Info: 3: + IC(3.061 ns) + CELL(2.322 ns) = 7.394 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'SB'
        Info: Total cell delay = 3.236 ns ( 43.77 % )
        Info: Total interconnect delay = 4.158 ns ( 56.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Tue Jun 26 11:33:17 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


