

================================================================
== Vivado HLS Report for 'relu_ss_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s'
================================================================
* Date:           Thu Aug 11 23:24:55 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.885 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28802|    28802| 0.144 ms | 0.144 ms |  28802|  28802|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ReLULoop  |    28800|    28800|         2|          1|          1|  28800|    yes   |
        +------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       66|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       81|     -|
|Register             |        -|      -|       23|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       23|      147|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_100_p2                       |     +    |      0|  0|  15|          15|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_110_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln90_fu_94_p2                |   icmp   |      0|  0|  13|          15|          13|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_V_fu_116_p3                   |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  66|          53|          36|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data_V_V_blk_n           |   9|          2|    1|          2|
    |i_0_reg_83               |   9|          2|   15|         30|
    |real_start               |   9|          2|    1|          2|
    |res_V_V_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|   21|         45|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_83               |  15|   0|   15|          0|
    |icmp_ln90_reg_129        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | relu_ss<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | relu_ss<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | relu_ss<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | relu_ss<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7> | return value |
|ap_done           | out |    1| ap_ctrl_hs | relu_ss<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | relu_ss<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | relu_ss<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | relu_ss<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7> | return value |
|start_out         | out |    1| ap_ctrl_hs | relu_ss<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7> | return value |
|start_write       | out |    1| ap_ctrl_hs | relu_ss<ap_fixed,ap_fixed<16,4,5,3,0>,relu_config7> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                       data_V_V                      |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_V                      |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                       data_V_V                      |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                       res_V_V                       |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                       res_V_V                       |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                       res_V_V                       |    pointer   |
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+

