m255
K3
13
cModel Technology
Z0 dC:\Users\bogda\OneDrive\Documents\GitHub\Code\Verilog\FACULTA\EXERCICES\Prob1
vfsm
!s100 P5PU;B=l<D3ae8^E=CMS_2
IJ=Z>X`]9zkROQFAYdM:kA0
V2k;@T?KlRdTcN;n^I9FI:2
Z1 w1609790649
Z2 8fsm.v
Z3 Ffsm.v
L0 1
Z4 OV;L;6.5b;42
r1
!s85 0
31
!s101 -O0
o-O0
vfsm_tb
!s100 P@Q6640Mge8]3>M0]1;Rz2
IGl9P`_h=MVo51^[6j_H^30
Vbz^_9jeTXS5ShaYI_8LLk1
R1
R2
R3
L0 46
R4
r1
!s85 0
31
!s101 -O0
o-O0
