// Seed: 2018590364
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input wor id_2,
    input wor id_3,
    output uwire id_4,
    output uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri id_8,
    input wand id_9,
    output wire id_10,
    input wor id_11,
    input supply0 id_12
);
  assign id_4 = id_9 ** -1;
  logic id_14[-1 : 1];
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd97
) (
    input tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 _id_4,
    output tri1 id_5
);
  logic id_7;
  ;
  logic [1 'b0 -  -1 : id_4] id_8;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire [id_4 : 1] id_9;
  assign id_1 = id_8;
  logic id_10;
endmodule
