<dec f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='134' type='void llvm::LivePhysRegs::addLiveIns(const llvm::MachineBasicBlock &amp; MBB)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='131'>/// Adds all live-in registers of basic block \p MBB.
  /// Live in registers are the registers in the blocks live-in list and the
  /// pristine registers.</doc>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1567' u='c' c='_ZN12_GLOBAL__N_111IfConverter15IfConvertSimpleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1568' u='c' c='_ZN12_GLOBAL__N_111IfConverter15IfConvertSimpleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1668' u='c' c='_ZN12_GLOBAL__N_111IfConverter17IfConvertTriangleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1669' u='c' c='_ZN12_GLOBAL__N_111IfConverter17IfConvertTriangleERNS0_6BBInfoENS0_9IfcvtKindE'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1831' u='c' c='_ZN12_GLOBAL__N_111IfConverter22IfConvertDiamondCommonERNS0_6BBInfoES2_S2_jjbbbb'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='1832' u='c' c='_ZN12_GLOBAL__N_111IfConverter22IfConvertDiamondCommonERNS0_6BBInfoES2_S2_jjbbbb'/>
<def f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='236' ll='240' type='void llvm::LivePhysRegs::addLiveIns(const llvm::MachineBasicBlock &amp; MBB)'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='536' u='c' c='_ZL32findScratchNonCalleeSaveRegisterPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='347' u='c' c='_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='810' u='c' c='_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1019' u='c' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1923' u='c' c='_ZNK4llvm20HexagonFrameLowering15expandStoreVec2ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegister1173712'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='796' u='c' c='_ZL15getLiveInRegsAtRN4llvm12LivePhysRegsERKNS_12MachineInstrE'/>
