;redcode
;assert 1
	SPL 0, #502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	JMP -17, @-20
	JMN <-3, 0
	SUB @-3, 0
	ADD 3, 320
	ADD 3, 320
	SPL 0, <332
	SPL 0, #502
	SUB @1, 2
	SUB @-3, 0
	SUB @-3, 0
	SUB 12, @10
	ADD -10, 9
	SUB 100, 600
	SUB 3, 320
	SUB 0, -0
	SUB 3, 320
	SUB @127, @106
	SLT 121, 22
	ADD <-30, 9
	ADD <-30, 9
	SUB -10, 9
	ADD <-30, 9
	SUB -10, 9
	ADD <-30, 9
	CMP -7, <-420
	SPL 0, #502
	ADD <-30, 9
	ADD <-30, 9
	CMP -7, <-420
	CMP 0, -0
	ADD 210, 30
	SPL <-223, 106
	JMZ -1, @-20
	ADD 210, 30
	SPL <100, 90
	SUB @0, @2
	JMZ -1, @-20
	JMP @12, #200
	SPL 0, #502
	SPL 0, #502
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	MOV -1, <-20
	MOV -7, <-20
