{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695352259135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695352259136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 00:10:59 2023 " "Processing started: Fri Sep 22 00:10:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695352259136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352259136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_02_01 -c lab_02_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_02_01 -c lab_02_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352259136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695352259234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695352259235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264684 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264685 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add_sub_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add_sub_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add_sub_b-four_bit_add_sub_b_arch " "Found design unit 1: four_bit_add_sub_b-four_bit_add_sub_b_arch" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add_sub_b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264685 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add_sub_b " "Found entity 1: four_bit_add_sub_b" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add_sub_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_sum_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_sum_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch " "Found design unit 1: four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_sum_seven_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264685 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_sum_seven_seg " "Found entity 1: four_bit_sum_seven_seg" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_sum_seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add-four_bit_add_arch " "Found design unit 1: four_bit_add-four_bit_add_arch" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add " "Found entity 1: four_bit_add" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_inv-four_bit_inv_arch " "Found design unit 1: four_bit_inv-four_bit_inv_arch" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_inv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_inv " "Found entity 1: four_bit_inv" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_inv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_s-arc_add " "Found design unit 1: add_s-arc_add" {  } { { "add_s.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/add_s.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_s " "Found entity 1: add_s" {  } { { "add_s.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/add_s.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detVerInc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detVerInc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detVerInc-detVerInc_arch " "Found design unit 1: detVerInc-detVerInc_arch" {  } { { "detVerInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/detVerInc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""} { "Info" "ISGN_ENTITY_NAME" "1 detVerInc " "Found entity 1: detVerInc" {  } { { "detVerInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/detVerInc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countInc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countInc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countInc-countInc_arch " "Found design unit 1: countInc-countInc_arch" {  } { { "countInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/countInc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""} { "Info" "ISGN_ENTITY_NAME" "1 countInc " "Found entity 1: countInc" {  } { { "countInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/countInc.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoDigcountInc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoDigcountInc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoDigcountInc-twoDigcountInc_arch " "Found design unit 1: twoDigcountInc-twoDigcountInc_arch" {  } { { "twoDigcountInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountInc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoDigcountInc " "Found entity 1: twoDigcountInc" {  } { { "twoDigcountInc.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountInc.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detVerDec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detVerDec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detVerDec-detVerDec_arch " "Found design unit 1: detVerDec-detVerDec_arch" {  } { { "detVerDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/detVerDec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264687 ""} { "Info" "ISGN_ENTITY_NAME" "1 detVerDec " "Found entity 1: detVerDec" {  } { { "detVerDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/detVerDec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countDec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countDec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countDec-countDec_arch " "Found design unit 1: countDec-countDec_arch" {  } { { "countDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/countDec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264687 ""} { "Info" "ISGN_ENTITY_NAME" "1 countDec " "Found entity 1: countDec" {  } { { "countDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/countDec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoDigcountDec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoDigcountDec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoDigcountDec-twoDigcountDec_arch " "Found design unit 1: twoDigcountDec-twoDigcountDec_arch" {  } { { "twoDigcountDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountDec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264687 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoDigcountDec " "Found entity 1: twoDigcountDec" {  } { { "twoDigcountDec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountDec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoDigcountDecComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoDigcountDecComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoDigcountDecComp-twoDigcountDecComp_arch " "Found design unit 1: twoDigcountDecComp-twoDigcountDecComp_arch" {  } { { "twoDigcountDecComp.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountDecComp.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264687 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoDigcountDecComp " "Found entity 1: twoDigcountDecComp" {  } { { "twoDigcountDecComp.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/twoDigcountDecComp.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_02_01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_02_01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_02_01-lab_02_01_arch " "Found design unit 1: lab_02_01-lab_02_01_arch" {  } { { "lab_02_01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264687 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_02_01 " "Found entity 1: lab_02_01" {  } { { "lab_02_01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/lab_02_01.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695352264687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264687 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "a_paht_b four_bit_sum_seven_seg.vhd(47) " "VHDL error at four_bit_sum_seven_seg.vhd(47): object \"a_paht_b\" is used but not declared" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_01/four_bit_sum_seven_seg.vhd" 47 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1695352264688 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "988 " "Peak virtual memory: 988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695352264728 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 22 00:11:04 2023 " "Processing ended: Fri Sep 22 00:11:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695352264728 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695352264728 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695352264728 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352264728 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695352265288 ""}
