/*
 * Copyright (c) 2018-2021, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "dt-bindings/clock/tegra234-clock.h"

#if defined(SGX_YUV_GMSL2)
#include "sgx-yuv-gmsl.dtsi"
#endif


//For gpio@2200000
#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)   //DER PWDNB
#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
#define CAM1_RST_L	TEGRA234_MAIN_GPIO(AC, 1)
#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)

#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)

//For syn tirgger
#define CAM_FSYNC_GPIO12	TEGRA234_MAIN_GPIO(N, 1)
//For PPS
#define PPS_GPIO_GPIO13	TEGRA234_MAIN_GPIO(H, 0)

// For wifi
#define WLAN_PWDN	TEGRA234_MAIN_GPIO(Y, 3)
#define WLAN_RESET	TEGRA234_MAIN_GPIO(Q, 6)

/* camera control gpio definitions */
/ {

    pps {
            gpios = <&tegra_main_gpio PPS_GPIO_GPIO13 GPIO_ACTIVE_HIGH>;                 
            compatible = "pps-gpio";
            status = "okay";
    };

	leds{
  		compatible = "gpio-leds";
		status = "okay";
		camsync { 
    		label = "camsync-gpio";
            gpios = <&tegra_main_gpio CAM_FSYNC_GPIO12 GPIO_ACTIVE_HIGH>;
            default-state = "on";
        };
    };

	gpio@2200000 {
		camera-control-output-low {
			gpio-hog;
			output-low;
			gpios = <CAM0_PWDN 1 CAM1_PWDN 1 WLAN_PWDN 1 WLAN_RESET 1>;
			label = "cam0-pwdn", "cam1-pwdn", "wlan-pwdn", "wlan-reset";
		};
	};

	i2c@3180000 {

		max96712_0@2d {
			compatible = "maxim,max96712_0";
			reg = <0x2d>;
			// reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
			// poc-gpios = <&tegra_main_gpio POC_EN GPIO_ACTIVE_LOW>;
		};
		cam_0@2e {
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			der_id = <0>;//
			ser_id = <0>;//
		};
		cam_1@2f {
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			der_id = <0>;//
			ser_id = <1>;//
		};
		cam_2@30 {
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			der_id = <0>;//
			ser_id = <2>;//
		};
		cam_3@31 {
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			der_id = <0>;//
			ser_id = <3>;//
		};

		max9296_0@48 {
			compatible = "maxim,max9296_0";
			// reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
			// poc-gpios = <&tegra_aon_gpio POC_EN GPIO_ACTIVE_LOW>;
			reg = <0x48>;
		};

		cam_4@1b {
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			der_id = <0>;//
		};
		cam_5@1c {
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			der_id = <0>;//
		};
	};
};
