
---------- Begin Simulation Statistics ----------
final_tick                                28174669375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    240                       # Simulator instruction rate (inst/s)
host_mem_usage                                9017796                       # Number of bytes of host memory used
host_op_rate                                      246                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31309.54                       # Real time elapsed on the host
host_tick_rate                                 702275                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7501287                       # Number of instructions simulated
sim_ops                                       7708142                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021988                       # Number of seconds simulated
sim_ticks                                 21987920000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.988937                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41735                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                53514                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                514                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4686                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             53685                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6126                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7326                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1200                       # Number of indirect misses.
system.cpu.branchPred.lookups                   93858                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15460                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1044                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      570548                       # Number of instructions committed
system.cpu.committedOps                        611733                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.605083                       # CPI: cycles per instruction
system.cpu.discardedOps                         12347                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             406838                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94761                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            44599                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          781419                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383865                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      414                       # number of quiesce instructions executed
system.cpu.numCycles                          1486325                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       414                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  444301     72.63%     72.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1233      0.20%     72.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 100368     16.41%     89.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 65831     10.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   611733                       # Class of committed instruction
system.cpu.quiesceCycles                     33694347                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          704906                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1632                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149481                       # Transaction distribution
system.membus.trans_dist::ReadResp             150234                       # Transaction distribution
system.membus.trans_dist::WriteReq              66786                       # Transaction distribution
system.membus.trans_dist::WriteResp             66786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          368                       # Transaction distribution
system.membus.trans_dist::CleanEvict              292                       # Transaction distribution
system.membus.trans_dist::ReadExReq               213                       # Transaction distribution
system.membus.trans_dist::ReadExResp              213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           435                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 435126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        78331                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13650659                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            217530                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000147                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012128                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  217498     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      32      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              217530                       # Request fanout histogram
system.membus.reqLayer6.occupancy           524618255                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9146500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              712015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1737000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8642040                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          895094435                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1599000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2980546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3725682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745136                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2980546                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3725682                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3725682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3725682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7451364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368259                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368259                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       954370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1120518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15269892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17821587                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1794939750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1224038                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          819                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1515143760                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    945795000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8941637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14902728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4470819                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5961091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34276275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5961091                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4470819                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10431910                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8941637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14902728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10431910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10431910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44708185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4470819                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10431910                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14902728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4470819                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1537208                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6008026                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4470819                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14902728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1537208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20910755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       395266                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       423518                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12648452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       252587                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       252587    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       252587                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    562052505                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    807891000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007384418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17883274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44708185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2069975878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44708185                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44770583                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89478768                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2052092604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62653857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44708185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2159454646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22544388                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4761601                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20863820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    843494610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    157968921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2980546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1025307896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488809492                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    476887491                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    965696983                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20863820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332304102                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    634856412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2980546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1991004879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          318                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          343                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       925599                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72767                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         998366                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       925599                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       925599                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       925599                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72767                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        998366                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9175044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9577768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4037632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       143361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14965126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    417276577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1537208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1813359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             435592271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1071134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17883274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    157968921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5961091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183629557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1071134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32848400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    575245498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5961091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1537208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1813359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            619221827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    197356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380306000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          356                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          356                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              274567                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66788                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149662                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63088                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    282                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4934182485                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8855407485                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33031.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59281.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       291                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   139224                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58568                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63088                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  128851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    894                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.314872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.889789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.285868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          494      3.37%      3.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          445      3.03%      6.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          223      1.52%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          229      1.56%      9.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          282      1.92%     11.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          180      1.23%     12.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          209      1.42%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          281      1.91%     15.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12336     84.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14679                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     419.637640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1206.778856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           307     86.24%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.84%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           11      3.09%     90.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.28%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.56%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.28%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      4.21%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.28%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.28%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      1.69%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      2.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           356                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     177.221910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     39.216894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    357.157366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            276     77.53%     77.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      2.81%     80.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.40%     81.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.56%     82.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.28%     82.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.40%     83.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.28%     84.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.56%     84.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.28%     85.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.28%     85.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.28%     85.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           51     14.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           356                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9560320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4037824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9577768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4037632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       434.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    435.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21987780000                       # Total gap between requests
system.mem_ctrls.avgGap                     103350.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9157316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24768                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14965126.305716956034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 416470316.428293347359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1537207.703138814308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1798805.889779478777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1126436.697968702763                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17883274.088681422174                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 157922350.090413272381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5961091.362893806770                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745136.420361725846                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       143361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          368                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    303859690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8475624980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     50565480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     25357335                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25136361825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32179778125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 306924673355                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1880603960                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23928492750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59024.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59120.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     95406.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40701.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68305331.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5237594.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5655304.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    918263.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93470674.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7247919.825000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5057514.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           271735800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       87702953.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210495196.799983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     100255520.137486                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     346614751.500002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1029109655.512523                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.803411                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18152458195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2648517180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 828                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           414                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     50867480.676329                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    242620666.754899                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          414    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       281500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             414                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7115532375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21059137000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       192041                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           192041                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       192041                       # number of overall hits
system.cpu.icache.overall_hits::total          192041                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          318                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            318                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          318                       # number of overall misses
system.cpu.icache.overall_misses::total           318                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13820000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13820000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13820000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13820000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       192359                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       192359                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       192359                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       192359                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001653                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001653                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001653                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001653                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.119497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.119497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.119497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.119497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          318                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          318                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13317750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13317750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13317750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13317750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001653                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001653                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41879.716981                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41879.716981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41879.716981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41879.716981                       # average overall mshr miss latency
system.cpu.icache.replacements                    111                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       192041                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          192041                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          318                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           318                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       192359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       192359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.119497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.119497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13317750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13317750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41879.716981                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41879.716981                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.659796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              691888                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6233.225225                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.659796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            385036                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           385036                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161996                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161996                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161996                       # number of overall hits
system.cpu.dcache.overall_hits::total          161996                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          839                       # number of overall misses
system.cpu.dcache.overall_misses::total           839                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     61414375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61414375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     61414375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61414375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       162835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       162835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       162835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       162835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005152                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005152                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005152                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73199.493445                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73199.493445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73199.493445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73199.493445                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          368                       # number of writebacks
system.cpu.dcache.writebacks::total               368                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          191                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     46778000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     46778000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     46778000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     46778000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9609500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9609500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003979                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003979                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72188.271605                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72188.271605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72188.271605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72188.271605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2131.654836                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2131.654836                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    549                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       101053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          101053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32652750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32652750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       101489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       101489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74891.628440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74891.628440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9609500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9609500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73397.701149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73397.701149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.950226                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.950226                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28761625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28761625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71368.796526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71368.796526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14850000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14850000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69718.309859                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69718.309859                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           435.608112                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              159130                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            289.854281                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   435.608112                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.850797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.850797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            651988                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           651988                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28174669375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28174755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    240                       # Simulator instruction rate (inst/s)
host_mem_usage                                9017796                       # Number of bytes of host memory used
host_op_rate                                      246                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31309.64                       # Real time elapsed on the host
host_tick_rate                                 702276                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7501296                       # Number of instructions simulated
sim_ops                                       7708157                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021988                       # Number of seconds simulated
sim_ticks                                 21988005625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.986846                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41737                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                53518                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                515                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4688                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             53685                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6126                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7326                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1200                       # Number of indirect misses.
system.cpu.branchPred.lookups                   93864                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15462                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1044                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      570557                       # Number of instructions committed
system.cpu.committedOps                        611748                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.605282                       # CPI: cycles per instruction
system.cpu.discardedOps                         12354                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             406855                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94761                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            44602                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          781512                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383836                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      414                       # number of quiesce instructions executed
system.cpu.numCycles                          1486462                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       414                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  444309     72.63%     72.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1233      0.20%     72.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 100374     16.41%     89.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 65831     10.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   611748                       # Class of committed instruction
system.cpu.quiesceCycles                     33694347                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          704950                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1634                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149481                       # Transaction distribution
system.membus.trans_dist::ReadResp             150235                       # Transaction distribution
system.membus.trans_dist::WriteReq              66786                       # Transaction distribution
system.membus.trans_dist::WriteResp             66786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          369                       # Transaction distribution
system.membus.trans_dist::CleanEvict              292                       # Transaction distribution
system.membus.trans_dist::ReadExReq               213                       # Transaction distribution
system.membus.trans_dist::ReadExResp              213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           436                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 435129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        78459                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13650787                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            217531                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000147                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012128                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  217499     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      32      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              217531                       # Request fanout histogram
system.membus.reqLayer6.occupancy           524625505                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9146500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              712015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1737000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8647790                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          895094435                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1599000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2980534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3725668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745134                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2980534                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3725668                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3725668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3725668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7451335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368259                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368259                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       954370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1120518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15269892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17821587                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1794939750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1224038                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          819                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1515143760                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    945795000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8941602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14902670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4470801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5961068                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34276142                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5961068                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4470801                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10431869                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8941602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14902670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10431869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10431869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44708011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4470801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10431869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14902670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4470801                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1537202                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6008003                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4470801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14902670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1537202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20910673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       395266                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       423518                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12648452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       252587                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       252587    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       252587                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    562052505                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    807891000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007376601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17883204                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44708011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2069967817                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44708011                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44770409                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89478420                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2052084612                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62653613                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44708011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2159446237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22544388                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4761601                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20863739                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    843491325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    157968306                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2980534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1025303904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488807588                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    476885634                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    965693222                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20863739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332298913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    634853940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2980534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1990997126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          318                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          343                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       925596                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72767                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         998362                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       925596                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       925596                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       925596                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72767                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        998362                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9175044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9577832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4037696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       143361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63089                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14965068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    417274952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1537202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1816263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             435593485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1074040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17883204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    157968306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5961068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183631752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1074040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32848272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    575243258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5961068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1537202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1816263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            619225237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    197356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380306000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          356                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          356                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              274570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66788                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63089                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63089                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    282                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4934182485                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8855433735                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33030.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59280.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       291                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   139225                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58568                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149660                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63089                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  128851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    894                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.314872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.889789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.285868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          494      3.37%      3.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          445      3.03%      6.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          223      1.52%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          229      1.56%      9.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          282      1.92%     11.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          180      1.23%     12.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          209      1.42%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          281      1.91%     15.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12336     84.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14679                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     419.637640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1206.778856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           307     86.24%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.84%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           11      3.09%     90.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.28%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.56%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.28%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      4.21%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.28%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.28%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      1.69%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      2.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           356                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     177.221910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     39.216894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    357.157366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            276     77.53%     77.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      2.81%     80.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.40%     81.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.56%     82.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.28%     82.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.40%     83.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.28%     84.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.56%     84.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.28%     85.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.28%     85.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.28%     85.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           51     14.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           356                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9560384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4037824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9577832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4037696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       434.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    435.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21988035000                       # Total gap between requests
system.mem_ctrls.avgGap                     103350.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9157316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24768                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14965068.028992738575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 416468694.622684776783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1537201.716992920730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1801709.562733477680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1126432.311434339033                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17883204.448197878897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 157921735.114164084196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5961068.149399292655                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745133.518674911582                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       143361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          369                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    303859690                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8475624980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     50565480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     25383585                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25136361825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32179778125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 306924673355                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1880603960                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23928492750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59024.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59120.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     95406.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40678.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68120221.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5237594.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5655304.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    918263.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93470674.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7247919.825000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5057514.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        271737618.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       87702953.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210495196.799983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     100257817.687486                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     346614751.500002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1029113771.812523                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.803416                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18152458195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2648602805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 828                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           414                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     50867480.676329                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    242620666.754899                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          414    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       281500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             414                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7115618000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21059137000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       192053                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           192053                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       192053                       # number of overall hits
system.cpu.icache.overall_hits::total          192053                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          318                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            318                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          318                       # number of overall misses
system.cpu.icache.overall_misses::total           318                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13820000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13820000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13820000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13820000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       192371                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       192371                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       192371                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       192371                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001653                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001653                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001653                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001653                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.119497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.119497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.119497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.119497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          318                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          318                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13317750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13317750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13317750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13317750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001653                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001653                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41879.716981                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41879.716981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41879.716981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41879.716981                       # average overall mshr miss latency
system.cpu.icache.replacements                    111                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       192053                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          192053                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          318                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           318                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       192371                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       192371                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.119497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.119497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13317750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13317750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41879.716981                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41879.716981                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.659813                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2379425                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4138.130435                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.659813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            385060                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           385060                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       162000                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           162000                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       162000                       # number of overall hits
system.cpu.dcache.overall_hits::total          162000                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            840                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          840                       # number of overall misses
system.cpu.dcache.overall_misses::total           840                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     61474375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61474375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     61474375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61474375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       162840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       162840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       162840                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       162840                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005158                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005158                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73183.779762                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73183.779762                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73183.779762                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73183.779762                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          369                       # number of writebacks
system.cpu.dcache.writebacks::total               369                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          191                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          649                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          649                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     46836750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     46836750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     46836750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     46836750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9609500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9609500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003986                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003986                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003986                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003986                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72167.565485                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72167.565485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72167.565485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72167.565485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2131.654836                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2131.654836                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    550                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       101057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          101057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          437                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32712750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32712750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       101494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       101494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74857.551487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74857.551487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31986750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31986750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9609500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9609500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73364.105505                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73364.105505                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.950226                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.950226                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28761625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28761625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71368.796526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71368.796526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14850000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14850000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69718.309859                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69718.309859                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           435.608145                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              313032                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               994                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            314.921529                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   435.608145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.850797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.850797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            652009                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           652009                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28174755000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
