$date
	Wed Nov  6 14:14:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! if_add_s32__output_vld $end
$var wire 32 " if_add_s32__output [31:0] $end
$var wire 1 # if_add_s32__input_b_rdy $end
$var wire 1 $ if_add_s32__input_a_rdy $end
$var reg 1 % __last_cycle_of_reset $end
$var reg 1 & __thread_output_if_add_s32__output_capture_done $end
$var reg 1 ' clk $end
$var reg 32 ( if_add_s32__input_a [31:0] $end
$var reg 1 ) if_add_s32__input_a_vld $end
$var reg 32 * if_add_s32__input_b [31:0] $end
$var reg 1 + if_add_s32__input_b_vld $end
$var reg 1 , if_add_s32__output_rdy $end
$var reg 1 - reset $end
$scope module dut $end
$var wire 1 . and_242 $end
$var wire 1 ' clk $end
$var wire 32 / if_add_s32__input_a [31:0] $end
$var wire 1 0 if_add_s32__input_a_load_en $end
$var wire 1 $ if_add_s32__input_a_rdy $end
$var wire 1 1 if_add_s32__input_a_valid_inv $end
$var wire 1 2 if_add_s32__input_a_valid_load_en $end
$var wire 1 ) if_add_s32__input_a_vld $end
$var wire 32 3 if_add_s32__input_b [31:0] $end
$var wire 1 4 if_add_s32__input_b_load_en $end
$var wire 1 # if_add_s32__input_b_rdy $end
$var wire 1 5 if_add_s32__input_b_valid_inv $end
$var wire 1 6 if_add_s32__input_b_valid_load_en $end
$var wire 1 + if_add_s32__input_b_vld $end
$var wire 32 7 if_add_s32__output [31:0] $end
$var wire 1 8 if_add_s32__output_load_en $end
$var wire 1 , if_add_s32__output_rdy $end
$var wire 1 9 if_add_s32__output_valid_inv $end
$var wire 1 : if_add_s32__output_valid_load_en $end
$var wire 1 ! if_add_s32__output_vld $end
$var wire 1 ; or_245 $end
$var wire 1 < or_246 $end
$var wire 1 = p0_all_active_inputs_valid $end
$var wire 1 > p0_data_enable $end
$var wire 1 ? p0_enable $end
$var wire 1 @ p1_data_enable $end
$var wire 1 A p1_enable $end
$var wire 1 B p1_not_valid $end
$var wire 1 C p2_data_enable $end
$var wire 1 D p2_enable $end
$var wire 1 E p2_not_valid $end
$var wire 1 F p2_stage_valid $end
$var wire 1 G p3_data_enable $end
$var wire 1 H p3_enable $end
$var wire 1 I p3_not_valid $end
$var wire 1 J p4_not_valid $end
$var wire 1 K p4_stage_done $end
$var wire 1 - reset $end
$var wire 28 L umul_136 [27:0] $end
$var wire 32 M diff [31:0] $end
$var wire 30 N add_167 [29:0] $end
$var wire 28 O add_145 [27:0] $end
$var wire 30 P acc__4 [29:0] $end
$var wire 32 Q acc__3 [31:0] $end
$var wire 32 R acc__2 [31:0] $end
$var wire 30 S acc__1_NarrowedMult_ [29:0] $end
$var reg 32 T ____state [31:0] $end
$var reg 1 U ____state_full $end
$var reg 32 V __if_add_s32__input_a_reg [31:0] $end
$var reg 1 W __if_add_s32__input_a_valid_reg $end
$var reg 32 X __if_add_s32__input_b_reg [31:0] $end
$var reg 1 Y __if_add_s32__input_b_valid_reg $end
$var reg 32 Z __if_add_s32__output_reg [31:0] $end
$var reg 1 [ __if_add_s32__output_valid_reg $end
$var reg 32 \ p0_diff [31:0] $end
$var reg 1 ] p0_valid $end
$var reg 32 ^ p1_diff [31:0] $end
$var reg 28 _ p1_umul_136 [27:0] $end
$var reg 1 ` p1_valid $end
$var reg 28 a p2_add_145 [27:0] $end
$var reg 32 b p2_diff [31:0] $end
$var reg 1 c p2_valid $end
$var reg 30 d p3_acc__1_NarrowedMult_ [29:0] $end
$var reg 1 e p3_valid $end
$scope function umul28b_28b_x_5b $end
$upscope $end
$scope function umul30b_30b_x_3b $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
xe
bx d
xc
bx b
bx a
x`
bx _
bx ^
x]
bx \
x[
bx Z
xY
bx X
xW
bx V
xU
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
bx 7
x6
x5
04
bx 3
x2
x1
00
bx /
x.
1-
0,
0+
bx *
0)
bx (
0'
0&
0%
0$
0#
bx "
x!
$end
#5
0<
0;
1:
16
12
0>
1H
0.
1D
1A
1?
0C
b0 Q
b0 L
19
15
11
0=
1J
0K
08
1I
0G
1E
1B
0@
0F
b0 S
b0 N
b0 R
b0 O
0!
0[
b0 "
b0 7
b0 Z
0Y
b0 M
b0 X
0W
b0 V
0e
0c
0`
0]
1U
b0 d
b0 P
b0 a
b0 b
b0 T
b0 _
b0 ^
b0 \
1'
#10
0'
#15
1'
#20
0'
#25
1'
#30
0'
#35
1'
#40
0'
#45
1'
#46
1%
#50
0'
#55
1'
#56
1#
14
1$
10
0-
0%
1,
1+
b0 *
b0 3
1)
b0 (
b0 /
#60
0'
#65
1>
05
01
1=
1Y
1W
1'
#66
b1 (
b1 /
#70
0'
#75
0B
1@
b1 M
b1 V
1]
1'
#80
0'
#85
1<
1C
b11001 L
0E
1F
1`
b1 \
1'
#86
b0 (
b0 /
b1 *
b1 3
#90
0'
#95
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
0I
1G
0F
b1 X
b11111111111111111111111111111111 M
b0 V
1c
0U
b11001 O
b11001 _
b1 ^
1'
#100
0'
#105
1<
1;
1.
0J
1K
18
1I
0G
1e
0c
1'
#110
0'
#115
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
0.
1C
09
1J
0K
08
1F
1!
1[
0e
1U
1'
#120
0'
#125
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
b1 Q
b1111111111111111111111100111 L
19
0I
1G
0F
b111110100 S
b1 R
0!
0[
1c
0U
b1100100 P
b11001 a
b1 b
b11111111111111111111111111111111 \
1'
#130
0'
#135
1<
1;
1.
0J
1K
18
1I
0G
b11111010001 Q
1e
0c
b11111010001 R
b111110100 N
b111110100 d
1'
#140
0'
#145
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
0.
1C
b111111001 S
09
1J
0K
08
1F
b1100101 P
b1000001101 O
1!
1[
b11111010001 "
b11111010001 7
b11111010001 Z
0e
1U
b11111010001 T
1'
#150
0'
#155
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
19
0I
1G
0F
b10100100001001 S
0!
0[
1c
0U
b100000110101 P
b1000001101 a
b111011011 O
b1111111111111111111111100111 _
b11111111111111111111111111111111 ^
1'
#160
0'
#165
1<
1;
1.
0J
1K
18
1I
0G
b1010010000100101 Q
1e
0c
b1010010000100101 R
b10100100001001 N
b10100100001001 d
1'
#170
0'
#175
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
0.
1C
09
1J
0K
08
1F
b10100011110000 O
1!
1[
b1010010000100101 "
b1010010000100101 7
b1010010000100101 Z
0e
1U
b1010010000100101 T
1'
#180
0'
#185
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
19
0I
1G
0F
b110011001011000101 S
b10100100001000 N
b1010010000100011 R
0!
0[
1c
0U
b1010001111000001 P
b10100011110000 a
b11111111111111111111111111111111 b
1'
#186
b0 *
b0 3
#190
0'
#195
1<
1;
0J
1K
18
1I
0G
1e
0c
b11001100101100010011 R
b110011001011000100 N
b110011001011000101 d
1'
#200
0'
#205
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
1C
09
1J
0K
08
1F
1!
1[
0e
1U
1'
#210
0'
#215
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
19
0I
1G
0F
0!
0[
b0 M
b0 X
1c
0U
1'
#216
b1 (
b1 /
#220
0'
#225
1<
1;
0J
1K
18
1I
0G
1e
0c
1'
#230
0'
#235
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
1C
09
1J
0K
08
1F
1!
1[
0e
1U
1'
#240
0'
#245
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
b0 L
19
0I
1G
0F
0!
0[
b1 M
b1 V
1c
0U
b0 \
1'
#250
0'
#255
1<
1;
0J
1K
18
1I
0G
1e
0c
1'
#260
0'
#265
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
1C
09
1J
0K
08
1F
1!
1[
0e
1U
1'
#270
0'
#275
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
b11001 L
19
0I
1G
0F
0!
0[
1c
0U
b10100100001001 O
b0 _
b0 ^
b1 \
1'
#276
b1 *
b1 3
b0 (
b0 /
#280
0'
#285
1<
1;
0J
1K
18
1I
0G
1e
0c
1'
#290
0'
#295
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
1C
09
1J
0K
08
1F
1!
1[
0e
1U
1'
#300
0'
#305
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
b11001100101100010100 Q
19
0I
1G
0F
b110011010010111001 S
b110011001011000101 N
b11001100101100010100 R
0!
0[
b1 X
b11111111111111111111111111111111 M
b0 V
1c
0U
b1010010000100101 P
b10100100001001 a
b0 b
b10100100100010 O
b11001 _
b1 ^
1'
#310
0'
#315
1<
1;
1.
0J
1K
18
1I
0G
b11001101001011100100 Q
1e
0c
b11001101001011100100 R
b110011010010111001 N
b110011010010111001 d
1'
#320
0'
#325
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
0.
1C
b110011010010110100 S
09
1J
0K
08
1F
b1010010000100100 P
b110011010011010010 O
1!
1[
b11001101001011100100 "
b11001101001011100100 7
b11001101001011100100 Z
0e
1U
b11001101001011100100 T
1'
#330
0'
#335
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
b11001101001011100101 Q
b1111111111111111111111100111 L
19
0I
1G
0F
b10000000010000001101000 S
b11001101001011100101 R
0!
0[
1c
0U
b11001101001101001000 P
b110011010011010010 a
b1 b
b11111111111111111111111111111111 \
1'
#340
0'
#345
1<
1;
1.
0J
1K
18
1I
0G
b1000000001000000110100001 Q
1e
0c
b1000000001000000110100001 R
b10000000010000001101000 N
b10000000010000001101000 d
1'
#350
0'
#355
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
0.
1C
b10000000010000001101101 S
09
1J
0K
08
1F
b11001101001101001001 P
b10000000010000010000001 O
1!
1[
b1000000001000000110100001 "
b1000000001000000110100001 7
b1000000001000000110100001 Z
0e
1U
b1000000001000000110100001 T
1'
#360
0'
#365
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
19
0I
1G
0F
b101000000101000101000011001 S
0!
0[
1c
0U
b1000000001000001000000101 P
b10000000010000010000001 a
b10000000010000001001111 O
b1111111111111111111111100111 _
b11111111111111111111111111111111 ^
1'
#370
0'
#375
1<
1;
1.
0J
1K
18
1I
0G
b10100000010100010100001100101 Q
1e
0c
b10100000010100010100001100101 R
b101000000101000101000011001 N
b101000000101000101000011001 d
1'
#380
0'
#385
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
0.
1C
09
1J
0K
08
1F
b101000000101000101000000000 O
1!
1[
b10100000010100010100001100101 "
b10100000010100010100001100101 7
b10100000010100010100001100101 Z
0e
1U
b10100000010100010100001100101 T
1'
#390
0'
#395
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
19
0I
1G
0F
b100100001100101100100000000101 S
b101000000101000101000011000 N
b10100000010100010100001100011 R
0!
0[
1c
0U
b10100000010100010100000000001 P
b101000000101000101000000000 a
b11111111111111111111111111111111 b
1'
#400
0'
#405
1<
1;
0J
1K
18
1I
0G
1e
0c
b10010000110010110010000000010011 R
b100100001100101100100000000100 N
b100100001100101100100000000101 d
1'
#410
0'
#415
1$
10
1#
14
12
16
1>
1?
1@
0;
1A
1C
09
1J
0K
08
1F
1!
1[
0e
1U
1'
#420
0'
#425
0$
00
0#
04
02
06
0>
0?
0@
0A
0<
0C
19
0I
1G
0F
0!
0[
1c
0U
1'
#426
bx (
bx /
0)
bx *
bx 3
0+
#430
0'
#435
1<
1;
0J
1K
18
1I
0G
1e
0c
1'
#440
0'
#445
12
16
1>
1?
1@
0;
1A
1C
09
1J
0K
08
1F
1!
1[
0e
1U
1'
#450
0'
#455
0?
0@
0A
0<
0>
0C
19
15
11
0=
0I
1G
0F
0!
0[
0Y
0W
1c
0U
1'
#460
0'
#465
1<
1;
0J
1K
18
1I
0G
1e
0c
1'
#470
0'
#475
1?
1@
0;
1A
1C
09
1J
0K
08
1F
1!
1[
0e
1U
1'
#480
0'
#485
0A
0<
0C
19
0I
1G
1B
0@
0F
0!
0[
1c
0]
0U
1'
#490
0'
#495
1<
1;
0J
1K
18
1I
0G
1e
0c
1'
#500
0'
#505
0;
1A
1C
09
1J
0K
08
1F
1!
1[
0e
1U
1'
#510
0'
#515
0<
0C
19
0I
1G
1E
0F
0!
0[
1c
0`
0U
1'
#520
0'
#525
1<
1;
0J
1K
18
1I
0G
1e
0c
1'
#530
0'
#535
0<
0;
09
1J
0K
08
1!
1[
0e
1U
1'
#540
0'
#545
19
0!
0[
1'
#546
1&
#550
0'
#555
1'
#556
