vhdl xil_defaultlib  \
"../../../bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/sim/kria_bd_proc_sys_reset_0_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/sim/kria_bd_proc_sys_reset_0_1.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_intc_0_0/sim/kria_bd_axi_intc_0_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_gpio_0_0/sim/kria_bd_axi_gpio_0_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_timer_0_0/sim/kria_bd_axi_timer_0_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_gpio_1_0/sim/kria_bd_axi_gpio_1_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/sim/kria_bd_axi_quad_spi_0_2.vhd" \
"../../../bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/sim/kria_bd_proc_sys_reset_1_1.vhd" \

nosort
