--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml sine_top.twx sine_top.ncd -o sine_top.twr sine_top.pcf

Design file:              sine_top.ncd
Physical constraint file: sine_top.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
en          |    2.546(R)|      SLOW  |    0.394(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_1<0>   |   41.754(R)|      SLOW  |   -0.381(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_1<1>   |   41.231(R)|      SLOW  |   -0.041(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_1<2>   |   41.537(R)|      SLOW  |    0.021(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_1<3>   |   41.781(R)|      SLOW  |   -0.488(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_1<4>   |   41.908(R)|      SLOW  |   -0.455(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_1<5>   |   41.872(R)|      SLOW  |   -1.089(R)|      FAST  |clk_BUFGP         |   0.000|
freq_1<6>   |   41.940(R)|      SLOW  |   -0.781(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_1<7>   |   42.259(R)|      SLOW  |   -1.216(R)|      FAST  |clk_BUFGP         |   0.000|
freq_2<0>   |   49.527(R)|      SLOW  |   -0.525(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_2<1>   |   49.671(R)|      SLOW  |   -0.362(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_2<2>   |   49.734(R)|      SLOW  |   -0.625(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_2<3>   |   51.636(R)|      SLOW  |   -1.031(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_2<4>   |   51.288(R)|      SLOW  |   -0.847(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_2<5>   |   51.234(R)|      SLOW  |   -0.833(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_2<6>   |   51.164(R)|      SLOW  |   -1.196(R)|      FAST  |clk_BUFGP         |   0.000|
freq_2<7>   |   51.100(R)|      SLOW  |   -1.192(R)|      FAST  |clk_BUFGP         |   0.000|
freq_sys<0> |   32.722(R)|      SLOW  |   -1.932(R)|      FAST  |clk_BUFGP         |   0.000|
freq_sys<1> |   35.965(R)|      SLOW  |   -1.950(R)|      FAST  |clk_BUFGP         |   0.000|
freq_sys<2> |   40.852(R)|      SLOW  |   -1.852(R)|      FAST  |clk_BUFGP         |   0.000|
freq_sys<3> |   43.050(R)|      SLOW  |   -1.131(R)|      FAST  |clk_BUFGP         |   0.000|
freq_sys<4> |   46.418(R)|      SLOW  |   -1.116(R)|      FAST  |clk_BUFGP         |   0.000|
freq_sys<5> |   49.019(R)|      SLOW  |   -1.256(R)|      FAST  |clk_BUFGP         |   0.000|
freq_sys<6> |   50.162(R)|      SLOW  |   -0.757(R)|      SLOW  |clk_BUFGP         |   0.000|
freq_sys<7> |   49.827(R)|      SLOW  |   -0.524(R)|      SLOW  |clk_BUFGP         |   0.000|
n_waves<0>  |    0.356(R)|      FAST  |    0.384(R)|      SLOW  |clk_BUFGP         |   0.000|
n_waves<1>  |    0.538(R)|      FAST  |    0.197(R)|      SLOW  |clk_BUFGP         |   0.000|
n_waves<2>  |    0.502(R)|      FAST  |    0.259(R)|      SLOW  |clk_BUFGP         |   0.000|
n_waves<3>  |    0.323(R)|      FAST  |    0.483(R)|      SLOW  |clk_BUFGP         |   0.000|
n_waves<4>  |    0.444(R)|      FAST  |    0.317(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    7.175(R)|      SLOW  |   -0.152(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
final_out<0>|         7.661(R)|      SLOW  |         4.088(R)|      FAST  |clk_BUFGP         |   0.000|
final_out<1>|         7.770(R)|      SLOW  |         4.156(R)|      FAST  |clk_BUFGP         |   0.000|
final_out<2>|         7.668(R)|      SLOW  |         4.136(R)|      FAST  |clk_BUFGP         |   0.000|
final_out<3>|         7.645(R)|      SLOW  |         4.092(R)|      FAST  |clk_BUFGP         |   0.000|
final_out<4>|         8.007(R)|      SLOW  |         4.296(R)|      FAST  |clk_BUFGP         |   0.000|
final_out<5>|         7.810(R)|      SLOW  |         4.184(R)|      FAST  |clk_BUFGP         |   0.000|
final_out<6>|         8.077(R)|      SLOW  |         4.392(R)|      FAST  |clk_BUFGP         |   0.000|
final_out<7>|         7.725(R)|      SLOW  |         4.150(R)|      FAST  |clk_BUFGP         |   0.000|
final_out<8>|         7.689(R)|      SLOW  |         4.121(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.029|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan 14 05:38:13 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



