we are REG
we are MEM
We are in EX
Process events
0
0
operand fetch
ins fetch
ready to send request







we are REG
we are MEM
We are in EX
Process events
1
1
top element's time
4
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
Process events
1
2
top element's time
4
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
Process events
1
3
top element's time
4
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
Process events
1
4
top element's time
4
queue while loop
MemoryRead
4
4
queue while loop
MemoryResponse
4
4
IF he
If he mem resp
operand fetch
branck not taken
pc= 2 Ins = 10110000000001100000000000000000
op1 rs10 0
check data hazards
optcode dest 10110 32
check data hazards
optcode dest 00000 32
check data hazards
optcode dest 00000 32
OF rs1 rs2 rd dest 0 0 0 3
reg used
0 0
1 0
2 0
3 0
4 0
5 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 1
NO hazard in OF
ins fetch
ready to send request







we are REG
we are MEM
We are in EX
EX is enabled
Ex is not busy
rs1 =0 rs2=0 
rdval 0 dest 3 imm 0
bt 1
Process events
2
5
top element's time
6
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
6
top element's time
6
queue while loop
ExecutionComplete
6
6
alu 0
operand fetch
ins fetch







we are REG
we are MEM
MA Enabled
MA not busy
REq mem read in MA
We are in EX
Process events
2
7
top element's time
8
operand fetch
ins fetch







we are REG
we are MEM
MA Enabled
MA busy
We are in EX
Process events
2
8
top element's time
8
queue while loop
MemoryRead
8
8
queue while loop
MemoryResponse
8
8
IF he
If he mem resp
operand fetch
branck not taken
pc= 3 Ins = 00111000110001100000000000000010
op1 rs10 3
check data hazards
optcode dest 00111 32
check data hazards
optcode dest 10110 3
check data hazards
optcode dest 00000 32
OF rs1 rs2 rd dest 3 0 0 3
reg used
0 0
1 0
2 0
3 1
4 0
5 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 1
ins fetch







we are REG
we are MEM
MA Enabled
MA busy
We are in EX
Process events
1
9
top element's time
11
operand fetch
branck not taken
pc= 3 Ins = 00111000110001100000000000000010
op1 rs10 3
check data hazards
optcode dest 00111 32
check data hazards
optcode dest 10110 3
check data hazards
optcode dest 00000 32
OF rs1 rs2 rd dest 3 0 0 3
reg used
0 0
1 0
2 0
3 1
4 0
5 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 1
ins fetch







we are REG
we are MEM
MA Enabled
MA busy
We are in EX
Process events
1
10
top element's time
11
operand fetch
branck not taken
pc= 3 Ins = 00111000110001100000000000000010
op1 rs10 3
check data hazards
optcode dest 00111 32
check data hazards
optcode dest 10110 3
check data hazards
optcode dest 00000 32
OF rs1 rs2 rd dest 3 0 0 3
reg used
0 0
1 0
2 0
3 1
4 0
5 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 1
ins fetch







we are REG
we are MEM
MA Enabled
MA busy
We are in EX
Process events
1
11
top element's time
11
queue while loop
MemoryRead
11
11
queue while loop
MemoryResponse
11
11
handle event MA
MemoryResponse
MEm response
operand fetch
branck not taken
pc= 3 Ins = 00111000110001100000000000000010
op1 rs10 3
check data hazards
optcode dest 00111 32
check data hazards
optcode dest 10110 32
check data hazards
optcode dest 10110 3
OF rs1 rs2 rd dest 3 0 0 3
reg used
0 0
1 0
2 0
3 1
4 0
5 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 1
ins fetch







we are REG
we are in REG

Register File Contents:

PC	: 3

x0	: 0
x1	: 65535
x2	: 65535
x3	: 11
x4	: 0
x5	: 0
x6	: 0
x7	: 0
x8	: 0
x9	: 0
x10	: 0
x11	: 0
x12	: 0
x13	: 0
x14	: 0
x15	: 0
x16	: 0
x17	: 0
x18	: 0
x19	: 0
x20	: 0
x21	: 0
x22	: 0
x23	: 0
x24	: 0
x25	: 0
x26	: 0
x27	: 0
x28	: 0
x29	: 0
x30	: 0
x31	: 0


we are MEM
We are in EX
Process events
0
12
operand fetch
branck not taken
pc= 3 Ins = 00111000110001100000000000000010
op1 rs111 3
check data hazards
optcode dest 00111 32
check data hazards
optcode dest 10110 32
check data hazards
optcode dest 10110 32
OF rs1 rs2 rd dest 3 0 11 3
reg used
0 0
1 0
2 0
3 0
4 0
5 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 1
NO hazard in OF
ins fetch
ready to send request







we are REG
we are MEM
We are in EX
EX is enabled
Ex is not busy
rs1 =11 rs2=0 
rdval 11 dest 3 imm 2
bt 4
Process events
2
13
top element's time
16
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
14
top element's time
16
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
15
top element's time
16
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
16
top element's time
16
queue while loop
MemoryRead
16
16
queue while loop
MemoryResponse
16
16
IF he
IF he busy
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
17
top element's time
17
queue while loop
MemoryResponse
17
17
IF he
IF he busy
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
18
top element's time
18
queue while loop
MemoryResponse
18
18
IF he
IF he busy
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
19
top element's time
19
queue while loop
MemoryResponse
19
19
IF he
IF he busy
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
20
top element's time
20
queue while loop
MemoryResponse
20
20
IF he
IF he busy
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
21
top element's time
21
queue while loop
MemoryResponse
21
21
IF he
IF he busy
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
22
top element's time
22
queue while loop
MemoryResponse
22
22
IF he
IF he busy
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
23
top element's time
23
queue while loop
ExecutionComplete
23
23
alu 5
queue while loop
MemoryResponse
23
23
IF he
IF he busy
operand fetch
ins fetch







we are REG
we are MEM
MA Enabled
MA not busy
We are in EX
Process events
1
24
top element's time
24
queue while loop
MemoryResponse
24
24
IF he
If he mem resp
operand fetch
branck not taken
pc= 4 Ins = 11001000001111100000000000000100
op1 rs10 0
check data hazards
optcode dest 11001 32
check data hazards
optcode dest 00111 32
check data hazards
optcode dest 00111 3
OF rs1 rs2 rd dest 0 0 1 31
reg used
0 0
1 0
2 0
3 1
4 0
5 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 1
NO hazard in OF
BGT BGT BGT BGT BGT Op1 = 0
BGT BGT BGT BGT BGT dest = 1
ins fetch
ready to send request







we are REG
we are in REG

Register File Contents:

PC	: 5

x0	: 0
x1	: 65535
x2	: 65535
x3	: 5
x4	: 0
x5	: 0
x6	: 0
x7	: 0
x8	: 0
x9	: 0
x10	: 0
x11	: 0
x12	: 0
x13	: 0
x14	: 0
x15	: 0
x16	: 0
x17	: 0
x18	: 0
x19	: 0
x20	: 0
x21	: 0
x22	: 0
x23	: 0
x24	: 0
x25	: 0
x26	: 0
x27	: 0
x28	: 0
x29	: 0
x30	: 0
x31	: 1


we are MEM
We are in EX
EX is enabled
Ex is not busy
rs1 =0 rs2=0 
rdval 1 dest 31 imm 4
bt 7
Process events
2
25
top element's time
26
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
26
top element's time
26
queue while loop
ExecutionComplete
26
26
alu 0
operand fetch
ins fetch







we are REG
we are MEM
MA Enabled
MA not busy
We are in EX
Process events
1
27
top element's time
28
operand fetch
ins fetch







we are REG
we are in REG

Register File Contents:

PC	: 5

x0	: 0
x1	: 65535
x2	: 65535
x3	: 5
x4	: 0
x5	: 0
x6	: 0
x7	: 0
x8	: 0
x9	: 0
x10	: 0
x11	: 0
x12	: 0
x13	: 0
x14	: 0
x15	: 0
x16	: 0
x17	: 0
x18	: 0
x19	: 0
x20	: 0
x21	: 0
x22	: 0
x23	: 0
x24	: 0
x25	: 0
x26	: 0
x27	: 0
x28	: 0
x29	: 0
x30	: 0
x31	: 1


we are MEM
We are in EX
Process events
1
28
top element's time
28
queue while loop
MemoryRead
28
28
queue while loop
MemoryResponse
28
28
IF he
If he mem resp
operand fetch
branck not taken
pc= 5 Ins = 00010010100101001010000000000000
op1 rs10 10
r3 tye op2 rs2 0 dest 10 rd0 rs2 10
check data hazards
optcode dest 00010 32
check data hazards
optcode dest 11001 32
check data hazards
optcode dest 11001 32
OF rs1 rs2 rd dest 10 10 0 10
reg used
0 0
1 0
2 0
3 0
4 0
5 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 1
NO hazard in OF
ins fetch
ready to send request







we are REG
we are MEM
We are in EX
EX is enabled
Ex is not busy
rs1 =0 rs2=0 
rdval 0 dest 10 imm 40960
bt 40964
Process events
2
29
top element's time
30
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
30
top element's time
30
queue while loop
ExecutionComplete
30
30
alu 0
operand fetch
ins fetch







we are REG
we are MEM
MA Enabled
MA not busy
We are in EX
Process events
1
31
top element's time
32
operand fetch
ins fetch







we are REG
we are in REG

Register File Contents:

PC	: 6

x0	: 0
x1	: 65535
x2	: 65535
x3	: 5
x4	: 0
x5	: 0
x6	: 0
x7	: 0
x8	: 0
x9	: 0
x10	: 0
x11	: 0
x12	: 0
x13	: 0
x14	: 0
x15	: 0
x16	: 0
x17	: 0
x18	: 0
x19	: 0
x20	: 0
x21	: 0
x22	: 0
x23	: 0
x24	: 0
x25	: 0
x26	: 0
x27	: 0
x28	: 0
x29	: 0
x30	: 0
x31	: 1


we are MEM
We are in EX
Process events
1
32
top element's time
32
queue while loop
MemoryRead
32
32
queue while loop
MemoryResponse
32
32
IF he
If he mem resp
operand fetch
branck not taken
pc= 6 Ins = 00001010100101000000000000000001
op1 rs10 10
check data hazards
optcode dest 00001 32
check data hazards
optcode dest 00010 32
check data hazards
optcode dest 00010 32
OF rs1 rs2 rd dest 10 0 0 10
reg used
0 0
1 0
2 0
3 0
4 0
5 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 1
NO hazard in OF
ins fetch
ready to send request







we are REG
we are MEM
We are in EX
EX is enabled
Ex is not busy
rs1 =0 rs2=0 
rdval 0 dest 10 imm 1
bt 6
Process events
2
33
top element's time
34
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
2
34
top element's time
34
queue while loop
ExecutionComplete
34
34
alu 1
operand fetch
ins fetch







we are REG
we are MEM
MA Enabled
MA not busy
We are in EX
Process events
1
35
top element's time
36
operand fetch
ins fetch







we are REG
we are in REG

Register File Contents:

PC	: 7

x0	: 0
x1	: 65535
x2	: 65535
x3	: 5
x4	: 0
x5	: 0
x6	: 0
x7	: 0
x8	: 0
x9	: 0
x10	: 1
x11	: 0
x12	: 0
x13	: 0
x14	: 0
x15	: 0
x16	: 0
x17	: 0
x18	: 0
x19	: 0
x20	: 0
x21	: 0
x22	: 0
x23	: 0
x24	: 0
x25	: 0
x26	: 0
x27	: 0
x28	: 0
x29	: 0
x30	: 0
x31	: 1


we are MEM
We are in EX
Process events
1
36
top element's time
36
queue while loop
MemoryRead
36
36
queue while loop
MemoryResponse
36
36
IF he
If he mem resp
operand fetch
branck not taken
pc= 7 Ins = 11101000000000000000000000000000
op1 rs10 0
check data hazards
optcode dest 11101 32
check data hazards
optcode dest 00001 32
check data hazards
optcode dest 00001 32
OF rs1 rs2 rd dest 0 0 0 0
reg used
0 0
1 0
2 0
3 0
4 0
5 0
6 0
7 0
8 0
9 0
10 0
11 0
12 0
13 0
14 0
15 0
16 0
17 0
18 0
19 0
20 0
21 0
22 0
23 0
24 0
25 0
26 0
27 0
28 0
29 0
30 0
31 0
32 1
NO hazard in OF
Set if busy : end
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Ex is not busy
rs1 =0 rs2=0 
rdval 0 dest 0 imm 0
bt 6
Process events
1
37
top element's time
38
operand fetch
ins fetch







we are REG
we are MEM
We are in EX
EX is enabled
Process events
1
38
top element's time
38
queue while loop
ExecutionComplete
38
38
alu 0
operand fetch
ins fetch







we are REG
we are MEM
MA Enabled
MA not busy
We are in EX
Process events
0
39
operand fetch
ins fetch







we are REG
we are in REG

Register File Contents:

PC	: 7

x0	: 0
x1	: 65535
x2	: 65535
x3	: 5
x4	: 0
x5	: 0
x6	: 0
x7	: 0
x8	: 0
x9	: 0
x10	: 1
x11	: 0
x12	: 0
x13	: 0
x14	: 0
x15	: 0
x16	: 0
x17	: 0
x18	: 0
x19	: 0
x20	: 0
x21	: 0
x22	: 0
x23	: 0
x24	: 0
x25	: 0
x26	: 0
x27	: 0
x28	: 0
x29	: 0
x30	: 0
x31	: 1


we are MEM
We are in EX
Process events
0
40
operand fetch
ins fetch








Register File Contents:

PC	: 7

x0	: 0
x1	: 65535
x2	: 65535
x3	: 5
x4	: 0
x5	: 0
x6	: 0
x7	: 0
x8	: 0
x9	: 0
x10	: 1
x11	: 0
x12	: 0
x13	: 0
x14	: 0
x15	: 0
x16	: 0
x17	: 0
x18	: 0
x19	: 0
x20	: 0
x21	: 0
x22	: 0
x23	: 0
x24	: 0
x25	: 0
x26	: 0
x27	: 0
x28	: 0
x29	: 0
x30	: 0
x31	: 1



Main Memory Contents:

0		: 11
1		: -1341784064
2		: 952500226
3		: -935460860
4		: 311730176
5		: 177471489
6		: -402653184
7		: 311730176
8		: 445906945
9		: -402653184
10		: 0
11		: 0
12		: 0
13		: 0
14		: 0
15		: 0
16		: 0
17		: 0
18		: 0
19		: 0
20		: 0
21		: 0
22		: 0
23		: 0
24		: 0
25		: 0
26		: 0
27		: 0
28		: 0
29		: 0
30		: 0
31		: 0
32		: 0
33		: 0
34		: 0
35		: 0
36		: 0
37		: 0
38		: 0
39		: 0
40		: 0
41		: 0
42		: 0
43		: 0
44		: 0
45		: 0
46		: 0
47		: 0
48		: 0
49		: 0
50		: 0
51		: 0
52		: 0
53		: 0
54		: 0
55		: 0
56		: 0
57		: 0
58		: 0
59		: 0
60		: 0
61		: 0
62		: 0
63		: 0
64		: 0
65		: 0
66		: 0
67		: 0
68		: 0
69		: 0
70		: 0
71		: 0
72		: 0
73		: 0
74		: 0
75		: 0
76		: 0
77		: 0
78		: 0
79		: 0
80		: 0
81		: 0
82		: 0
83		: 0
84		: 0
85		: 0
86		: 0
87		: 0
88		: 0
89		: 0
90		: 0
91		: 0
92		: 0
93		: 0
94		: 0
95		: 0
96		: 0
97		: 0
98		: 0
99		: 0
100		: 0
101		: 0
102		: 0
103		: 0
104		: 0
105		: 0
106		: 0
107		: 0
108		: 0
109		: 0
110		: 0
111		: 0
112		: 0
113		: 0
114		: 0
115		: 0
116		: 0
117		: 0
118		: 0
119		: 0
120		: 0
121		: 0
122		: 0
123		: 0
124		: 0
125		: 0
126		: 0
127		: 0
128		: 0
129		: 0
130		: 0
131		: 0
132		: 0
133		: 0
134		: 0
135		: 0
136		: 0
137		: 0
138		: 0
139		: 0
140		: 0
141		: 0
142		: 0
143		: 0
144		: 0
145		: 0
146		: 0
147		: 0
148		: 0
149		: 0
150		: 0


processor.pipeline.RegisterFile@ea30797
Hash of the Processor State = -224294686
