# ghdl

> Open-source simulator for the VHDL language
> More information: http://ghdl.free.fr

- Analyze a VHDL source file and produce an object file:

`ghdl -a {any something}`

- Elaborate a design (where `{{design}}` is the name of a configuration unit, entity unit or architecture unit):

`ghdl -e {any something}`

- Run an elaborated design:

`ghdl -r {any something}`

- Run an elaborated design and dump output to a waveform file:

`ghdl -r {any something} --wave={any something}`

- Check the syntax of a VHDL source file:

`ghdl -s {any something}`

- Display the help page:

`ghdl --help`
