$date
	Sat Dec 10 17:42:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bad_mux $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 % _0_ $end
$var wire 1 & _1_ $end
$var wire 1 ' _2_ $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ sel $end
$var wire 1 ! y $end
$var wire 1 ( _3_ $end
$scope module _4_ $end
$var wire 1 % A0 $end
$var wire 1 & A1 $end
$var wire 1 ' S $end
$var wire 1 ) VGND $end
$var wire 1 * VNB $end
$var wire 1 + VPB $end
$var wire 1 , VPWR $end
$var wire 1 ( X $end
$scope module base $end
$var wire 1 % A0 $end
$var wire 1 & A1 $end
$var wire 1 ' S $end
$var wire 1 - VGND $end
$var wire 1 . VNB $end
$var wire 1 / VPB $end
$var wire 1 0 VPWR $end
$var wire 1 ( X $end
$var wire 1 1 mux_2to10_out_X $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
10
1/
0.
0-
1,
1+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1(
11
1%
1"
#20000
0!
0(
01
0%
0"
#30000
1!
1(
11
1%
1"
#40000
0!
0(
01
0%
0"
#50000
1!
1(
11
1%
1"
#55000
1&
1#
#60000
0!
0(
01
0%
0"
#70000
1!
1(
11
1%
1"
#75000
1'
1$
#80000
0%
0"
#90000
1%
1"
#100000
0%
0"
#110000
0!
0(
01
1%
1"
0&
0#
#120000
0%
0"
#130000
1%
1"
#140000
0%
0"
#150000
1!
1(
11
1%
1"
0'
0$
#160000
0!
0(
01
0%
0"
#165000
1&
1#
#170000
1!
1(
11
1%
1"
#180000
0!
0(
01
0%
0"
#190000
1!
1(
11
1%
1"
#200000
0!
0(
01
0%
0"
#210000
1!
1(
11
1%
1"
#220000
0!
0(
01
0%
0"
0&
0#
#225000
1'
1$
#230000
1%
1"
#240000
0%
0"
#250000
1%
1"
#260000
0%
0"
#270000
1%
1"
#275000
1!
1(
11
1&
1#
#280000
0%
0"
#290000
1%
1"
#300000
0!
0(
01
0%
0"
0'
0$
