#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 20:32:01 2024
# Process ID: 15068
# Current directory: C:/Users/Atharva/Documents/RTL_coding/Full_sub/Full_sub_behav
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15084 C:\Users\Atharva\Documents\RTL_coding\Full_sub\Full_sub_behav\Full_sub_behav.xpr
# Log file: C:/Users/Atharva/Documents/RTL_coding/Full_sub/Full_sub_behav/vivado.log
# Journal file: C:/Users/Atharva/Documents/RTL_coding/Full_sub/Full_sub_behav\vivado.jou
# Running On        :LAPTOP-2D0OM17C
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) Ultra 5 125H
# CPU Frequency     :2995 MHz
# CPU Physical cores:14
# CPU Logical cores :18
# Host memory       :16766 MB
# Swap memory       :7784 MB
# Total Virtual     :24550 MB
# Available Virtual :15010 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Atharva/Documents/RTL_coding/Full_sub/Full_sub_behav/Full_sub_behav.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_fs.tcl
remove_bps -file {C:/Users/Atharva/Documents/RTL_coding/Full_sub/Full_sub_behav/Full_sub_behav.srcs/sources_1/new/fs.v} -line 8
close_sim
launch_simulation
source tb_fs.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project {C:/Users/Atharva/Documents/RTL_coding/4bit ripple carry adder/4bit ripple carry adder.xpr}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source ripple_adder.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project {C:/Users/Atharva/Documents/RTL_coding/4x1MUX using logic gates/4x1MUX using logic gates.xpr}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project {C:/Users/Atharva/Documents/RTL_coding/4bit multiplier/4bit multiplier.xpr}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_mul.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project C:/Users/Atharva/Documents/RTL_coding/4bit_binary_to_gray/4bit_binary_to_gray.xpr
update_compile_order -fileset sources_1
synth_design -top btog -part xc7k70tfbv676-1 -lint 
launch_simulation
launch_simulation
source tb_btog.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project C:/Users/Atharva/Documents/RTL_coding/4bit_gray_to_binary/4bit_gray_to_binary.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_gtob.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project C:/Users/Atharva/Documents/RTL_coding/hex_7_seg/hex_7_seg.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source segtb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project C:/Users/Atharva/Documents/RTL_coding/mod_10_count/mod_10_count.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source countertb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project C:/Users/Atharva/Documents/RTL_coding/ALU/ALU.xpr
update_compile_order -fileset sources_1
launch_simulation
source alutb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project C:/Users/Atharva/Documents/RTL_coding/Moore_sequence_detector/Moore_sequence_detector.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source mooretb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project C:/Users/Atharva/Documents/RTL_coding/Mealy_sequence_detector/Mealy_sequence_detector.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source mealytb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project {C:/Users/Atharva/Documents/RTL_coding/Traffic Light Controller/Traffic Light Controller.xpr}
update_compile_order -fileset sources_1
launch_simulation
source ctrltb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
