<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE ProjectUserData>
<UserConfig>
    <Version>1.0</Version>
    <FlowState>
        <Process ID="Synthesis" State="2"/>
        <Process ID="Pnr" State="4"/>
        <Process ID="Gao" State="2"/>
        <Process ID="Rtl_Gao" State="2"/>
    </FlowState>
    <ResultFileList>
        <ResultFile ResultFileType="RES.netlist" ResultFilePath="impl/gwsynthesis/FPGA_DVI_RX_Test.vg"/>
        <ResultFile ResultFileType="RES.syn.report" ResultFilePath="impl/gwsynthesis/FPGA_DVI_RX_Test_syn.rpt.html"/>
        <ResultFile ResultFileType="RES.syn.resource" ResultFilePath="impl/gwsynthesis/FPGA_DVI_RX_Test_syn_rsc.xml"/>
    </ResultFileList>
    <Ui>000000ff00000001fd000000020000000000000227000003befc0200000001fc00000037000003be0000000000fffffffaffffffff0200000003fb00000030004600700067006100500072006f006a006500630074002e00500061006e0065006c002e00440065007300690067006e0100000000ffffffff0000000000000000fb00000032004600700067006100500072006f006a006500630074002e00500061006e0065006c002e00500072006f00630065007300730100000000ffffffff0000000000000000fb00000036004600700067006100500072006f006a006500630074002e00500061006e0065006c002e0048006900650072006100720063006800790100000000ffffffff00000000000000000000000300000a000000014cfc0100000001fc0000000000000a000000009b00fffffffa000000000100000002fb00000032004600700067006100500072006f006a006500630074002e00500061006e0065006c002e00470065006e006500720061006c0100000000ffffffff0000005100fffffffb0000002e004600700067006100500072006f006a006500630074002e00500061006e0065006c002e004900730073007500650100000000ffffffff0000009b00ffffff000007d5000003be00000004000000040000000800000008fc000000010000000200000003000000220043006f00720065002e0054006f006f006c006200610072002e00460069006c00650100000000ffffffff0000000000000000000000220043006f00720065002e0054006f006f006c006200610072002e00450064006900740100000099ffffffff0000000000000000000000240043006f00720065002e0054006f006f006c006200610072002e0054006f006f006c00730100000153ffffffff0000000000000000</Ui>
</UserConfig>
