
                         Lattice Mapping Report File

Design:  LFOgen
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2025.1.0.39.0
Mapped on: Tue Nov 25 23:16:25 2025

Design Information
------------------

Command line:   map -pdc
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc -i
     Passthrough_impl_1_syn.udb -o Passthrough_impl_1_map.udb -mp
     Passthrough_impl_1.mrp -hierrpt -gui -msgset C:/Users/roman/Documents/GitHu
     b/E155Project/FPGA/Radient/Passthrough/Passthrough/promote.xml

Design Summary
--------------

   Number of slice registers:  91 out of  5280 (2%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           146 out of  5280 (3%)
      Number of logic LUT4s:              74
      Number of inserted feedthru LUT4s:  38
      Number of ripple logic:             17 (34 LUT4s)
   Number of IO sites used:   28 out of 39 (72%)
      Number of IO sites used for general PIO: 28
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 28 out of 36 (78%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 28 out of 39 (72%)
   Number of DSPs:             1 out of 8 (13%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 78 loads, 78 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  4
      Net VCC_net: 2 loads, 0 SLICEs
      Net clk_c_enable_1: 22 loads, 21 SLICEs
      Net n1117: 19 loads, 18 SLICEs
      Net n1052: 16 loads, 16 SLICEs
   Number of LSRs:  1
      Pin reset: 33 loads, 33 SLICEs (Net: reset_c)
   Top 10 highest fanout non-clock nets:
      Net reset_c: 58 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net FIFOupdate_c: 24 loads
      Net clk_c_enable_1: 22 loads
      Net freqSetting_c_0: 19 loads
      Net freqSetting_c_1: 19 loads
      Net n1117: 19 loads
      Net freqSetting_c_2: 18 loads
      Net freqSetting_c_3: 17 loads
      Net n1052: 16 loads
      Net preWave_0__N_95: 16 loads





   Number of warnings:  28
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (1) : No
     port matched 'rst'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (2) : No
     port matched 'sdata_in'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (3) : No
     port matched 'ws_in'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (4) : No
     port matched 'sclk_in'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (5) : No
     port matched 'ws_out'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (6) : No
     port matched 'sdata_out'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (7) : No
     port matched 'sclk_out'.
WARNING <1027013> - map: No port matched 'rst'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (1) :
     Can't resolve object 'rst' in constraint 'ldc_set_location -site {43}
     [get_ports rst]'.
WARNING <1027013> - map: No port matched 'sdata_in'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (2) :
     Can't resolve object 'sdata_in' in constraint 'ldc_set_location -site {2}
     [get_ports sdata_in]'.
WARNING <1027013> - map: No port matched 'ws_in'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (3) :
     Can't resolve object 'ws_in' in constraint 'ldc_set_location -site {10}
     [get_ports ws_in]'.
WARNING <1027013> - map: No port matched 'sclk_in'.

                                    Page 2





Design Errors/Criticals/Warnings (cont)
---------------------------------------
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (4) :
     Can't resolve object 'sclk_in' in constraint 'ldc_set_location -site {47}
     [get_ports sclk_in]'.
WARNING <1027013> - map: No port matched 'ws_out'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (5) :
     Can't resolve object 'ws_out' in constraint 'ldc_set_location -site {20}
     [get_ports ws_out]'.
WARNING <1027013> - map: No port matched 'sdata_out'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (6) :
     Can't resolve object 'sdata_out' in constraint 'ldc_set_location -site {12}
     [get_ports sdata_out]'.
WARNING <1027013> - map: No port matched 'sclk_out'.
WARNING <1026001> - map:
     C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/FPGApins.pdc (7) :
     Can't resolve object 'sclk_out' in constraint 'ldc_set_location -site {13}
     [get_ports sclk_out]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {43}
     [get_ports rst]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {2}
     [get_ports sdata_in]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {10}
     [get_ports ws_in]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {47}
     [get_ports sclk_in]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {20}
     [get_ports ws_out]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {12}
     [get_ports sdata_out]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {13}
     [get_ports sclk_out]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| FIFOupdate          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| scaleFactor[0]      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| scaleFactor[1]      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| scaleFactor[2]      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| scaleFactor[3]      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| freqSetting[0]      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| freqSetting[1]      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| freqSetting[2]      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 3





IO (PIO) Attributes (cont)
--------------------------
| freqSetting[3]      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| newValFlag          | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[0]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[1]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[2]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[3]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[4]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[5]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[6]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[7]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[8]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[9]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[10]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[11]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[12]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[13]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[14]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| waveOut[15]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

ASIC Components
---------------

Instance Name: mult_7
         Type: DSP
Instance Name: mux_35
         Type: EBR
Instance Name: newValFlag_i0
         Type: IOLOGIC



                                    Page 4





Constraint Summary
------------------

   Total number of constraints: 7
   Total number of constraints dropped: 7
   Dropped constraints are:
     ldc_set_location -site {43} [get_ports rst]
     ldc_set_location -site {2} [get_ports sdata_in]
     ldc_set_location -site {10} [get_ports ws_in]
     ldc_set_location -site {47} [get_ports sclk_in]
     ldc_set_location -site {20} [get_ports ws_out]
     ldc_set_location -site {12} [get_ports sdata_out]
     ldc_set_location -site {13} [get_ports sclk_out]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 69 MB
Checksum -- map: 8b3ff6d67e288ba0ead3d99282012533e4505a2b







































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor
     Corporation,  All rights reserved.
