Vivado Simulator 2020.2
Time resolution is 1 ps
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_FATAL D:/FPGA_RISC/20240618_UVM_adder/20240618_UVM_adder.srcs/sim_1/new/tb_adder.sv(62) @ 0: Adder UVM Verification.ENV.AGENT.DRV [DRV] Unable to access adder interface
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 0: reporter [UVM/REPORT/SERVER] [UVM/RELNOTES]     1
[RNTST]     1
[DRV]     1
** Report counts by id
UVM_FATAL :    1
UVM_ERROR :    0
UVM_WARNING :    0
UVM_INFO :    2
** Report counts by severity

--- UVM Report Summary ---


$finish called at time : 0 fs : File "C:/Xilinx/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
UVM_FATAL D:/FPGA_RISC/20240618_UVM_adder/20240618_UVM_adder.srcs/sim_1/new/tb_adder.sv(99) @ 0: Adder UVM Verification.ENV.AGENT.MON [MON] Unable to access adder interface
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 0: reporter [UVM/REPORT/SERVER] [UVM/REPORT/SERVER]     1
[UVM/RELNOTES]     1
[RNTST]     1
[MON]     1
[DRV]     1
** Report counts by id
UVM_FATAL :    2
UVM_ERROR :    0
UVM_WARNING :    0
UVM_INFO :    3
** Report counts by severity

--- UVM Report Summary ---


$finish called at time : 0 fs : File "C:/Xilinx/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
UVM_INFO /proj/xbuilds/SWIP/2020.2_0711_1805/installs/lin64/Vivado/2020.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
display start of simulration phase
display run phase!
ERROR: File: D:/FPGA_RISC/20240618_UVM_adder/20240618_UVM_adder.srcs/sim_1/new/tb_adder.sv Line: 103 : Accessing null or invalid reference to virtual interface is not allowed.
Time: 10 ns  Iteration: 0  Process: /$unit_adder_sv/adder_monitor::run_phase
  File: D:/FPGA_RISC/20240618_UVM_adder/20240618_UVM_adder.srcs/sim_1/new/tb_adder.sv

HDL Line: D:/FPGA_RISC/20240618_UVM_adder/20240618_UVM_adder.srcs/sim_1/new/tb_adder.sv:106
