{
  "processor": "TI TMS9900",
  "manufacturer": "Texas Instruments",
  "year": 1976,
  "schema_version": "1.0",
  "source": "TMS9900 Microprocessor Data Manual, TI 1976",
  "instruction_count": 69,
  "instructions": [
    {"mnemonic": "A", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ,C,OV", "notes": "Add word; 14 reg-reg, +4 per memory EA"},
    {"mnemonic": "AB", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ,C,OV,OP", "notes": "Add byte"},
    {"mnemonic": "S", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ,C,OV", "notes": "Subtract word"},
    {"mnemonic": "SB", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ,C,OV,OP", "notes": "Subtract byte"},
    {"mnemonic": "C", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ", "notes": "Compare word"},
    {"mnemonic": "CB", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ,OP", "notes": "Compare byte"},
    {"mnemonic": "MOV", "bytes": 4, "cycles": 20, "category": "data_transfer", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ", "notes": "Move word; 20 reg-reg, +4 per memory EA, +8 for memory dest"},
    {"mnemonic": "MOVB", "bytes": 4, "cycles": 20, "category": "data_transfer", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ,OP", "notes": "Move byte"},
    {"mnemonic": "SZC", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ", "notes": "Set zeros corresponding (AND NOT)"},
    {"mnemonic": "SZCB", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ,OP", "notes": "Set zeros corresponding byte"},
    {"mnemonic": "SOC", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ", "notes": "Set ones corresponding (OR)"},
    {"mnemonic": "SOCB", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,destination", "flags_affected": "LGT,AGT,EQ,OP", "notes": "Set ones corresponding byte"},
    {"mnemonic": "INC", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "register", "flags_affected": "LGT,AGT,EQ,C,OV", "notes": "Increment word"},
    {"mnemonic": "INCT", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "register", "flags_affected": "LGT,AGT,EQ,C,OV", "notes": "Increment by two"},
    {"mnemonic": "DEC", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "register", "flags_affected": "LGT,AGT,EQ,C,OV", "notes": "Decrement word"},
    {"mnemonic": "DECT", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "register", "flags_affected": "LGT,AGT,EQ,C,OV", "notes": "Decrement by two"},
    {"mnemonic": "ABS", "bytes": 2, "cycles": 12, "category": "alu", "addressing_mode": "register", "flags_affected": "LGT,AGT,EQ,C,OV", "notes": "Absolute value; 12 if positive, 14 if negative"},
    {"mnemonic": "NEG", "bytes": 2, "cycles": 12, "category": "alu", "addressing_mode": "register", "flags_affected": "LGT,AGT,EQ,C,OV", "notes": "Negate (two's complement)"},
    {"mnemonic": "INV", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "register", "flags_affected": "LGT,AGT,EQ", "notes": "Invert (one's complement)"},
    {"mnemonic": "CLR", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Clear word (set to 0)"},
    {"mnemonic": "SETO", "bytes": 2, "cycles": 10, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Set to ones (set to FFFFh)"},
    {"mnemonic": "SWPB", "bytes": 2, "cycles": 10, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Swap bytes within word"},
    {"mnemonic": "SLA", "bytes": 2, "cycles": 12, "category": "alu", "addressing_mode": "register,count", "flags_affected": "LGT,AGT,EQ,C,OV", "notes": "Shift left arithmetic; 12+2n cycles"},
    {"mnemonic": "SRA", "bytes": 2, "cycles": 12, "category": "alu", "addressing_mode": "register,count", "flags_affected": "LGT,AGT,EQ,C", "notes": "Shift right arithmetic; 12+2n cycles"},
    {"mnemonic": "SRL", "bytes": 2, "cycles": 12, "category": "alu", "addressing_mode": "register,count", "flags_affected": "LGT,AGT,EQ,C", "notes": "Shift right logical; 12+2n cycles"},
    {"mnemonic": "SRC", "bytes": 2, "cycles": 12, "category": "alu", "addressing_mode": "register,count", "flags_affected": "LGT,AGT,EQ,C", "notes": "Shift right circular (rotate); 12+2n cycles"},
    {"mnemonic": "MPY", "bytes": 4, "cycles": 52, "category": "multiply", "addressing_mode": "source,register", "flags_affected": "none", "notes": "Multiply unsigned; 16x16->32 result in register pair"},
    {"mnemonic": "DIV", "bytes": 4, "cycles": 92, "category": "divide", "addressing_mode": "source,register", "flags_affected": "OV", "notes": "Divide unsigned; 32/16->16q+16r; 92-124 cycles"},
    {"mnemonic": "AI", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "LGT,AGT,EQ,C,OV", "notes": "Add immediate to workspace register"},
    {"mnemonic": "ANDI", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "LGT,AGT,EQ", "notes": "AND immediate with workspace register"},
    {"mnemonic": "ORI", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "LGT,AGT,EQ", "notes": "OR immediate with workspace register"},
    {"mnemonic": "CI", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "LGT,AGT,EQ", "notes": "Compare immediate with workspace register"},
    {"mnemonic": "LI", "bytes": 4, "cycles": 12, "category": "data_transfer", "addressing_mode": "register,immediate", "flags_affected": "LGT,AGT,EQ", "notes": "Load immediate to workspace register"},
    {"mnemonic": "LWPI", "bytes": 4, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load workspace pointer immediate"},
    {"mnemonic": "LIMI", "bytes": 4, "cycles": 16, "category": "special", "addressing_mode": "immediate", "flags_affected": "IM0-IM3", "notes": "Load interrupt mask immediate"},
    {"mnemonic": "STST", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Store status register to workspace register"},
    {"mnemonic": "STWP", "bytes": 2, "cycles": 8, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Store workspace pointer to workspace register"},
    {"mnemonic": "JMP", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump unconditional (PC-relative)"},
    {"mnemonic": "JEQ", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if equal; 10 taken, 8 not taken"},
    {"mnemonic": "JNE", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if not equal"},
    {"mnemonic": "JGT", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if greater than (arithmetic)"},
    {"mnemonic": "JLT", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if less than (arithmetic)"},
    {"mnemonic": "JH", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if high (logical greater)"},
    {"mnemonic": "JHE", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if high or equal"},
    {"mnemonic": "JL", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if low (logical less)"},
    {"mnemonic": "JLE", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if low or equal"},
    {"mnemonic": "JOC", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if carry set"},
    {"mnemonic": "JNC", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if carry clear"},
    {"mnemonic": "JNO", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if no overflow"},
    {"mnemonic": "JOP", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Jump if odd parity"},
    {"mnemonic": "B", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "source", "flags_affected": "none", "notes": "Branch to address; +4 for memory EA"},
    {"mnemonic": "BL", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "source", "flags_affected": "none", "notes": "Branch and link (save return in R11)"},
    {"mnemonic": "BLWP", "bytes": 2, "cycles": 26, "category": "control", "addressing_mode": "source", "flags_affected": "none", "notes": "Branch and load workspace pointer (context switch)"},
    {"mnemonic": "RTWP", "bytes": 2, "cycles": 14, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return with workspace pointer (context restore)"},
    {"mnemonic": "X", "bytes": 2, "cycles": 8, "category": "special", "addressing_mode": "source", "flags_affected": "varies", "notes": "Execute instruction at source address; 8+instruction cycles"},
    {"mnemonic": "XOP", "bytes": 2, "cycles": 36, "category": "special", "addressing_mode": "source,number", "flags_affected": "X", "notes": "Extended operation (software trap)"},
    {"mnemonic": "LDCR", "bytes": 2, "cycles": 20, "category": "io", "addressing_mode": "source,count", "flags_affected": "LGT,AGT,EQ,OP", "notes": "Load communication register unit; 20+2n cycles (n=bit count)"},
    {"mnemonic": "STCR", "bytes": 2, "cycles": 20, "category": "io", "addressing_mode": "source,count", "flags_affected": "LGT,AGT,EQ,OP", "notes": "Store communication register unit; 20+2n cycles"},
    {"mnemonic": "SBO", "bytes": 2, "cycles": 12, "category": "io", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Set CRU bit to one"},
    {"mnemonic": "SBZ", "bytes": 2, "cycles": 12, "category": "io", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Set CRU bit to zero"},
    {"mnemonic": "TB", "bytes": 2, "cycles": 12, "category": "io", "addressing_mode": "displacement", "flags_affected": "EQ", "notes": "Test CRU bit"},
    {"mnemonic": "IDLE", "bytes": 2, "cycles": 12, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Idle until interrupt"},
    {"mnemonic": "RSET", "bytes": 2, "cycles": 12, "category": "special", "addressing_mode": "implied", "flags_affected": "IM0-IM3", "notes": "Reset; clears interrupt mask"},
    {"mnemonic": "CKON", "bytes": 2, "cycles": 12, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Clock on (external)"},
    {"mnemonic": "CKOF", "bytes": 2, "cycles": 12, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Clock off (external)"},
    {"mnemonic": "LREX", "bytes": 2, "cycles": 12, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Load or restart execution (external)"},
    {"mnemonic": "COC", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,register", "flags_affected": "EQ", "notes": "Compare ones corresponding (test bits)"},
    {"mnemonic": "CZC", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,register", "flags_affected": "EQ", "notes": "Compare zeros corresponding (test bits)"},
    {"mnemonic": "XOR", "bytes": 4, "cycles": 14, "category": "alu", "addressing_mode": "source,register", "flags_affected": "LGT,AGT,EQ", "notes": "XOR source to workspace register"}
  ]
}
