var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[69.5743, 35.9595, 35.7239, 32.306, 28.9391], "total":[498117, 990025, 2893, 1293, 8], "name":"Kernel System", "max_resources":[1385660, 2771320, 8955, 4468, 69283], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[480580, 961160, 2766, 1292, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[13691, 19807, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"SAXPY", "compute_units":1, "type":"function", "total_percent":[0.600019, 0.28896, 0.324286, 0.524846, 0.0223814], "total_kernel_resources":[3844, 8987, 47, 1, 8], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (SAXPY1.cl:10)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":10}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"SAXPY.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 112, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 43, 0, 0, 0]}, {"name":"SAXPY1.cl:10", "type":"resource", "data":[0, 35.5, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":10}]]}, {"name":"SAXPY1.cl:11", "type":"resource", "data":[0, 33.5, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":11}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[24, 39, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"SAXPY1.cl:10", "type":"resource", "data":[167, 34, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":10}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"SAXPY1.cl:11", "type":"resource", "data":[382, 385, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":11}]], "children":[{"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[382, 385, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"SAXPY.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[31, 277, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[31, 277, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"SAXPY1.cl:10", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":10}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[179, 243, 4, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"SAXPY1.cl:10", "type":"resource", "data":[106, 1, 0, 0, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":10}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"SAXPY1.cl:11", "type":"resource", "data":[1424, 6290, 42, 1, 0], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":11}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":1, "data":[64, 128, 0, 1, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[970, 4034, 26, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 16, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[1385660,2771320,8955,4468,69283],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[480580,961160,2766,1292,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"SAXPY","total_kernel_resources":[3844,8987,47,1,8],"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"type":"function","total_percent":[0.600019,0.28896,0.324286,0.524846,0.0223814],"children":[{"name":"Data control overhead","type":"resource","data":[252,291,4,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"Private Variable: \\n - \'i\' (SAXPY1.cl:10)","type":"resource","data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}]},{"name":"No Source Line","children":[{"count":2,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[34,320,1,0,0]}],"type":"resource","data":[34,320,1,0,0]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl:10","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"type":"resource","data":[0,35.5,0,0,0]},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"name":"32-bit Integer Add","data":[64,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"name":"32-bit Integer Compare","data":[70,2,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"name":"32-bit Select","data":[32,32,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"name":"33-bit Integer Add","data":[66,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"name":"1-bit And","data":[2,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"name":"1-bit Xor","data":[1,1,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"name":"33-bit Integer Compare","data":[11,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":10}]],"name":"33-bit Select","data":[27,0,0,0,0],"type":"resource"}],"type":"resource","data":[273,70.5,0,0,0]},{"name":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl:11","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":11}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":11}]],"type":"resource","data":[0,33.5,0,0,0]},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":11}]],"name":"32-bit Integer to Floating-point Conversion","data":[382,385,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":11}]],"name":"Hardened Floating-Point Multiply-Add","data":[64,128,0,1,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":11}]],"name":"Load","data":[970,4034,26,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl","line":11}]],"name":"Store","data":[390,2128,16,0,0],"type":"resource"}],"type":"resource","data":[1806,6708.5,42,1,0]}],"data":[3844,8987,47,1,8],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"compute_units":1}],"data":[17537,28865,127,1,8],"total_percent":[69.5743,35.9595,35.7239,32.306,28.9391],"total":[498117,990025,2893,1293,8],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"SAXPY", "children":[{"type":"bb", "id":3, "name":"SAXPY.B0", "details":[{"type":"table", "Latency":"45"}]}, {"type":"bb", "id":4, "name":"SAXPY.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"SAXPY.B2", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":11}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"41", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":11}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"41", "Latency":"512", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":11}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"593", "Latency":"64", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"loop", "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":10}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"10"}]}, {"type":"inst", "id":10, "name":"loop end", "details":[{"type":"table", "Start Cycle":"657", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"657", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":11, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}], "links":[{"from":10, "to":4}, {"from":3, "to":9}, {"from":6, "to":10}, {"from":7, "to":10}, {"from":8, "to":10}, {"from":9, "to":6}, {"from":9, "to":7}, {"from":6, "to":8}, {"from":7, "to":8}, {"from":11, "to":6}, {"from":8, "to":11}, {"from":11, "to":7}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: SAXPY", "data":["", "", ""], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":4}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"SAXPY.B2", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":10}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":"11"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":"11"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":"11"}]}]}], "children":[]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"SAXPY", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":4}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"SAXPY", "data":[3844, 8987, 47, 1, 8], "debug":[[{"filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "line":4}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[13691, 19807, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[480580, 961160, 2766, 1292, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[498117, 990025, 2893, 1293, 8], "data_percent":[35.948, 35.7239, 32.306, 28.9391, 69.5646]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1385660, 2771320, 8955, 4468, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["SAXPY1"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SG280LU3F50E1VGS1, nalla_pcie:p520_max_sg280l"]},{"name":"AOC Version","data":["18.1.1 Build 263"]},{"name":"Quartus Version","data":["18.1.1 Build 263 Pro"]},{"name":"Command","data":["aoc -rtl -report -v -board=p520_max_sg280l -fp-relaxed -fpc device/SAXPY1.cl"]},{"name":"Reports Generated At","data":["Sun Mar 24 18:30:41 2019"]}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"name":"Quartus Fit Summary","children":[{"name":"Run Quartus compile to populate this section. See details for more information.","details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}]}]}}';
var fileJSON=[{"path":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "name":"SAXPY1.cl", "has_active_debug_locs":false, "absName":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY1.cl", "content":"#include \"macros.h\"\012\012__kernel\012void SAXPY(\012__global const float *restrict x,\012__global float *restrict y,\012const int a,\012const int size)\012{\012    for (int i=0; i<size; i++)\012        y[i] = a*x[i] + y[i];\012}\012"}, {"path":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/macros.h", "name":"macros.h", "has_active_debug_locs":false, "absName":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/macros.h", "content":"#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012\012#if defined(__xilinx__)\012    #define PIPE pipe\012    #define PIPE_READ(name, val) read_pipe_block(name, &val)\012    #define PIPE_WRITE(name, val) write_pipe_block(name, &val)\012    #define LABEL(x) x:\012#elif defined(INTELFPGA_CL)\012    #define PIPE channel\012    #define PIPE_READ(name, val) val = read_channel_intel(name)\012    #define PIPE_WRITE(name, val) write_channel_intel(name, val)\012    #define LABEL(x)\012#endif\012\012#define TYPE float"}];