Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:136
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:148
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:163
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:136
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:148
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:163
[FAKEMEM] ReadReq  block [00000000]
WARNING: 9ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:136
WARNING: 9ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:148
WARNING: 9ns : none of the conditions were true for unique case from File:U:/Senior Design/Youssef/NOVA_Core/SystemVerilog/cpu_memory_unit.sv:163
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] ReadReq  block [00000000]
[FAKEMEM] ReadReq  block [00000040]
[FAKEMEM] ReadReq  block [00000050]
[FAKEMEM] ReadReq  block [00000060]
[FAKEMEM] ReadReq  block [0000005c]
[FAKEMEM] ReadReq  block [00000070]
[FAKEMEM] ReadReq  block [00000080]
[FAKEMEM] ReadReq  block [00000090]
[FAKEMEM] ReadReq  block [000000a0]
[FAKEMEM] ReadReq  block [000000b0]
[FAKEMEM] ReadReq  block [000000c0]
[FAKEMEM] ReadReq  block [000000d0]
[FAKEMEM] ReadReq  block [000000e0]
[FAKEMEM] ReadReq  block [000000f0]
[FAKEMEM] ReadReq  block [00000100]
[FAKEMEM] ReadReq  block [00000110]
[FAKEMEM] ReadReq  block [00000120]
[FAKEMEM] ReadReq  block [00000130]
[FAKEMEM] ReadReq  block [00000140]
[FAKEMEM] ReadReq  block [00000150]
[FAKEMEM] ReadReq  block [00000160]
[FAKEMEM] ReadReq  block [00000170]
[FAKEMEM] ReadReq  block [00000180]
[FAKEMEM] ReadReq  block [00000190