Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0b87659831f74cb3b90b1716a411651f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_tb_generate_behav xil_defaultlib.FSM_tb_generate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq
Compiling module xil_defaultlib.FSM_tb_generate
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_tb_generate_behav
