Release 10.1.03 Map K.39 (nt)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -pr b -ol high -timing system.ngd
system.pcf 
Target Device  : xc2vp30
Target Package : ff896
Target Speed   : -6
Mapper Version : virtex2p -- $Revision: 1.46.12.2 $
Mapped Date    : Tue May 13 16:21:46 2014

Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:47c5e2) REAL time: 3 secs 

Phase 2.7
Phase 2.7 (Checksum:47c5e2) REAL time: 3 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires special design considerations when operating above 350 MHz in the -7
   speed grade part. Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:49d7bd) REAL time: 3 secs 

Phase 4.2

.....
..
Phase 4.2 (Checksum:4b2a78) REAL time: 4 secs 

Phase 5.30
Phase 5.30 (Checksum:4b2a78) REAL time: 4 secs 

Phase 6.3
Phase 6.3 (Checksum:4b2a78) REAL time: 4 secs 

Phase 7.5
Phase 7.5 (Checksum:4b2a78) REAL time: 4 secs 

Phase 8.4
........................................
...
.................
Phase 8.4 (Checksum:4b2a78) REAL time: 11 secs 

Phase 9.28
Phase 9.28 (Checksum:4b2a78) REAL time: 11 secs 

Phase 10.8
........................................
......
.......................
........
Phase 10.8 (Checksum:9269fc0) REAL time: 12 secs 

Phase 11.29
Phase 11.29 (Checksum:9269fc0) REAL time: 12 secs 

Phase 12.5
Phase 12.5 (Checksum:9269fc0) REAL time: 13 secs 

Phase 13.18
Phase 13.18 (Checksum:922d1bd) REAL time: 16 secs 

Phase 14.5
Phase 14.5 (Checksum:922d1bd) REAL time: 16 secs 

Phase 15.27
Phase 15.27 (Checksum:922d1bd) REAL time: 16 secs 

Phase 16.24
Phase 16.24 (Checksum:922d1bd) REAL time: 16 secs 

REAL time consumed by placer: 16 secs 
CPU  time consumed by placer: 14 secs 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   41
Logic Utilization:
  Number of Slice Flip Flops:         1,331 out of  27,392    4%
  Number of 4 input LUTs:             1,271 out of  27,392    4%
Logic Distribution:
  Number of occupied Slices:          1,038 out of  13,696    7%
    Number of Slices containing only related logic:   1,038 out of   1,038 100%
    Number of Slices containing unrelated logic:          0 out of   1,038   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,342 out of  27,392    4%
    Number used as logic:             1,240
    Number used as a route-thru:         71
    Number used as Shift registers:      31
  Number of bonded IOBs:                 15 out of     556    2%
    IOB Flip Flops:                      10
  Number of PPC405s:                      2 out of       2  100%
  Number of JTAGPPCs:                     1 out of       1  100%
  Number of RAMB16s:                     28 out of     136   20%
  Number of BUFGMUXs:                     1 out of      16    6%
  Number of DCMs:                         1 out of       8   12%

Peak Memory Usage:  272 MB
Total REAL time to MAP completion:  24 secs 
Total CPU time to MAP completion:   19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
