{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592315818377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592315818378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 21:56:56 2020 " "Processing started: Tue Jun 16 21:56:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592315818378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592315818378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TIMER -c TIMER " "Command: quartus_map --read_settings_files=on --write_settings_files=off TIMER -c TIMER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592315818378 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592315818780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592315818835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592315818835 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "TIME_MIN packed TIMER.v(24) " "Verilog HDL Port Declaration warning at TIMER.v(24): data type declaration for \"TIME_MIN\" declares packed dimensions but the port declaration declaration does not" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592315818836 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "TIME_MIN TIMER.v(16) " "HDL info at TIMER.v(16): see declaration for object \"TIME_MIN\"" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592315818836 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "TIME_SEC packed TIMER.v(25) " "Verilog HDL Port Declaration warning at TIMER.v(25): data type declaration for \"TIME_SEC\" declares packed dimensions but the port declaration declaration does not" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592315818836 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "TIME_SEC TIMER.v(17) " "HDL info at TIMER.v(17): see declaration for object \"TIME_SEC\"" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592315818836 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "MINUTE packed TIMER.v(26) " "Verilog HDL Port Declaration warning at TIMER.v(26): data type declaration for \"MINUTE\" declares packed dimensions but the port declaration declaration does not" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 26 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592315818836 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "MINUTE TIMER.v(19) " "HDL info at TIMER.v(19): see declaration for object \"MINUTE\"" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592315818836 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SECOND packed TIMER.v(28) " "Verilog HDL Port Declaration warning at TIMER.v(28): data type declaration for \"SECOND\" declares packed dimensions but the port declaration declaration does not" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 28 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592315818837 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SECOND TIMER.v(20) " "HDL info at TIMER.v(20): see declaration for object \"SECOND\"" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592315818837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TIMER " "Elaborating entity \"TIMER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592315818871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TIMER.v(102) " "Verilog HDL assignment warning at TIMER.v(102): truncated value with size 32 to match size of target (3)" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592315818875 "|TIMER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TIMER.v(104) " "Verilog HDL assignment warning at TIMER.v(104): truncated value with size 32 to match size of target (6)" {  } { { "TIMER.v" "" { Text "D:/Zircon_Verilog/TIMER/TIMER.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592315818875 "|TIMER"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592315819437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592315819686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592315819686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592315819725 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592315819725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592315819725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592315819725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592315819744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 21:56:59 2020 " "Processing ended: Tue Jun 16 21:56:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592315819744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592315819744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592315819744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592315819744 ""}
