<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGMutation.h' l='28' type='void llvm::ScheduleDAGMutation::apply(llvm::ScheduleDAGInstrs * DAG)'/>
<use f='llvm/llvm/lib/CodeGen/DFAPacketizer.cpp' l='200' u='c' c='_ZN4llvm20DefaultVLIWScheduler14postprocessDAGEv'/>
<ovr f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1246' c='_ZN4llvm17SwingSchedulerDAG17CopyToPhiMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3302' u='c' c='_ZN4llvm17SwingSchedulerDAG14postprocessDAGEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='820' u='c' c='_ZN4llvm13ScheduleDAGMI14postprocessDAGEv'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1595' c='_ZN12_GLOBAL__N_124BaseMemOpClusterMutation5applyEPN4llvm17ScheduleDAGInstrsE'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1810' c='_ZN12_GLOBAL__N_113CopyConstrain5applyEPN4llvm17ScheduleDAGInstrsE'/>
<ovr f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='131' c='_ZN12_GLOBAL__N_111MacroFusion5applyEPN4llvm17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='445' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDList14postprocessDAGEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='695' c='_ZN12_GLOBAL__N_120MemOpClusterMutation5applyEPN4llvm17ScheduleDAGInstrsE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='128' c='_ZN4llvm16HexagonSubtarget19UsrOverflowMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='141' c='_ZN4llvm16HexagonSubtarget21HVXMemLatencyMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='192' c='_ZN4llvm16HexagonSubtarget12CallMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='263' c='_ZN4llvm16HexagonSubtarget20BankConflictMutation5applyEPNS_17ScheduleDAGInstrsE'/>
