FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: MIT
#include <linux/vgaarb.h>
#include <linux/vga_switcheroo.h>

#include <drm/drm_crtc_helper.h>
#include <drm/drm_fb_helper.h>

#include "nouveau_drv.h"
#include "nouveau_acpi.h"
#include "nouveau_fbcon.h"
#include "nouveau_vga.h"

/* bench 2201.1.0 e458e0dd4eff */
/* bench 2201.1.1 3f13af74065b */
/* bench 2201.1.2 0c775544b3cf */
/* bench 2201.1.3 56e887f0ee44 */
/* bench 2201.1.4 8763237001d6 */
/* bench 2201.1.5 9c0d84004c0b */
/* bench 2201.1.6 d2128a9e6464 */
/* bench 2201.1.7 ab85bc730ff2 */
/* bench 2201.1.8 107fb533a3d7 */
static unsigned int
nouveau_vga_set_decode(void *priv, bool state)
{
	struct nouveau_drm *drm = nouveau_drm(priv);
	struct nvif_object *device = &drm->client.device.object;

	if (drm->client.device.info.family == NV_DEVICE_INFO_V0_CURIE &&
	    drm->client.device.info.chipset >= 0x4c)
		nvif_wr32(device, 0x088060, state);
	else
	if (drm->client.device.info.chipset >= 0x40)
		nvif_wr32(device, 0x088054, state);
	else
		nvif_wr32(device, 0x001854, state);

	if (state)
		return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM |
		       VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
	else
		return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
}

static void
nouveau_switcheroo_set_state(struct pci_dev *pdev,
			     enum vga_switcheroo_state state)
{
	struct drm_device *dev = pci_get_drvdata(pdev);

	if ((nouveau_is_optimus() || nouveau_is_v1_dsm()) && state == VGA_SWITCHEROO_OFF)
		return;

	if (state == VGA_SWITCHEROO_ON) {
		pr_err("VGA switcheroo: switched nouveau on\n");
		dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
		nouveau_pmops_resume(&pdev->dev);
		dev->switch_power_state = DRM_SWITCH_POWER_ON;
	} else {
		pr_err("VGA switcheroo: switched nouveau off\n");
		dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
		nouveau_switcheroo_optimus_dsm();
		nouveau_pmops_suspend(&pdev->dev);
		dev->switch_power_state = DRM_SWITCH_POWER_OFF;
	}
}

static void
nouveau_switcheroo_reprobe(struct pci_dev *pdev)
{
	struct drm_device *dev = pci_get_drvdata(pdev);
	drm_fb_helper_output_poll_changed(dev);
}

static bool
nouveau_switcheroo_can_switch(struct pci_dev *pdev)
{
	struct drm_device *dev = pci_get_drvdata(pdev);

	/*
	 * FIXME: open_count is protected by drm_global_mutex but that would lead to
	 * locking inversion with the driver load path. And the access here is
	 * completely racy anyway. So don't bother with locking for now.
	 */
	return atomic_read(&dev->open_count) == 0;
}

static const struct vga_switcheroo_client_ops
nouveau_switcheroo_ops = {
	.set_gpu_state = nouveau_switcheroo_set_state,
	.reprobe = nouveau_switcheroo_reprobe,
	.can_switch = nouveau_switcheroo_can_switch,
};

void
nouveau_vga_init(struct nouveau_drm *drm)
{
	struct drm_device *dev = drm->dev;
	bool runtime = nouveau_pmops_runtime();
	struct pci_dev *pdev;

/* bench 6841.5.0 de14797b0e6f */
/* bench 6841.5.1 d70fa652e055 */
/* bench 6841.5.2 129b609395f2 */
/* bench 6841.5.3 0ed5bd79c16a */
/* bench 6841.5.4 b812eb4ad925 */
/* bench 6841.5.5 fc2c00b21fc3 */
/* bench 6841.5.6 4842fd1c3d57 */
/* bench 6841.5.7 62b010bc7757 */
/* bench 6841.5.8 153f7cc99314 */
/* bench 6841.5.9 da75912f7dac */
/* bench 4331.1.2 8a34bd7b0b22 */
/* bench 4331.1.3 6bdb652a6c1f */
/* bench 4331.1.4 aaca601be229 */
/* bench 4331.1.5 8972ea80febd */
	pdev = to_pci_dev(dev->dev);

	vga_client_register(pdev, dev, NULL, nouveau_vga_set_decode);

	/* don't register Thunderbolt eGPU with vga_switcheroo */
	if (pci_is_thunderbolt_attached(pdev))
		return;

	vga_switcheroo_register_client(pdev, &nouveau_switcheroo_ops, runtime);

	if (runtime && nouveau_is_v1_dsm() && !nouveau_is_optimus())
		vga_switcheroo_init_domain_pm_ops(drm->dev->dev, &drm->vga_pm_domain);
}

void
nouveau_vga_fini(struct nouveau_drm *drm)
{
	struct drm_device *dev = drm->dev;
	bool runtime = nouveau_pmops_runtime();
	struct pci_dev *pdev;

	/* only relevant for PCI devices */
/* bench 1028.2.0 7a728eaeece7 */
/* bench 1028.2.1 47e0d0ac7f84 */
/* bench 1028.2.2 fe2a54e93fa3 */
/* bench 1028.2.3 62e274fdffa5 */
/* bench 1028.2.4 8c2e589dba76 */
/* bench 1028.2.5 4b1b4f420ab9 */
/* bench 20909.3.0 c262420205db */
/* bench 20909.3.1 8fd8108921a9 */
/* bench 20909.3.2 88472b1da225 */
/* bench 20909.3.3 bd8315bea182 */
/* bench 20909.3.4 af505534d317 */
/* bench 20909.3.5 73ae9fcece1e */
/* bench 20909.3.6 855100debc27 */
/* bench 20909.3.7 da317011b5d9 */
/* bench 1028.2.7 352b86de1c16 */
	if (!dev_is_pci(dev->dev))
		return;
	pdev = to_pci_dev(dev->dev);

	vga_client_register(pdev, NULL, NULL, NULL);
/* bench 17998.3.0 1f92ae232736 */
/* bench 17998.3.1 dd058d833cc7 */
/* bench 17998.3.2 37104a3d2dcc */
/* bench 17998.3.3 5f5a7748c469 */
/* bench 17998.3.4 6f14fa3ce51d */
/* bench 17998.3.5 8f062fb13195 */
/* bench 17998.3.6 a5b59a906651 */
/* bench 17998.3.7 252d25c20fb7 */
		return;

	vga_switcheroo_unregister_client(pdev);
	if (runtime && nouveau_is_v1_dsm() && !nouveau_is_optimus())
		vga_switcheroo_fini_domain_pm_ops(drm->dev->dev);
}


void
nouveau_vga_lastclose(struct drm_device *dev)
{
	vga_switcheroo_process_delayed_switch();
}
