[{"DBLP title": "Correlation verification between transistor variability model with body biasing and ring oscillation frequency in 90nm subthreshold circuits.", "DBLP authors": ["Hiroshi Fuketa", "Masanori Hashimoto", "Yukio Mitsuyama", "Takao Onoye"], "year": 2008, "MAG papers": [{"PaperId": 2118456809, "PaperTitle": "correlation verification between transistor variability model with body biasing and ring oscillation frequency in 90nm subthreshold circuits", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"osaka university": 4.0}}], "source": "ES"}, {"DBLP title": "Optimal technology selection for minimizing energy and variability in low voltage applications.", "DBLP authors": ["Mingoo Seok", "Dennis Sylvester", "David T. Blaauw"], "year": 2008, "MAG papers": [{"PaperId": 2159501742, "PaperTitle": "optimal technology selection for minimizing energy and variability in low voltage applications", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 55, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Post-silicon programmed body-biasing platform suppressing device variability in 45 nm CMOS technology.", "DBLP authors": ["Hiroaki Suzuki", "Masanori Kurimoto", "Tadao Yamanaka", "Hidehiro Takata", "Hiroshi Makino", "Hirofumi Shinohara"], "year": 2008, "MAG papers": [{"PaperId": 2904440824, "PaperTitle": "post silicon programmed body biasing platform suppressing device variability in 45 nm cmos technology", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2106843761, "PaperTitle": "post silicon programmed body biasing platform suppressing device variability in 45 nm cmos technology", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"renesas electronics": 4.0, "osaka institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Enhancing beneficial jitter using phase-shifted clock distribution.", "DBLP authors": ["Dong Jiao", "Jie Gu", "Pulkit Jain", "Chris H. Kim"], "year": 2008, "MAG papers": [{"PaperId": 2143710496, "PaperTitle": "enhancing beneficial jitter using phase shifted clock distribution", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic virtual ground voltage estimation for power gating.", "DBLP authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "year": 2008, "MAG papers": [{"PaperId": 2113796082, "PaperTitle": "dynamic virtual ground voltage estimation for power gating", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of cincinnati": 3.0}}], "source": "ES"}, {"DBLP title": "A mathematical solution to power optimal pipeline design by utilizing soft edge flip-flops.", "DBLP authors": ["Mohammad Ghasemazar", "Behnam Amelifard", "Massoud Pedram"], "year": 2008, "MAG papers": [{"PaperId": 2157684267, "PaperTitle": "a mathematical solution to power optimal pipeline design by utilizing soft edge flip flops", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Power-gating-aware high-level synthesis.", "DBLP authors": ["Eunjoo Choi", "Changsik Shin", "Taewhan Kim", "Youngsoo Shin"], "year": 2008, "MAG papers": [{"PaperId": 2148545775, "PaperTitle": "power gating aware high level synthesis", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"kaist": 2.0, "seoul national university": 1.0, "lg electronics": 1.0}}], "source": "ES"}, {"DBLP title": "A parallel and randomized algorithm for large-scale discrete dual-Vt assignment and continuous gate sizing.", "DBLP authors": ["Tai-Hsuan Wu", "Lin Xie", "Azadeh Davoodi"], "year": 2008, "MAG papers": [{"PaperId": 1963833541, "PaperTitle": "a parallel and randomized algorithm for large scale discrete dual vt assignment and continuous gate sizing", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2147593843, "PaperTitle": "a parallel and randomized algorithm for large scale discrete dual vt assignment and continuous gate sizing", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Multiple power-gating domain (multi-VGND) architecture for improved leakage power reduction.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2008, "MAG papers": [{"PaperId": 2133075121, "PaperTitle": "multiple power gating domain multi vgnd architecture for improved leakage power reduction", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"polytechnic university of turin": 4.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "A multi-story power delivery technique for 3D integrated circuits.", "DBLP authors": ["Pulkit Jain", "Tony Tae-Hyoung Kim", "John Keane", "Chris H. Kim"], "year": 2008, "MAG papers": [{"PaperId": 2110392223, "PaperTitle": "a multi story power delivery technique for 3d integrated circuits", "Year": 2008, "CitationCount": 59, "EstimatedCitation": 80, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "Energy harvesting photodiodes with integrated 2D diffractive storage capacitance.", "DBLP authors": ["Nathaniel J. Guilar", "Erin G. Fong", "Travis Kleeburg", "Diego R. Yankelevich", "Rajeevan Amirtharajah"], "year": 2008, "MAG papers": [{"PaperId": 2147077681, "PaperTitle": "energy harvesting photodiodes with integrated 2d diffractive storage capacitance", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california davis": 5.0}}], "source": "ES"}, {"DBLP title": "Reducing wakeup latency and energy of MTCMOS circuits via keeper insertion.", "DBLP authors": ["Charbel J. Akl", "Magdy A. Bayoumi"], "year": 2008, "MAG papers": [{"PaperId": 2124418618, "PaperTitle": "reducing wakeup latency and energy of mtcmos circuits via keeper insertion", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of louisiana at lafayette": 2.0}}], "source": "ES"}, {"DBLP title": "Low-power high-accuracy timing systems for efficient duty cycling.", "DBLP authors": ["Thomas Schmid", "Jonathan Friedman", "Zainul Charbiwala", "Young H. Cho", "Mani B. Srivastava"], "year": 2008, "MAG papers": [{"PaperId": 2114112527, "PaperTitle": "low power high accuracy timing systems for efficient duty cycling", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california los angeles": 5.0}}], "source": "ES"}, {"DBLP title": "An expected-utility based approach to variation aware VLSI optimization under scarce information.", "DBLP authors": ["Upavan Gupta", "Nagarajan Ranganathan"], "year": 2008, "MAG papers": [{"PaperId": 2112043992, "PaperTitle": "an expected utility based approach to variation aware vlsi optimization under scarce information", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "SRAM methodology for yield and power efficiency: per-element selectable supplies and memory reconfiguration schemes.", "DBLP authors": ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jente B. Kuang", "Hung C. Ngo", "Nancy Ying Zhou", "Weiping Shi", "Sani R. Nassif"], "year": 2008, "MAG papers": [{"PaperId": 2112323075, "PaperTitle": "sram methodology for yield and power efficiency per element selectable supplies and memory reconfiguration schemes", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas a m university": 2.0, "ibm": 6.0}}], "source": "ES"}, {"DBLP title": "Row/column redundancy to reduce SRAM leakage in presence of random within-die delay variation.", "DBLP authors": ["Maziar Goudarzi", "Tohru Ishihara"], "year": 2008, "MAG papers": [{"PaperId": 2167984158, "PaperTitle": "row column redundancy to reduce sram leakage in presence of random within die delay variation", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"kyushu university": 2.0}}], "source": "ES"}, {"DBLP title": "Reliability-centric gate sizing with simultaneous optimization of soft error rate, delay and power.", "DBLP authors": ["Koustav Bhattacharya", "Nagarajan Ranganathan"], "year": 2008, "MAG papers": [{"PaperId": 2086098258, "PaperTitle": "reliability centric gate sizing with simultaneous optimization of soft error rate delay and power", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "Variation-aware gate sizing and clustering for post-silicon optimized circuits.", "DBLP authors": ["Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "year": 2008, "MAG papers": [{"PaperId": 2125456413, "PaperTitle": "variation aware gate sizing and clustering for post silicon optimized circuits", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Error-resilient low-power Viterbi decoders.", "DBLP authors": ["Rami A. Abdallah", "Naresh R. Shanbhag"], "year": 2008, "MAG papers": [{"PaperId": 2111816079, "PaperTitle": "error resilient low power viterbi decoders", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Increasing minimum operating voltage (VDDmin) with number of CMOS logic gates and experimental verification with up to 1Mega-stage ring oscillators.", "DBLP authors": ["Taro Niiyama", "Piao Zhe", "Koichi Ishida", "Masami Murakata", "Makoto Takamiya", "Takayasu Sakurai"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Thermal analysis of 8-T SRAM for nano-scaled technologies.", "DBLP authors": ["Mesut Meterelliyoz", "Jaydeep P. Kulkarni", "Kaushik Roy"], "year": 2008, "MAG papers": [{"PaperId": 2154109900, "PaperTitle": "thermal analysis of 8 t sram for nano scaled technologies", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Analyzing static and dynamic write margin for nanometer SRAMs.", "DBLP authors": ["Jiajing Wang", "Satyanand Nalam", "Benton H. Calhoun"], "year": 2008, "MAG papers": [{"PaperId": 2123278390, "PaperTitle": "analyzing static and dynamic write margin for nanometer srams", "Year": 2008, "CitationCount": 147, "EstimatedCitation": 206, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Caching for bursts (C-Burst): let hard disks sleep well and work energetically.", "DBLP authors": ["Feng Chen", "Xiaodong Zhang"], "year": 2008, "MAG papers": [{"PaperId": 2082561136, "PaperTitle": "caching for bursts c burst let hard disks sleep well and work energetically", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ohio state university": 2.0}}], "source": "ES"}, {"DBLP title": "3-tier dynamically adaptive power-aware motion estimator for h.264/AVC video encoding.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2008, "MAG papers": [{"PaperId": 2140089660, "PaperTitle": "3 tier dynamically adaptive power aware motion estimator for h 264 avc video encoding", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Energy conservation by adaptive feature loading for mobile content-based image retrieval.", "DBLP authors": ["Karthik Kumar", "Yamini Nimmagadda", "Yu-Ju Hong", "Yung-Hsiang Lu"], "year": 2008, "MAG papers": [{"PaperId": 2110412106, "PaperTitle": "energy conservation by adaptive feature loading for mobile content based image retrieval", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Extending the lifetime of media recorders constrained by battery and flash memory size.", "DBLP authors": ["Younghyun Kim", "Youngjin Cho", "Naehyuck Chang", "Chaitali Chakrabarti", "Nam Ik Cho"], "year": 2008, "MAG papers": [{"PaperId": 2101524561, "PaperTitle": "extending the lifetime of media recorders constrained by battery and flash memory size", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 4.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Proactive temperature management in MPSoCs.", "DBLP authors": ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "year": 2008, "MAG papers": [{"PaperId": 2122627712, "PaperTitle": "proactive temperature management in mpsocs", "Year": 2008, "CitationCount": 69, "EstimatedCitation": 103, "Affiliations": {"sun microsystems": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Entry control in network-on-chip for memory power reduction.", "DBLP authors": ["Dongwook Lee", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2008, "MAG papers": [{"PaperId": 2160220170, "PaperTitle": "entry control in network on chip for memory power reduction", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"seoul national university": 2.0, "pohang university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "PowerAntz: distributed power sharing strategy for network on chip.", "DBLP authors": ["Suman Kalyan Mandal", "Rabi N. Mahapatra"], "year": 2008, "MAG papers": [{"PaperId": 2110929857, "PaperTitle": "powerantz distributed power sharing strategy for network on chip", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Design of dual threshold voltages asynchronous circuits.", "DBLP authors": ["Behnam Ghavami", "Hossein Pedram"], "year": 2008, "MAG papers": [{"PaperId": 2031850491, "PaperTitle": "design of dual threshold voltages asynchronous circuits", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"amirkabir university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "O2C: occasional two-cycle operations for dynamic thermal management in high performance in-order microprocessors.", "DBLP authors": ["Swaroop Ghosh", "Jung Hwan Choi", "Patrick Ndai", "Kaushik Roy"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Low power high bandwidth amplifier with RC Miller and gain enhanced feedforward compensation.", "DBLP authors": ["Shagun Bajoria", "Vineet Kumar Singh", "Raju Kunde", "Chetan D. Parikh"], "year": 2008, "MAG papers": [{"PaperId": 2119882597, "PaperTitle": "low power high bandwidth amplifier with rc miller and gain enhanced feedforward compensation", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"dhirubhai ambani institute of information and communication technology": 4.0}}], "source": "ES"}, {"DBLP title": "Single stage static level shifter design for subthreshold to I/O voltage conversion.", "DBLP authors": ["Yu-Shiang Lin", "Dennis Sylvester"], "year": 2008, "MAG papers": [{"PaperId": 2127548214, "PaperTitle": "single stage static level shifter design for subthreshold to i o voltage conversion", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Power reduction in on-chip interconnection network by serialization.", "DBLP authors": ["Arvind Madan", "Bharadwaj Amrutur"], "year": 2008, "MAG papers": [{"PaperId": 2151011636, "PaperTitle": "power reduction in on chip interconnection network by serialization", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of science": 2.0}}], "source": "ES"}, {"DBLP title": "A probabilistic technique for full-chip leakage estimation.", "DBLP authors": ["Shaobo Liu", "Qinru Qiu", "Qing Wu"], "year": 2008, "MAG papers": [{"PaperId": 2095956979, "PaperTitle": "a probabilistic technique for full chip leakage estimation", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"binghamton university": 3.0}}], "source": "ES"}, {"DBLP title": "Bus encoding for simultaneous delay and energy optimization.", "DBLP authors": ["Jingyi Zhang", "Qing Wu", "Qinru Qiu"], "year": 2008, "MAG papers": [{"PaperId": 2104211796, "PaperTitle": "bus encoding for simultaneous delay and energy optimization", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"binghamton university": 3.0}}], "source": "ES"}, {"DBLP title": "Frequency planning for multi-core processors under thermal constraints.", "DBLP authors": ["Michael Kadin", "Sherief Reda"], "year": 2008, "MAG papers": [{"PaperId": 2118569761, "PaperTitle": "frequency planning for multi core processors under thermal constraints", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"brown university": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits.", "DBLP authors": ["Andrea Calimera", "R. Iris Bahar", "Enrico Macii", "Massimo Poncino"], "year": 2008, "MAG papers": [{"PaperId": 2144645095, "PaperTitle": "reducing leakage power by accounting for temperature inversion dependence in dual vt synthesized circuits", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"polytechnic university of turin": 3.0, "brown university": 1.0}}], "source": "ES"}, {"DBLP title": "Variability of flip-flop timing at sub-threshold voltages.", "DBLP authors": ["Niklas Lotze", "Maurits Ortmanns", "Yiannos Manoli"], "year": 2008, "MAG papers": [{"PaperId": 2148984056, "PaperTitle": "variability of flip flop timing at sub threshold voltages", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of freiburg": 3.0}}], "source": "ES"}, {"DBLP title": "Low power current mode receiver with inductive input impedance.", "DBLP authors": ["Marshnil Vipin Dave", "Maryam Shojaei Baghini", "Dinesh Kumar Sharma"], "year": 2008, "MAG papers": [{"PaperId": 2099223308, "PaperTitle": "low power current mode receiver with inductive input impedance", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"indian institute of technology bombay": 3.0}}], "source": "ES"}, {"DBLP title": "Analytical results for design space exploration of multi-core processors employing thread migration.", "DBLP authors": ["Ravishankar Rao", "Sarma B. K. Vrudhula", "Krzysztof S. Berezowski"], "year": 2008, "MAG papers": [{"PaperId": 2012438191, "PaperTitle": "analytical results for design space exploration of multi core processors employing thread migration", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "A physical level study and optimization of CAM-based checkpointed register alias table.", "DBLP authors": ["Elham Safi", "Andreas Moshovos", "Andreas G. Veneris"], "year": 2008, "MAG papers": [{"PaperId": 2110809263, "PaperTitle": "a physical level study and optimization of cam based checkpointed register alias table", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Enhancing energy efficiency of processor-based embedded systems through post-fabrication ISA extension.", "DBLP authors": ["Hamid Noori", "Farhad Mehdipour", "Koji Inoue", "Kazuaki J. Murakami"], "year": 2008, "MAG papers": [{"PaperId": 2131715818, "PaperTitle": "enhancing energy efficiency of processor based embedded systems through post fabrication isa extension", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"kyushu university": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient MESI cache coherence with pro-active snoop filtering for multicore microprocessors.", "DBLP authors": ["Avadh Patel", "Kanad Ghose"], "year": 2008, "MAG papers": [{"PaperId": 2171589621, "PaperTitle": "energy efficient mesi cache coherence with pro active snoop filtering for multicore microprocessors", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 60, "Affiliations": {"binghamton university": 2.0}}], "source": "ES"}, {"DBLP title": "A low power layered decoding architecture for LDPC decoder implementation for IEEE 802.11n LDPC codes.", "DBLP authors": ["Jie Jin", "Chi-Ying Tsui"], "year": 2008, "MAG papers": [{"PaperId": 2130927281, "PaperTitle": "a low power layered decoding architecture for ldpc decoder implementation for ieee 802 11n ldpc codes", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A secure and low-energy logic style using charge recovery approach.", "DBLP authors": ["Mehrdad Khatir", "Amir Moradi", "Alireza Ejlali", "Mohammad T. Manzuri Shalmani", "Mahmoud Salmasizadeh"], "year": 2008, "MAG papers": [{"PaperId": 2153921466, "PaperTitle": "a secure and low energy logic style using charge recovery approach", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"sharif university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Word-interleaved cache: an energy efficient data cache architecture.", "DBLP authors": ["T. Venkata Kalyan", "Madhu Mutyam"], "year": 2008, "MAG papers": [{"PaperId": 2133738746, "PaperTitle": "word interleaved cache an energy efficient data cache architecture", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"international institute of information technology hyderabad": 1.0, "indian institute of technology madras": 1.0}}], "source": "ES"}, {"DBLP title": "Simultaneous optimization of battery-aware voltage regulator scheduling with dynamic voltage and frequency scaling.", "DBLP authors": ["Youngjin Cho", "Younghyun Kim", "Yongsoo Joo", "Kyungsoo Lee", "Naehyuck Chang"], "year": 2008, "MAG papers": [{"PaperId": 2149786872, "PaperTitle": "simultaneous optimization of battery aware voltage regulator scheduling with dynamic voltage and frequency scaling", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "Expected system energy consumption minimization in leakage-aware DVS systems.", "DBLP authors": ["Jian-Jia Chen", "Lothar Thiele"], "year": 2008, "MAG papers": [{"PaperId": 2129069927, "PaperTitle": "expected system energy consumption minimization in leakage aware dvs systems", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid dynamic thermal management based on statistical characteristics of multimedia applications.", "DBLP authors": ["Inchoon Yeo", "Eun Jung Kim"], "year": 2008, "MAG papers": [{"PaperId": 2142660413, "PaperTitle": "hybrid dynamic thermal management based on statistical characteristics of multimedia applications", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "A framework for energy consumption based design space exploration for wireless sensor nodes.", "DBLP authors": ["Sonali Chouhan", "M. Balakrishnan", "Ranjan Bose"], "year": 2008, "MAG papers": [{"PaperId": 2049780457, "PaperTitle": "a framework for energy consumption based design space exploration for wireless sensor nodes", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Full-system chip multiprocessor power evaluations using FPGA-based emulation.", "DBLP authors": ["Abhishek Bhattacharjee", "Gilberto Contreras", "Margaret Martonosi"], "year": 2008, "MAG papers": [{"PaperId": 2119350858, "PaperTitle": "full system chip multiprocessor power evaluations using fpga based emulation", "Year": 2008, "CitationCount": 40, "EstimatedCitation": 61, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Noninvasive leakage power tomography of integrated circuits by compressive sensing.", "DBLP authors": ["Davood Shamsi", "Petros Boufounos", "Farinaz Koushanfar"], "year": 2008, "MAG papers": [{"PaperId": 2163432568, "PaperTitle": "noninvasive leakage power tomography of integrated circuits by compressive sensing", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"rice university": 3.0}}], "source": "ES"}, {"DBLP title": "Impact of dynamic voltage and frequency scaling on the architectural vulnerability of GALS architectures.", "DBLP authors": ["Niranjan Soundararajan", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam"], "year": 2008, "MAG papers": [{"PaperId": 2096232856, "PaperTitle": "impact of dynamic voltage and frequency scaling on the architectural vulnerability of gals architectures", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Instruction-driven clock scheduling with glitch mitigation.", "DBLP authors": ["Gu-Yeon Wei", "David M. Brooks", "Ali Durlov Khan", "Xiaoyao Liang"], "year": 2008, "MAG papers": [{"PaperId": 2128283103, "PaperTitle": "instruction driven clock scheduling with glitch mitigation", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"harvard university": 4.0}}], "source": "ES"}, {"DBLP title": "Thread fusion.", "DBLP authors": ["Jos\u00e9 Gonz\u00e1lez", "Qiong Cai", "Pedro Chaparro", "Grigorios Magklis", "Ryan N. Rakvic", "Antonio Gonz\u00e1lez"], "year": 2008, "MAG papers": [{"PaperId": 2295880400, "PaperTitle": "thread fusion", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"intel": 5.0, "united states naval academy": 1.0}}], "source": "ES"}, {"DBLP title": "Power-efficient clustering via incomplete bypassing.", "DBLP authors": ["Eric P. Villasenor", "Daeho Seo", "Mithuna Thottethodi"], "year": 2008, "MAG papers": [{"PaperId": 2098169982, "PaperTitle": "power efficient clustering via incomplete bypassing", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Lazy instruction scheduling: keeping performance, reducing power.", "DBLP authors": ["Ali Mahjur", "Mahmud Taghizadeh", "Amir-Hossein Jahangir"], "year": 2008, "MAG papers": [{"PaperId": 2030886793, "PaperTitle": "lazy instruction scheduling keeping performance reducing power", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sharif university of technology": 2.0, "shahid beheshti university": 1.0}}], "source": "ES"}]