Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 26 15:31:33 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.705       -9.297                     32                  918        0.158        0.000                      0                  918        4.500        0.000                       0                   574  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.705       -9.297                     32                  918        0.158        0.000                      0                  918        4.500        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           32  Failing Endpoints,  Worst Slack       -0.705ns,  Total Violation       -9.297ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.705ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.055ns  (logic 2.626ns (26.115%)  route 7.429ns (73.885%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.040    11.028    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                 -0.705    

Slack (VIOLATED) :        -0.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 2.626ns (26.147%)  route 7.417ns (73.853%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.028    11.016    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                 -0.693    

Slack (VIOLATED) :        -0.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 2.626ns (26.149%)  route 7.417ns (73.851%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.027    11.016    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                 -0.693    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.006ns  (logic 2.626ns (26.245%)  route 7.380ns (73.754%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.990    10.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.005ns  (logic 2.626ns (26.248%)  route 7.379ns (73.752%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.989    10.978    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 2.626ns (26.536%)  route 7.270ns (73.464%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.880    10.869    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[377]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.796ns  (logic 2.170ns (22.151%)  route 7.626ns (77.849%))
  Logic Levels:           8  (LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y50         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[377]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[377]/Q
                         net (fo=13, routed)          1.167     2.658    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[376]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.782 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_153/O
                         net (fo=5, routed)           0.690     3.472    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[378]
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.152     3.624 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_51/O
                         net (fo=7, routed)           0.798     4.421    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[371]
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.332     4.753 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_139/O
                         net (fo=3, routed)           0.308     5.062    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_139_n_3
    SLICE_X39Y48         LUT3 (Prop_lut3_I2_O)        0.124     5.186 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_155/O
                         net (fo=4, routed)           0.438     5.623    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_155_n_3
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.116     5.739 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_52/O
                         net (fo=11, routed)          1.036     6.776    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_52_n_3
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.354     7.130 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_32/O
                         net (fo=14, routed)          1.233     8.363    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_32_n_3
    SLICE_X30Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.689 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_63/O
                         net (fo=1, routed)           0.661     9.350    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_63_n_3
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_13/O
                         net (fo=8, routed)           1.296    10.769    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_13_n_3
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 2.626ns (26.809%)  route 7.169ns (73.191%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[59]/Q
                         net (fo=11, routed)          0.870     2.361    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[58]
    SLICE_X20Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.485 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057/O
                         net (fo=1, routed)           0.603     3.088    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1057_n_3
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.212 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043/O
                         net (fo=1, routed)           1.026     4.238    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1043_n_3
    SLICE_X24Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.362 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029/O
                         net (fo=1, routed)           0.300     4.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1029_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.786 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017/O
                         net (fo=1, routed)           0.161     4.947    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1017_n_3
    SLICE_X24Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.071 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999/O
                         net (fo=1, routed)           0.291     5.362    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_999_n_3
    SLICE_X25Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.486 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.300     5.786    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.910 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.298     6.207    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.331 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952/O
                         net (fo=1, routed)           0.149     6.480    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_952_n_3
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.604 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933/O
                         net (fo=1, routed)           0.530     7.134    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_933_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.258 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913/O
                         net (fo=1, routed)           0.360     7.618    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_913_n_3
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.742 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884/O
                         net (fo=1, routed)           0.296     8.038    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_884_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.162 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846/O
                         net (fo=1, routed)           0.263     8.425    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_846_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.549 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770/O
                         net (fo=1, routed)           0.151     8.700    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_770_n_3
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.824 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566/O
                         net (fo=1, routed)           0.290     9.114    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_566_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.238 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293/O
                         net (fo=1, routed)           0.151     9.389    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_293_n_3
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.513 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107/O
                         net (fo=1, routed)           0.351     9.865    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_107_n_3
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.780    10.768    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.767ns  (logic 2.750ns (28.156%)  route 7.017ns (71.844%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=10, routed)          0.625     2.116    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[21]
    SLICE_X21Y48         LUT4 (Prop_lut4_I3_O)        0.124     2.240 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_485/O
                         net (fo=6, routed)           0.427     2.667    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X21Y48         LUT5 (Prop_lut5_I0_O)        0.124     2.791 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665/O
                         net (fo=3, routed)           0.334     3.125    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665_n_3
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.249 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034/O
                         net (fo=1, routed)           0.413     3.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034_n_3
    SLICE_X23Y47         LUT6 (Prop_lut6_I3_O)        0.124     3.786 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022/O
                         net (fo=1, routed)           0.293     4.079    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022_n_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.203 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004/O
                         net (fo=1, routed)           0.521     4.724    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004_n_3
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.848 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991/O
                         net (fo=1, routed)           0.171     5.018    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991_n_3
    SLICE_X26Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.142 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975/O
                         net (fo=1, routed)           0.423     5.566    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975_n_3
    SLICE_X26Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.690 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.165     5.854    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.978 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943/O
                         net (fo=1, routed)           0.461     6.440    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.564 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.288     6.852    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_3
    SLICE_X29Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.976 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902/O
                         net (fo=1, routed)           0.294     7.270    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.394 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.162     7.556    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.680 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837/O
                         net (fo=1, routed)           0.171     7.851    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.975 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752/O
                         net (fo=1, routed)           0.509     8.484    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752_n_3
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.608 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529/O
                         net (fo=1, routed)           0.292     8.900    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.024 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264/O
                         net (fo=1, routed)           0.149     9.173    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.297 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.154     9.452    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.576 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.164    10.740    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.400ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.750ns  (logic 2.750ns (28.205%)  route 7.000ns (71.795%))
  Logic Levels:           18  (LUT4=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=10, routed)          0.625     2.116    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[21]
    SLICE_X21Y48         LUT4 (Prop_lut4_I3_O)        0.124     2.240 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_485/O
                         net (fo=6, routed)           0.427     2.667    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X21Y48         LUT5 (Prop_lut5_I0_O)        0.124     2.791 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665/O
                         net (fo=3, routed)           0.334     3.125    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_665_n_3
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.249 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034/O
                         net (fo=1, routed)           0.413     3.662    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1034_n_3
    SLICE_X23Y47         LUT6 (Prop_lut6_I3_O)        0.124     3.786 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022/O
                         net (fo=1, routed)           0.293     4.079    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1022_n_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.203 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004/O
                         net (fo=1, routed)           0.521     4.724    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1004_n_3
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.848 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991/O
                         net (fo=1, routed)           0.171     5.018    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_991_n_3
    SLICE_X26Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.142 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975/O
                         net (fo=1, routed)           0.423     5.566    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_975_n_3
    SLICE_X26Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.690 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959/O
                         net (fo=1, routed)           0.165     5.854    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_959_n_3
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.978 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943/O
                         net (fo=1, routed)           0.461     6.440    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_943_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.564 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924/O
                         net (fo=1, routed)           0.288     6.852    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_924_n_3
    SLICE_X29Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.976 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902/O
                         net (fo=1, routed)           0.294     7.270    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_902_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.394 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.162     7.556    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.680 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837/O
                         net (fo=1, routed)           0.171     7.851    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_837_n_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     7.975 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752/O
                         net (fo=1, routed)           0.509     8.484    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_752_n_3
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.608 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529/O
                         net (fo=1, routed)           0.292     8.900    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_529_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.024 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264/O
                         net (fo=1, routed)           0.149     9.173    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_264_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124     9.297 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96/O
                         net (fo=1, routed)           0.154     9.452    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_96_n_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.576 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.147    10.723    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X2Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                 -0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.789%)  route 0.115ns (38.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X33Y67         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.115     0.666    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/data0[3]
    SLICE_X34Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.711 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.711    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata[3]
    SLICE_X34Y67         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X34Y67         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.221%)  route 0.097ns (40.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[206]/Q
                         net (fo=9, routed)           0.097     0.648    bd_0_i/hls_inst/inst/ap_CS_fsm_state207
    SLICE_X28Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[207]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[207]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.272%)  route 0.084ns (28.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y63         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg[0]/Q
                         net (fo=7, routed)           0.084     0.658    bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg_n_3_[0]
    SLICE_X33Y63         LUT5 (Prop_lut5_I3_O)        0.045     0.703 r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.703    bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B[0]_i_1_n_3
    SLICE_X33Y63         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y63         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/output_data_last_V_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y63         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg[0]/Q
                         net (fo=7, routed)           0.085     0.659    bd_0_i/hls_inst/inst/output_data_last_V_1_state_reg_n_3_[0]
    SLICE_X33Y63         LUT5 (Prop_lut5_I3_O)        0.045     0.704 r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     0.704    bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A[0]_i_1_n_3
    SLICE_X33Y63         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y63         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/output_data_last_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln162_reg_18281_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln162_reg_18281_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.633%)  route 0.096ns (31.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y57         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln162_reg_18281_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/icmp_ln162_reg_18281_reg[0]/Q
                         net (fo=5, routed)           0.096     0.670    bd_0_i/hls_inst/inst/icmp_ln162_reg_18281_reg_n_3_[0]
    SLICE_X31Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.715 r  bd_0_i/hls_inst/inst/icmp_ln162_reg_18281_pp0_iter1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.715    bd_0_i/hls_inst/inst/icmp_ln162_reg_18281_pp0_iter1_reg[0]_i_1_n_3
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln162_reg_18281_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln162_reg_18281_pp0_iter1_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/icmp_ln162_reg_18281_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[204]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.212%)  route 0.124ns (46.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[204]/Q
                         net (fo=13, routed)          0.124     0.675    bd_0_i/hls_inst/inst/ap_CS_fsm_state205
    SLICE_X28Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[205]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.051     0.483    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[205]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[191]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.810%)  route 0.137ns (49.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[191]/Q
                         net (fo=11, routed)          0.137     0.688    bd_0_i/hls_inst/inst/ap_CS_fsm_state192
    SLICE_X26Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[192]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y47         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[192]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X34Y69         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/Q
                         net (fo=3, routed)           0.127     0.701    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg_n_3
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.746 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     0.746    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_i_1_n_3
    SLICE_X34Y69         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X34Y69         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X34Y69         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.127     0.701    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/data0[7]
    SLICE_X34Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.746 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.746    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_i_1_n_3
    SLICE_X34Y69         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X34Y69         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[200]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.119%)  route 0.140ns (49.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[200]/Q
                         net (fo=14, routed)          0.140     0.691    bd_0_i/hls_inst/inst/ap_CS_fsm_state201
    SLICE_X28Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=573, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[201]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[201]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[172]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y41  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[173]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[174]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[175]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[176]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y41  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[177]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[178]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y40  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[179]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y47  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[180]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[172]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[172]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y41  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[173]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y41  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[173]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[174]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[174]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[175]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[175]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[176]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[176]/C



