{"vcs1":{"timestamp_begin":1735209035.808567953, "rt":1.88, "ut":0.77, "st":0.29}}
{"vcselab":{"timestamp_begin":1735209037.783986270, "rt":1.02, "ut":0.26, "st":0.20}}
{"link":{"timestamp_begin":1735209038.895000507, "rt":0.44, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735209035.077826812}
{"VCS_COMP_START_TIME": 1735209035.077826812}
{"VCS_COMP_END_TIME": 1735209041.105605917}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331812}}
{"stitch_vcselab": {"peak_mem": 223364}}
