Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue Jun  4 21:54:24 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_pe_wrapper_timing_summary_routed.rpt -pb fir_pe_wrapper_timing_summary_routed.pb -rpx fir_pe_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_pe_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    493.402        0.000                      0                  124        0.106        0.000                      0                  124        4.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       498.326        0.000                      0                   20        0.256        0.000                      0                   20        4.500        0.000                       0                    30  
emu_clk_pin       498.341        0.000                      0                   40        0.106        0.000                      0                   40        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       493.402        0.000                      0                   40        0.169        0.000                      0                   40  
dut_clk_pin   emu_clk_pin       497.021        0.000                      0                   24        0.171        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      498.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.326ns  (required time - arrival time)
  Source:                 _157_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _159_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 1.220ns (71.744%)  route 0.480ns (28.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.717     5.309    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _157_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _157_/Q
                         net (fo=1, routed)           0.480     6.246    _007_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.010 r  _033_/O[3]
                         net (fo=1, routed)           0.000     7.010    _008_[3]
    SLICE_X89Y101        FDRE                                         r  _159_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.597   505.009    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _159_/C
                         clock pessimism              0.300   505.309    
                         clock uncertainty           -0.035   505.274    
    SLICE_X89Y101        FDRE (Setup_fdre_C_D)        0.062   505.336    _159_
  -------------------------------------------------------------------
                         required time                        505.336    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                498.326    

Slack (MET) :             498.349ns  (required time - arrival time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _078_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.434ns (31.212%)  route 0.956ns (68.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.763 r  _160_/P[2]
                         net (fo=1, routed)           0.956     6.720    u_fir_pe.y[2]
    SLICE_X13Y97         FDRE                                         r  _078_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _078_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X13Y97         FDRE (Setup_fdre_C_D)       -0.093   505.068    _078_
  -------------------------------------------------------------------
                         required time                        505.068    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                498.349    

Slack (MET) :             498.386ns  (required time - arrival time)
  Source:                 _157_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _158_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 1.160ns (70.711%)  route 0.480ns (29.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.717     5.309    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _157_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _157_/Q
                         net (fo=1, routed)           0.480     6.246    _007_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.950 r  _033_/O[2]
                         net (fo=1, routed)           0.000     6.950    _008_[2]
    SLICE_X89Y101        FDRE                                         r  _158_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.597   505.009    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _158_/C
                         clock pessimism              0.300   505.309    
                         clock uncertainty           -0.035   505.274    
    SLICE_X89Y101        FDRE (Setup_fdre_C_D)        0.062   505.336    _158_
  -------------------------------------------------------------------
                         required time                        505.336    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                498.386    

Slack (MET) :             498.389ns  (required time - arrival time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _077_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.434ns (32.188%)  route 0.914ns (67.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     5.763 r  _160_/P[1]
                         net (fo=1, routed)           0.914     6.678    u_fir_pe.y[1]
    SLICE_X13Y97         FDRE                                         r  _077_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _077_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X13Y97         FDRE (Setup_fdre_C_D)       -0.095   505.066    _077_
  -------------------------------------------------------------------
                         required time                        505.066    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                498.389    

Slack (MET) :             498.418ns  (required time - arrival time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _084_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.434ns (31.709%)  route 0.935ns (68.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     5.763 r  _160_/P[8]
                         net (fo=1, routed)           0.935     6.698    u_fir_pe.y[8]
    SLICE_X12Y98         FDRE                                         r  _084_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _084_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.045   505.116    _084_
  -------------------------------------------------------------------
                         required time                        505.116    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                498.418    

Slack (MET) :             498.518ns  (required time - arrival time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _090_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.434ns (34.254%)  route 0.833ns (65.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.763 r  _160_/P[14]
                         net (fo=1, routed)           0.833     6.596    u_fir_pe.y[14]
    SLICE_X13Y97         FDRE                                         r  _090_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _090_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X13Y97         FDRE (Setup_fdre_C_D)       -0.047   505.114    _090_
  -------------------------------------------------------------------
                         required time                        505.114    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                498.518    

Slack (MET) :             498.524ns  (required time - arrival time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _082_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.434ns (35.719%)  route 0.781ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     5.763 r  _160_/P[6]
                         net (fo=1, routed)           0.781     6.544    u_fir_pe.y[6]
    SLICE_X13Y97         FDRE                                         r  _082_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _082_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X13Y97         FDRE (Setup_fdre_C_D)       -0.093   505.068    _082_
  -------------------------------------------------------------------
                         required time                        505.068    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                498.524    

Slack (MET) :             498.530ns  (required time - arrival time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _157_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.004ns (67.063%)  route 0.493ns (32.937%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.717     5.309    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _156_/Q
                         net (fo=1, routed)           0.493     6.258    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.382 r  _032_/O
                         net (fo=1, routed)           0.000     6.382    _007_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.806 r  _033_/O[1]
                         net (fo=1, routed)           0.000     6.806    _008_[1]
    SLICE_X89Y101        FDRE                                         r  _157_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.597   505.009    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _157_/C
                         clock pessimism              0.300   505.309    
                         clock uncertainty           -0.035   505.274    
    SLICE_X89Y101        FDRE (Setup_fdre_C_D)        0.062   505.336    _157_
  -------------------------------------------------------------------
                         required time                        505.336    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                498.530    

Slack (MET) :             498.559ns  (required time - arrival time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _081_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.434ns (35.275%)  route 0.796ns (64.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.763 r  _160_/P[5]
                         net (fo=1, routed)           0.796     6.560    u_fir_pe.y[5]
    SLICE_X12Y98         FDRE                                         r  _081_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _081_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.043   505.118    _081_
  -------------------------------------------------------------------
                         required time                        505.118    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                498.559    

Slack (MET) :             498.592ns  (required time - arrival time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _076_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.434ns (37.928%)  route 0.710ns (62.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 504.937 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.763 r  _160_/P[0]
                         net (fo=1, routed)           0.710     6.473    u_fir_pe.y[0]
    SLICE_X13Y96         FDRE                                         r  _076_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.524   504.937    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _076_/C
                         clock pessimism              0.259   505.196    
                         clock uncertainty           -0.035   505.160    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)       -0.095   505.065    _076_
  -------------------------------------------------------------------
                         required time                        505.065    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                498.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _158_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _158_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.602     1.512    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _158_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _158_/Q
                         net (fo=1, routed)           0.109     1.762    _007_[2]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  _033_/O[2]
                         net (fo=1, routed)           0.000     1.873    _008_[2]
    SLICE_X89Y101        FDRE                                         r  _158_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.873     2.029    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _158_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _158_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 _159_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _159_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.602     1.512    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _159_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _159_/Q
                         net (fo=2, routed)           0.120     1.773    _007_[3]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  _033_/O[3]
                         net (fo=1, routed)           0.000     1.881    _008_[3]
    SLICE_X89Y101        FDRE                                         r  _159_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.873     2.029    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _159_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _159_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _088_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.126ns (40.515%)  route 0.185ns (59.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     1.700 r  _160_/P[12]
                         net (fo=1, routed)           0.185     1.885    u_fir_pe.y[12]
    SLICE_X12Y98         FDRE                                         r  _088_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _088_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.076     1.598    _088_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _087_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.126ns (40.231%)  route 0.187ns (59.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.700 r  _160_/P[11]
                         net (fo=1, routed)           0.187     1.887    u_fir_pe.y[11]
    SLICE_X13Y96         FDRE                                         r  _087_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _087_/C
                         clock pessimism             -0.479     1.521    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.075     1.596    _087_
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 _156_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _156_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.602     1.512    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _156_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 f  _156_/Q
                         net (fo=1, routed)           0.156     1.809    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  _032_/O
                         net (fo=1, routed)           0.000     1.854    _007_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  _033_/O[0]
                         net (fo=1, routed)           0.000     1.924    _008_[0]
    SLICE_X89Y101        FDRE                                         r  _156_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.873     2.029    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _156_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _156_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 _157_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _157_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.602     1.512    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _157_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _157_/Q
                         net (fo=1, routed)           0.164     1.817    _007_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.927 r  _033_/O[1]
                         net (fo=1, routed)           0.000     1.927    _008_[1]
    SLICE_X89Y101        FDRE                                         r  _157_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.873     2.029    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _157_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _157_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _083_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.126ns (40.587%)  route 0.184ns (59.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     1.700 r  _160_/P[7]
                         net (fo=1, routed)           0.184     1.884    u_fir_pe.y[7]
    SLICE_X13Y96         FDRE                                         r  _083_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _083_/C
                         clock pessimism             -0.479     1.521    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.047     1.568    _083_
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _080_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.126ns (34.160%)  route 0.243ns (65.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.700 r  _160_/P[4]
                         net (fo=1, routed)           0.243     1.943    u_fir_pe.y[4]
    SLICE_X12Y98         FDRE                                         r  _080_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _080_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.075     1.597    _080_
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _091_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.126ns (33.950%)  route 0.245ns (66.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.700 r  _160_/P[15]
                         net (fo=1, routed)           0.245     1.945    u_fir_pe.y[15]
    SLICE_X13Y97         FDRE                                         r  _091_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _091_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.071     1.593    _091_
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 _160_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _079_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.126ns (34.811%)  route 0.236ns (65.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.700 r  _160_/P[3]
                         net (fo=1, routed)           0.236     1.936    u_fir_pe.y[3]
    SLICE_X13Y96         FDRE                                         r  _079_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _079_/C
                         clock pessimism             -0.479     1.521    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.047     1.568    _079_
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.367    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _035_/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y38     _160_/CLK
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X13Y96    _076_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X13Y97    _077_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X13Y97    _078_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X13Y96    _079_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X12Y98    _080_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X12Y98    _081_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X13Y97    _082_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X13Y96    _083_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X13Y96    _076_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X13Y96    _076_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X13Y97    _077_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X13Y97    _077_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X13Y97    _078_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X13Y97    _078_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X13Y96    _079_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X13Y96    _079_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y98    _080_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y98    _080_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96    _076_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96    _076_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y97    _077_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y97    _077_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y97    _078_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y97    _078_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96    _079_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y96    _079_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y98    _080_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y98    _080_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      498.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.341ns  (required time - arrival time)
  Source:                 _147_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _131_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.773ns (47.351%)  route 0.859ns (52.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X14Y96         FDRE                                         r  _147_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.478     5.733 r  _147_/Q
                         net (fo=1, routed)           0.859     6.592    vectOut[0][7]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.295     6.887 r  _027_/O
                         net (fo=1, routed)           0.000     6.887    _011_[7]
    SLICE_X15Y96         FDRE                                         r  _131_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.524   504.952    _016_
    SLICE_X15Y96         FDRE                                         r  _131_/C
                         clock pessimism              0.280   505.233    
                         clock uncertainty           -0.035   505.197    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031   505.228    _131_
  -------------------------------------------------------------------
                         required time                        505.228    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                498.341    

Slack (MET) :             498.378ns  (required time - arrival time)
  Source:                 _143_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _127_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.642ns (40.395%)  route 0.947ns (59.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X14Y97         FDRE                                         r  _143_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _143_/Q
                         net (fo=1, routed)           0.947     6.721    vectOut[0][3]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.124     6.845 r  _023_/O
                         net (fo=1, routed)           0.000     6.845    _011_[3]
    SLICE_X15Y96         FDRE                                         r  _127_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.524   504.952    _016_
    SLICE_X15Y96         FDRE                                         r  _127_/C
                         clock pessimism              0.277   505.230    
                         clock uncertainty           -0.035   505.194    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.029   505.223    _127_
  -------------------------------------------------------------------
                         required time                        505.223    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                498.378    

Slack (MET) :             498.411ns  (required time - arrival time)
  Source:                 _150_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _126_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.779ns (48.492%)  route 0.827ns (51.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X14Y96         FDRE                                         r  _150_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.478     5.733 r  _150_/Q
                         net (fo=1, routed)           0.827     6.560    vectOut[1][2]
    SLICE_X14Y98         LUT5 (Prop_lut5_I1_O)        0.301     6.861 r  _022_/O
                         net (fo=1, routed)           0.000     6.861    _011_[2]
    SLICE_X14Y98         FDRE                                         r  _126_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X14Y98         FDRE                                         r  _126_/C
                         clock pessimism              0.277   505.231    
                         clock uncertainty           -0.035   505.195    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.077   505.272    _126_
  -------------------------------------------------------------------
                         required time                        505.272    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                498.411    

Slack (MET) :             498.432ns  (required time - arrival time)
  Source:                 _148_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _124_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.773ns (48.720%)  route 0.814ns (51.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X14Y97         FDRE                                         r  _148_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.478     5.734 r  _148_/Q
                         net (fo=1, routed)           0.814     6.547    vectOut[1][0]
    SLICE_X14Y98         LUT5 (Prop_lut5_I0_O)        0.295     6.842 r  _020_/O
                         net (fo=1, routed)           0.000     6.842    _011_[0]
    SLICE_X14Y98         FDRE                                         r  _124_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X14Y98         FDRE                                         r  _124_/C
                         clock pessimism              0.277   505.231    
                         clock uncertainty           -0.035   505.195    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.079   505.274    _124_
  -------------------------------------------------------------------
                         required time                        505.274    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                498.432    

Slack (MET) :             498.444ns  (required time - arrival time)
  Source:                 _145_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _129_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.715ns (46.888%)  route 0.810ns (53.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X13Y98         FDRE                                         r  _145_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.419     5.675 r  _145_/Q
                         net (fo=1, routed)           0.810     6.484    vectOut[0][5]
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.296     6.780 r  _025_/O
                         net (fo=1, routed)           0.000     6.780    _011_[5]
    SLICE_X13Y99         FDRE                                         r  _129_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y99         FDRE                                         r  _129_/C
                         clock pessimism              0.277   505.231    
                         clock uncertainty           -0.035   505.195    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.029   505.224    _129_
  -------------------------------------------------------------------
                         required time                        505.224    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                498.444    

Slack (MET) :             498.512ns  (required time - arrival time)
  Source:                 _144_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _128_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.718ns (47.588%)  route 0.791ns (52.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X13Y98         FDRE                                         r  _144_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.419     5.675 r  _144_/Q
                         net (fo=1, routed)           0.791     6.465    vectOut[0][4]
    SLICE_X14Y98         LUT5 (Prop_lut5_I0_O)        0.299     6.764 r  _024_/O
                         net (fo=1, routed)           0.000     6.764    _011_[4]
    SLICE_X14Y98         FDRE                                         r  _128_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X14Y98         FDRE                                         r  _128_/C
                         clock pessimism              0.277   505.231    
                         clock uncertainty           -0.035   505.195    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.081   505.276    _128_
  -------------------------------------------------------------------
                         required time                        505.276    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                498.512    

Slack (MET) :             498.613ns  (required time - arrival time)
  Source:                 _149_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _125_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.779ns (57.356%)  route 0.579ns (42.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X14Y97         FDRE                                         r  _149_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.478     5.734 r  _149_/Q
                         net (fo=1, routed)           0.579     6.313    vectOut[1][1]
    SLICE_X15Y97         LUT5 (Prop_lut5_I1_O)        0.301     6.614 r  _021_/O
                         net (fo=1, routed)           0.000     6.614    _011_[1]
    SLICE_X15Y97         FDRE                                         r  _125_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X15Y97         FDRE                                         r  _125_/C
                         clock pessimism              0.280   505.234    
                         clock uncertainty           -0.035   505.198    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.029   505.227    _125_
  -------------------------------------------------------------------
                         required time                        505.227    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                498.613    

Slack (MET) :             498.615ns  (required time - arrival time)
  Source:                 _114_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _051_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.478ns (41.912%)  route 0.662ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X12Y96         FDRE                                         r  _114_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.478     5.733 r  _114_/Q
                         net (fo=1, routed)           0.662     6.395    stimIn[2][6]
    SLICE_X12Y97         FDRE                                         r  _051_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X12Y97         FDRE                                         r  _051_/C
                         clock pessimism              0.277   505.231    
                         clock uncertainty           -0.035   505.195    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)       -0.185   505.010    _051_
  -------------------------------------------------------------------
                         required time                        505.010    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                498.615    

Slack (MET) :             498.669ns  (required time - arrival time)
  Source:                 _075_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _036_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.419ns (39.861%)  route 0.632ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X13Y95         FDRE                                         r  _075_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.419     5.674 r  _075_/Q
                         net (fo=1, routed)           0.632     6.306    stimIn[0][7]
    SLICE_X12Y95         FDRE                                         r  _036_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.524   504.952    _016_
    SLICE_X12Y95         FDRE                                         r  _036_/C
                         clock pessimism              0.280   505.233    
                         clock uncertainty           -0.035   505.197    
    SLICE_X12Y95         FDRE (Setup_fdre_C_D)       -0.222   504.975    _036_
  -------------------------------------------------------------------
                         required time                        504.975    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                498.669    

Slack (MET) :             498.685ns  (required time - arrival time)
  Source:                 _139_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _060_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.419ns (39.186%)  route 0.650ns (60.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X13Y94         FDRE                                         r  _139_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.419     5.674 r  _139_/Q
                         net (fo=1, routed)           0.650     6.324    stimIn[3][7]
    SLICE_X12Y94         FDRE                                         r  _060_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.524   504.952    _016_
    SLICE_X12Y94         FDRE                                         r  _060_/C
                         clock pessimism              0.280   505.233    
                         clock uncertainty           -0.035   505.197    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.188   505.009    _060_
  -------------------------------------------------------------------
                         required time                        505.009    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                498.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 _069_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _062_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X13Y95         FDRE                                         r  _069_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _069_/Q
                         net (fo=1, routed)           0.054     1.695    stimIn[0][1]
    SLICE_X12Y95         FDRE                                         r  _062_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y95         FDRE                                         r  _062_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.076     1.589    _062_
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 _102_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _126_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X15Y98         FDRE                                         r  _102_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _102_/Q
                         net (fo=1, routed)           0.087     1.729    vectOut[2][2]
    SLICE_X14Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  _022_/O
                         net (fo=1, routed)           0.000     1.774    _011_[2]
    SLICE_X14Y98         FDRE                                         r  _126_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X14Y98         FDRE                                         r  _126_/C
                         clock pessimism             -0.504     1.514    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.120     1.634    _126_
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 _107_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _131_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X14Y96         FDRE                                         r  _107_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _107_/Q
                         net (fo=1, routed)           0.050     1.714    vectOut[2][7]
    SLICE_X15Y96         LUT5 (Prop_lut5_I2_O)        0.045     1.759 r  _027_/O
                         net (fo=1, routed)           0.000     1.759    _011_[7]
    SLICE_X15Y96         FDRE                                         r  _131_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X15Y96         FDRE                                         r  _131_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.092     1.605    _131_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 _141_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _125_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X14Y97         FDRE                                         r  _141_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _141_/Q
                         net (fo=1, routed)           0.051     1.716    vectOut[0][1]
    SLICE_X15Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  _021_/O
                         net (fo=1, routed)           0.000     1.761    _011_[1]
    SLICE_X15Y97         FDRE                                         r  _125_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X15Y97         FDRE                                         r  _125_/C
                         clock pessimism             -0.504     1.514    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.091     1.605    _125_
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 _119_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _040_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X15Y95         FDRE                                         r  _119_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _119_/Q
                         net (fo=1, routed)           0.112     1.753    stimIn[1][3]
    SLICE_X14Y95         FDRE                                         r  _040_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X14Y95         FDRE                                         r  _040_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.076     1.589    _040_
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 _135_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _056_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X13Y94         FDRE                                         r  _135_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _135_/Q
                         net (fo=1, routed)           0.112     1.753    stimIn[3][3]
    SLICE_X12Y94         FDRE                                         r  _056_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y94         FDRE                                         r  _056_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.076     1.589    _056_
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 _140_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _124_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X13Y98         FDRE                                         r  _140_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _140_/Q
                         net (fo=1, routed)           0.126     1.768    vectOut[0][0]
    SLICE_X14Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  _020_/O
                         net (fo=1, routed)           0.000     1.813    _011_[0]
    SLICE_X14Y98         FDRE                                         r  _124_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X14Y98         FDRE                                         r  _124_/C
                         clock pessimism             -0.501     1.517    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.121     1.638    _124_
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 _071_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _064_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X13Y95         FDRE                                         r  _071_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _071_/Q
                         net (fo=1, routed)           0.112     1.753    stimIn[0][3]
    SLICE_X12Y95         FDRE                                         r  _064_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y95         FDRE                                         r  _064_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.060     1.573    _064_
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 _106_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _130_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X14Y97         FDRE                                         r  _106_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _106_/Q
                         net (fo=1, routed)           0.110     1.775    vectOut[2][6]
    SLICE_X14Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  _026_/O
                         net (fo=1, routed)           0.000     1.820    _011_[6]
    SLICE_X14Y98         FDRE                                         r  _130_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X14Y98         FDRE                                         r  _130_/C
                         clock pessimism             -0.501     1.517    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.121     1.638    _130_
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 _122_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _043_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X15Y95         FDRE                                         r  _122_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  _122_/Q
                         net (fo=1, routed)           0.113     1.741    stimIn[1][6]
    SLICE_X14Y95         FDRE                                         r  _043_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X14Y95         FDRE                                         r  _043_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.011     1.524    _043_
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _034_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y95    _036_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X14Y95    _037_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X14Y95    _038_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X14Y95    _039_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X14Y95    _040_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X14Y95    _041_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X14Y95    _042_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X14Y95    _043_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X14Y95    _044_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y95    _036_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y95    _036_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X14Y95    _037_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X14Y95    _037_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X14Y95    _038_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X14Y95    _038_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X14Y95    _039_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X14Y95    _039_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X14Y95    _040_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X14Y95    _040_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y95    _036_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y95    _036_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    _037_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    _037_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    _038_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    _038_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    _039_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    _039_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    _040_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y95    _040_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      493.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             493.402ns  (required time - arrival time)
  Source:                 _043_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.478ns (19.562%)  route 1.966ns (80.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X14Y95         FDRE                                         r  _043_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     5.733 r  _043_/Q
                         net (fo=2, routed)           1.966     7.698    Xin[6]
    DSP48_X0Y38          DSP48E1                                      r  _160_/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.894   501.100    _160_
  -------------------------------------------------------------------
                         required time                        501.100    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                493.402    

Slack (MET) :             493.616ns  (required time - arrival time)
  Source:                 _044_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.478ns (21.459%)  route 1.750ns (78.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X14Y95         FDRE                                         r  _044_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     5.733 r  _044_/Q
                         net (fo=2, routed)           1.750     7.482    Xin[7]
    DSP48_X0Y38          DSP48E1                                      r  _160_/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.896   501.098    _160_
  -------------------------------------------------------------------
                         required time                        501.098    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                493.616    

Slack (MET) :             493.736ns  (required time - arrival time)
  Source:                 _041_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.478ns (22.651%)  route 1.632ns (77.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X14Y95         FDRE                                         r  _041_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     5.733 r  _041_/Q
                         net (fo=2, routed)           1.632     7.365    Xin[4]
    DSP48_X0Y38          DSP48E1                                      r  _160_/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.893   501.101    _160_
  -------------------------------------------------------------------
                         required time                        501.101    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                493.736    

Slack (MET) :             494.811ns  (required time - arrival time)
  Source:                 _042_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.478ns (46.437%)  route 0.551ns (53.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X14Y95         FDRE                                         r  _042_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.478     5.733 r  _042_/Q
                         net (fo=2, routed)           0.551     6.284    Xin[5]
    DSP48_X0Y38          DSP48E1                                      r  _160_/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.899   501.095    _160_
  -------------------------------------------------------------------
                         required time                        501.095    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                494.811    

Slack (MET) :             494.862ns  (required time - arrival time)
  Source:                 _067_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.478ns (40.954%)  route 0.689ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X12Y95         FDRE                                         r  _067_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.478     5.733 r  _067_/Q
                         net (fo=1, routed)           0.689     6.422    Cin[6]
    DSP48_X0Y38          DSP48E1                                      r  _160_/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.710   501.284    _160_
  -------------------------------------------------------------------
                         required time                        501.284    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                494.862    

Slack (MET) :             494.863ns  (required time - arrival time)
  Source:                 _066_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.926%)  route 0.690ns (59.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X12Y95         FDRE                                         r  _066_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.478     5.733 r  _066_/Q
                         net (fo=1, routed)           0.690     6.422    Cin[5]
    DSP48_X0Y38          DSP48E1                                      r  _160_/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.708   501.286    _160_
  -------------------------------------------------------------------
                         required time                        501.286    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                494.863    

Slack (MET) :             494.930ns  (required time - arrival time)
  Source:                 _040_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.518ns (47.637%)  route 0.569ns (52.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X14Y95         FDRE                                         r  _040_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _040_/Q
                         net (fo=2, routed)           0.569     6.342    Xin[3]
    DSP48_X0Y38          DSP48E1                                      r  _160_/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722   501.272    _160_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                494.930    

Slack (MET) :             494.938ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.518ns (47.991%)  route 0.561ns (52.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X14Y95         FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _037_/Q
                         net (fo=2, routed)           0.561     6.334    Xin[0]
    DSP48_X0Y38          DSP48E1                                      r  _160_/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722   501.272    _160_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                494.938    

Slack (MET) :             494.960ns  (required time - arrival time)
  Source:                 _064_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.478ns (44.582%)  route 0.594ns (55.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X12Y95         FDRE                                         r  _064_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.478     5.733 r  _064_/Q
                         net (fo=1, routed)           0.594     6.327    Cin[3]
    DSP48_X0Y38          DSP48E1                                      r  _160_/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.707   501.287    _160_
  -------------------------------------------------------------------
                         required time                        501.287    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                494.960    

Slack (MET) :             495.074ns  (required time - arrival time)
  Source:                 _038_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.518ns (54.930%)  route 0.425ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X14Y95         FDRE                                         r  _038_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _038_/Q
                         net (fo=2, routed)           0.425     6.198    Xin[1]
    DSP48_X0Y38          DSP48E1                                      r  _160_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _181_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _035_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722   501.272    _160_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                495.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 _063_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.566%)  route 0.212ns (56.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X12Y95         FDRE                                         r  _063_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _063_/Q
                         net (fo=1, routed)           0.212     1.877    Cin[2]
    DSP48_X0Y38          DSP48E1                                      r  _160_/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                     -0.418     1.708    _160_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 _039_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _094_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.164ns (21.277%)  route 0.607ns (78.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X14Y95         FDRE                                         r  _039_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _039_/Q
                         net (fo=2, routed)           0.607     2.271    Xin[2]
    SLICE_X12Y98         FDRE                                         r  _094_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _094_/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.064     2.101    _094_
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 _038_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _093_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.164ns (20.592%)  route 0.632ns (79.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X14Y95         FDRE                                         r  _038_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _038_/Q
                         net (fo=2, routed)           0.632     2.297    Xin[1]
    SLICE_X13Y97         FDRE                                         r  _093_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _093_/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.076     2.113    _093_
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 _042_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _097_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.148ns (20.110%)  route 0.588ns (79.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X14Y95         FDRE                                         r  _042_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  _042_/Q
                         net (fo=2, routed)           0.588     2.236    Xin[5]
    SLICE_X12Y98         FDRE                                         r  _097_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _097_/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.010     2.047    _097_
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 _041_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _096_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.148ns (19.713%)  route 0.603ns (80.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X14Y95         FDRE                                         r  _041_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  _041_/Q
                         net (fo=2, routed)           0.603     2.251    Xin[4]
    SLICE_X13Y96         FDRE                                         r  _096_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.846     2.001    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _096_/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.035     2.036    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.018     2.054    _096_
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 _065_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.515%)  route 0.217ns (59.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X12Y95         FDRE                                         r  _065_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  _065_/Q
                         net (fo=1, routed)           0.217     1.865    Cin[4]
    DSP48_X0Y38          DSP48E1                                      r  _160_/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                     -0.472     1.654    _160_
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 _036_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.994%)  route 0.268ns (62.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X12Y95         FDRE                                         r  _036_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _036_/Q
                         net (fo=1, routed)           0.268     1.932    Cin[7]
    DSP48_X0Y38          DSP48E1                                      r  _160_/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                     -0.418     1.708    _160_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 _038_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.205%)  route 0.234ns (58.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X14Y95         FDRE                                         r  _038_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _038_/Q
                         net (fo=2, routed)           0.234     1.898    Xin[1]
    DSP48_X0Y38          DSP48E1                                      r  _160_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.455     1.671    _160_
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 _039_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.205%)  route 0.234ns (58.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X14Y95         FDRE                                         r  _039_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _039_/Q
                         net (fo=2, routed)           0.234     1.898    Xin[2]
    DSP48_X0Y38          DSP48E1                                      r  _160_/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.455     1.671    _160_
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 _061_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.444%)  route 0.274ns (62.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X12Y95         FDRE                                         r  _061_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _061_/Q
                         net (fo=1, routed)           0.274     1.938    Cin[0]
    DSP48_X0Y38          DSP48E1                                      r  _160_/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _181_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _035_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _160_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                     -0.418     1.708    _160_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      497.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.021ns  (required time - arrival time)
  Source:                 _097_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _145_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.478ns (19.745%)  route 1.943ns (80.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _097_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _097_/Q
                         net (fo=1, routed)           1.943     7.661    Xout[5]
    SLICE_X13Y98         FDRE                                         r  _145_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y98         FDRE                                         r  _145_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)       -0.236   504.682    _145_
  -------------------------------------------------------------------
                         required time                        504.682    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                497.021    

Slack (MET) :             497.096ns  (required time - arrival time)
  Source:                 _079_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _103_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.456ns (17.956%)  route 2.084ns (82.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.646     5.239    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _079_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _079_/Q
                         net (fo=1, routed)           2.084     7.778    Yout[3]
    SLICE_X14Y96         FDRE                                         r  _103_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.524   504.952    _016_
    SLICE_X14Y96         FDRE                                         r  _103_/C
                         clock pessimism              0.000   504.952    
                         clock uncertainty           -0.035   504.917    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.043   504.874    _103_
  -------------------------------------------------------------------
                         required time                        504.874    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                497.096    

Slack (MET) :             497.103ns  (required time - arrival time)
  Source:                 _099_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _147_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.419ns (17.570%)  route 1.966ns (82.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.646     5.239    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _099_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.419     5.658 r  _099_/Q
                         net (fo=1, routed)           1.966     7.623    Xout[7]
    SLICE_X14Y96         FDRE                                         r  _147_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.524   504.952    _016_
    SLICE_X14Y96         FDRE                                         r  _147_/C
                         clock pessimism              0.000   504.952    
                         clock uncertainty           -0.035   504.917    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.191   504.726    _147_
  -------------------------------------------------------------------
                         required time                        504.726    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                497.103    

Slack (MET) :             497.103ns  (required time - arrival time)
  Source:                 _098_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _146_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.419ns (17.647%)  route 1.955ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.646     5.239    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _098_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.419     5.658 r  _098_/Q
                         net (fo=1, routed)           1.955     7.613    Xout[6]
    SLICE_X14Y96         FDRE                                         r  _146_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.524   504.952    _016_
    SLICE_X14Y96         FDRE                                         r  _146_/C
                         clock pessimism              0.000   504.952    
                         clock uncertainty           -0.035   504.917    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.201   504.716    _146_
  -------------------------------------------------------------------
                         required time                        504.716    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                497.103    

Slack (MET) :             497.139ns  (required time - arrival time)
  Source:                 _080_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _104_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.518ns (21.188%)  route 1.927ns (78.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _080_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _080_/Q
                         net (fo=1, routed)           1.927     7.684    Yout[4]
    SLICE_X13Y98         FDRE                                         r  _104_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y98         FDRE                                         r  _104_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)       -0.095   504.823    _104_
  -------------------------------------------------------------------
                         required time                        504.823    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                497.139    

Slack (MET) :             497.145ns  (required time - arrival time)
  Source:                 _089_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _153_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.478ns (20.613%)  route 1.841ns (79.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _089_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _089_/Q
                         net (fo=1, routed)           1.841     7.559    Yout[13]
    SLICE_X13Y98         FDRE                                         r  _153_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y98         FDRE                                         r  _153_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)       -0.214   504.704    _153_
  -------------------------------------------------------------------
                         required time                        504.704    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                497.145    

Slack (MET) :             497.158ns  (required time - arrival time)
  Source:                 _082_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _106_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.456ns (18.406%)  route 2.022ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _082_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  _082_/Q
                         net (fo=1, routed)           2.022     7.717    Yout[6]
    SLICE_X14Y97         FDRE                                         r  _106_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X14Y97         FDRE                                         r  _106_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)       -0.043   504.875    _106_
  -------------------------------------------------------------------
                         required time                        504.875    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                497.158    

Slack (MET) :             497.178ns  (required time - arrival time)
  Source:                 _093_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _141_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.419ns (18.361%)  route 1.863ns (81.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _093_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.419     5.659 r  _093_/Q
                         net (fo=1, routed)           1.863     7.522    Xout[1]
    SLICE_X14Y97         FDRE                                         r  _141_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X14Y97         FDRE                                         r  _141_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)       -0.218   504.700    _141_
  -------------------------------------------------------------------
                         required time                        504.700    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                497.178    

Slack (MET) :             497.179ns  (required time - arrival time)
  Source:                 _076_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _100_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.456ns (18.592%)  route 1.997ns (81.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 504.952 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.646     5.239    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _076_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _076_/Q
                         net (fo=1, routed)           1.997     7.691    Yout[0]
    SLICE_X14Y96         FDRE                                         r  _100_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.524   504.952    _016_
    SLICE_X14Y96         FDRE                                         r  _100_/C
                         clock pessimism              0.000   504.952    
                         clock uncertainty           -0.035   504.917    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.047   504.870    _100_
  -------------------------------------------------------------------
                         required time                        504.870    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                497.179    

Slack (MET) :             497.182ns  (required time - arrival time)
  Source:                 _092_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _140_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.478ns (21.473%)  route 1.748ns (78.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _092_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _092_/Q
                         net (fo=1, routed)           1.748     7.466    Xout[0]
    SLICE_X13Y98         FDRE                                         r  _140_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _182_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _034_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y98         FDRE                                         r  _140_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)       -0.270   504.648    _140_
  -------------------------------------------------------------------
                         required time                        504.648    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                497.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 _084_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _148_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.164ns (20.529%)  route 0.635ns (79.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _084_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  _084_/Q
                         net (fo=1, routed)           0.635     2.284    Yout[8]
    SLICE_X14Y97         FDRE                                         r  _148_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X14Y97         FDRE                                         r  _148_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.060     2.113    _148_
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 _078_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _102_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.672%)  route 0.705ns (83.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _078_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  _078_/Q
                         net (fo=1, routed)           0.705     2.331    Yout[2]
    SLICE_X15Y98         FDRE                                         r  _102_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X15Y98         FDRE                                         r  _102_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.070     2.123    _102_
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _154_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.128ns (15.911%)  route 0.676ns (84.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  _090_/Q
                         net (fo=1, routed)           0.676     2.290    Yout[14]
    SLICE_X13Y98         FDRE                                         r  _154_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y98         FDRE                                         r  _154_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.024     2.077    _154_
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 _094_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _142_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.148ns (17.991%)  route 0.675ns (82.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _094_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  _094_/Q
                         net (fo=1, routed)           0.675     2.308    Xout[2]
    SLICE_X13Y98         FDRE                                         r  _142_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y98         FDRE                                         r  _142_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)        -0.006     2.047    _142_
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 _096_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _144_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.128ns (14.922%)  route 0.730ns (85.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _096_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  _096_/Q
                         net (fo=1, routed)           0.730     2.342    Xout[4]
    SLICE_X13Y98         FDRE                                         r  _144_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y98         FDRE                                         r  _144_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.022     2.075    _144_
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 _095_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _143_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.128ns (14.888%)  route 0.732ns (85.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X13Y97         FDRE                                         r  _095_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  _095_/Q
                         net (fo=1, routed)           0.732     2.345    Xout[3]
    SLICE_X14Y97         FDRE                                         r  _143_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X14Y97         FDRE                                         r  _143_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.023     2.076    _143_
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _150_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.141ns (15.833%)  route 0.750ns (84.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  _086_/Q
                         net (fo=1, routed)           0.750     2.375    Yout[10]
    SLICE_X14Y96         FDRE                                         r  _150_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X14Y96         FDRE                                         r  _150_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.053     2.105    _150_
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 _089_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _153_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.148ns (17.092%)  route 0.718ns (82.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _089_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  _089_/Q
                         net (fo=1, routed)           0.718     2.351    Yout[13]
    SLICE_X13Y98         FDRE                                         r  _153_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y98         FDRE                                         r  _153_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.023     2.076    _153_
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 _076_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _100_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.141ns (15.282%)  route 0.782ns (84.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _076_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  _076_/Q
                         net (fo=1, routed)           0.782     2.407    Yout[0]
    SLICE_X14Y96         FDRE                                         r  _100_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X14Y96         FDRE                                         r  _100_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.075     2.127    _100_
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 _087_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _151_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.128ns (14.917%)  route 0.730ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X13Y96         FDRE                                         r  _087_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  _087_/Q
                         net (fo=1, routed)           0.730     2.342    Yout[11]
    SLICE_X14Y96         FDRE                                         r  _151_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X14Y96         FDRE                                         r  _151_/C
                         clock pessimism              0.000     2.017    
                         clock uncertainty            0.035     2.052    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.010     2.062    _151_
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.281    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _159_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.986ns (70.458%)  route 1.671ns (29.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _181_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _035_/O
                         net (fo=29, routed)          1.717     5.309    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _159_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _159_/Q
                         net (fo=2, routed)           1.671     7.436    _007_[3]
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.966 r  _180_/O
                         net (fo=0)                   0.000    10.966    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _159_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.372ns (80.223%)  route 0.338ns (19.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _181_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _035_/O
                         net (fo=29, routed)          0.602     1.512    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _159_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _159_/Q
                         net (fo=2, routed)           0.338     1.991    _007_[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.221 r  _180_/O
                         net (fo=0)                   0.000     3.221    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _124_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 4.052ns (57.343%)  route 3.015ns (42.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X14Y98         FDRE                                         r  _124_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _124_/Q
                         net (fo=1, routed)           3.015     8.788    _015_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.323 r  _172_/O
                         net (fo=0)                   0.000    12.323    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _127_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 3.995ns (57.987%)  route 2.894ns (42.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X15Y96         FDRE                                         r  _127_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  _127_/Q
                         net (fo=1, routed)           2.894     8.605    _015_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    12.144 r  _175_/O
                         net (fo=0)                   0.000    12.144    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _126_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.786ns  (logic 4.056ns (59.777%)  route 2.729ns (40.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X14Y98         FDRE                                         r  _126_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _126_/Q
                         net (fo=1, routed)           2.729     8.503    _015_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.041 r  _174_/O
                         net (fo=0)                   0.000    12.041    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _125_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.767ns  (logic 4.002ns (59.139%)  route 2.765ns (40.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X15Y97         FDRE                                         r  _125_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _125_/Q
                         net (fo=1, routed)           2.765     8.477    _015_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    12.023 r  _173_/O
                         net (fo=0)                   0.000    12.023    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _128_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.388ns  (logic 4.054ns (63.457%)  route 2.334ns (36.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X14Y98         FDRE                                         r  _128_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _128_/Q
                         net (fo=1, routed)           2.334     8.108    _015_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.643 r  _176_/O
                         net (fo=0)                   0.000    11.643    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _130_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.233ns  (logic 4.053ns (65.030%)  route 2.180ns (34.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X14Y98         FDRE                                         r  _130_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _130_/Q
                         net (fo=1, routed)           2.180     7.953    _015_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.488 r  _178_/O
                         net (fo=0)                   0.000    11.488    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _131_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.155ns  (logic 3.988ns (64.795%)  route 2.167ns (35.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X15Y96         FDRE                                         r  _131_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  _131_/Q
                         net (fo=1, routed)           2.167     7.878    _015_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.410 r  _179_/O
                         net (fo=0)                   0.000    11.410    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _129_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.151ns  (logic 3.992ns (64.895%)  route 2.159ns (35.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _182_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _034_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X13Y99         FDRE                                         r  _129_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _129_/Q
                         net (fo=1, routed)           2.159     7.871    _015_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.406 r  _177_/O
                         net (fo=0)                   0.000    11.406    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _131_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.374ns (70.466%)  route 0.576ns (29.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X15Y96         FDRE                                         r  _131_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _131_/Q
                         net (fo=1, routed)           0.576     2.217    _015_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.450 r  _179_/O
                         net (fo=0)                   0.000     3.450    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _129_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.377ns (70.252%)  route 0.583ns (29.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X13Y99         FDRE                                         r  _129_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _129_/Q
                         net (fo=1, routed)           0.583     2.225    _015_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.462 r  _177_/O
                         net (fo=0)                   0.000     3.462    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _130_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.400ns (69.910%)  route 0.603ns (30.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X14Y98         FDRE                                         r  _130_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _130_/Q
                         net (fo=1, routed)           0.603     2.268    _015_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.504 r  _178_/O
                         net (fo=0)                   0.000     3.504    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _128_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.400ns (67.826%)  route 0.664ns (32.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X14Y98         FDRE                                         r  _128_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _128_/Q
                         net (fo=1, routed)           0.664     2.329    _015_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.566 r  _176_/O
                         net (fo=0)                   0.000     3.566    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _126_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.403ns (63.045%)  route 0.822ns (36.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X14Y98         FDRE                                         r  _126_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _126_/Q
                         net (fo=1, routed)           0.822     2.488    _015_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.727 r  _174_/O
                         net (fo=0)                   0.000     3.727    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _125_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.388ns (61.957%)  route 0.852ns (38.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X15Y97         FDRE                                         r  _125_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _125_/Q
                         net (fo=1, routed)           0.852     2.494    _015_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.741 r  _173_/O
                         net (fo=0)                   0.000     3.741    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _127_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.381ns (60.582%)  route 0.898ns (39.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X15Y96         FDRE                                         r  _127_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _127_/Q
                         net (fo=1, routed)           0.898     2.539    _015_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.779 r  _175_/O
                         net (fo=0)                   0.000     3.779    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _124_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.399ns (59.019%)  route 0.972ns (40.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _182_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _034_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X14Y98         FDRE                                         r  _124_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _124_/Q
                         net (fo=1, routed)           0.972     2.637    _015_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.872 r  _172_/O
                         net (fo=0)                   0.000     3.872    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _100_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.652ns (22.454%)  route 5.707ns (77.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _184_/O
                         net (fo=38, routed)          4.633     6.134    _017_[1]
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.152     6.286 r  _018_/O
                         net (fo=24, routed)          1.074     7.360    _000_
    SLICE_X14Y96         FDRE                                         r  _100_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _182_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _034_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X14Y96         FDRE                                         r  _100_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _103_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.652ns (22.454%)  route 5.707ns (77.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _184_/O
                         net (fo=38, routed)          4.633     6.134    _017_[1]
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.152     6.286 r  _018_/O
                         net (fo=24, routed)          1.074     7.360    _000_
    SLICE_X14Y96         FDRE                                         r  _103_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _182_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _034_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X14Y96         FDRE                                         r  _103_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _107_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.652ns (22.454%)  route 5.707ns (77.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _184_/O
                         net (fo=38, routed)          4.633     6.134    _017_[1]
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.152     6.286 r  _018_/O
                         net (fo=24, routed)          1.074     7.360    _000_
    SLICE_X14Y96         FDRE                                         r  _107_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _182_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _034_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X14Y96         FDRE                                         r  _107_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _146_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.652ns (22.454%)  route 5.707ns (77.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _184_/O
                         net (fo=38, routed)          4.633     6.134    _017_[1]
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.152     6.286 r  _018_/O
                         net (fo=24, routed)          1.074     7.360    _000_
    SLICE_X14Y96         FDRE                                         r  _146_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _182_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _034_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X14Y96         FDRE                                         r  _146_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _147_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.652ns (22.454%)  route 5.707ns (77.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _184_/O
                         net (fo=38, routed)          4.633     6.134    _017_[1]
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.152     6.286 r  _018_/O
                         net (fo=24, routed)          1.074     7.360    _000_
    SLICE_X14Y96         FDRE                                         r  _147_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _182_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _034_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X14Y96         FDRE                                         r  _147_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _150_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.652ns (22.454%)  route 5.707ns (77.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _184_/O
                         net (fo=38, routed)          4.633     6.134    _017_[1]
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.152     6.286 r  _018_/O
                         net (fo=24, routed)          1.074     7.360    _000_
    SLICE_X14Y96         FDRE                                         r  _150_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _182_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _034_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X14Y96         FDRE                                         r  _150_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _151_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.652ns (22.454%)  route 5.707ns (77.546%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _184_/O
                         net (fo=38, routed)          4.633     6.134    _017_[1]
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.152     6.286 r  _018_/O
                         net (fo=24, routed)          1.074     7.360    _000_
    SLICE_X14Y96         FDRE                                         r  _151_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _182_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _034_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X14Y96         FDRE                                         r  _151_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _101_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.220ns  (logic 1.652ns (22.889%)  route 5.567ns (77.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _184_/O
                         net (fo=38, routed)          4.633     6.134    _017_[1]
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.152     6.286 r  _018_/O
                         net (fo=24, routed)          0.934     7.220    _000_
    SLICE_X14Y97         FDRE                                         r  _101_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _182_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _034_/O
                         net (fo=96, routed)          1.525     4.953    _016_
    SLICE_X14Y97         FDRE                                         r  _101_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _106_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.220ns  (logic 1.652ns (22.889%)  route 5.567ns (77.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _184_/O
                         net (fo=38, routed)          4.633     6.134    _017_[1]
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.152     6.286 r  _018_/O
                         net (fo=24, routed)          0.934     7.220    _000_
    SLICE_X14Y97         FDRE                                         r  _106_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _182_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _034_/O
                         net (fo=96, routed)          1.525     4.953    _016_
    SLICE_X14Y97         FDRE                                         r  _106_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _141_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.220ns  (logic 1.652ns (22.889%)  route 5.567ns (77.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _184_/O
                         net (fo=38, routed)          4.633     6.134    _017_[1]
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.152     6.286 r  _018_/O
                         net (fo=24, routed)          0.934     7.220    _000_
    SLICE_X14Y97         FDRE                                         r  _141_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _182_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _034_/O
                         net (fo=96, routed)          1.525     4.953    _016_
    SLICE_X14Y97         FDRE                                         r  _141_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _071_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.282ns (22.228%)  route 0.985ns (77.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _167_/O
                         net (fo=4, routed)           0.985     1.267    _014_[3]
    SLICE_X13Y95         FDRE                                         r  _071_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X13Y95         FDRE                                         r  _071_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _068_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.291ns (22.918%)  route 0.978ns (77.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _164_/O
                         net (fo=4, routed)           0.978     1.269    _014_[0]
    SLICE_X13Y95         FDRE                                         r  _068_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X13Y95         FDRE                                         r  _068_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _074_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.270ns (21.002%)  route 1.014ns (78.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _170_/O
                         net (fo=4, routed)           1.014     1.284    _014_[6]
    SLICE_X13Y95         FDRE                                         r  _074_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X13Y95         FDRE                                         r  _074_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _137_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.267ns (20.729%)  route 1.021ns (79.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _169_/O
                         net (fo=4, routed)           1.021     1.288    _014_[5]
    SLICE_X13Y94         FDRE                                         r  _137_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X13Y94         FDRE                                         r  _137_/C

Slack:                    inf
  Source:                 Din_emu[6]
                            (input port)
  Destination:            _114_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.270ns (20.899%)  route 1.021ns (79.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Din_emu[6] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _170_/O
                         net (fo=4, routed)           1.021     1.290    _014_[6]
    SLICE_X12Y96         FDRE                                         r  _114_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y96         FDRE                                         r  _114_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _073_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.267ns (20.667%)  route 1.025ns (79.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _169_/O
                         net (fo=4, routed)           1.025     1.292    _014_[5]
    SLICE_X13Y95         FDRE                                         r  _073_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X13Y95         FDRE                                         r  _073_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _132_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.291ns (21.999%)  route 1.031ns (78.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _164_/O
                         net (fo=4, routed)           1.031     1.322    _014_[0]
    SLICE_X13Y94         FDRE                                         r  _132_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X13Y94         FDRE                                         r  _132_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _121_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.267ns (20.136%)  route 1.059ns (79.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _169_/O
                         net (fo=4, routed)           1.059     1.326    _014_[5]
    SLICE_X15Y95         FDRE                                         r  _121_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X15Y95         FDRE                                         r  _121_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _108_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.291ns (21.886%)  route 1.038ns (78.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _164_/O
                         net (fo=4, routed)           1.038     1.329    _014_[0]
    SLICE_X12Y96         FDRE                                         r  _108_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y96         FDRE                                         r  _108_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _116_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.291ns (21.832%)  route 1.041ns (78.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _164_/O
                         net (fo=4, routed)           1.041     1.332    _014_[0]
    SLICE_X15Y95         FDRE                                         r  _116_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _182_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _034_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X15Y95         FDRE                                         r  _116_/C





