# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do collectCoverage1495s.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work work 
# Modifying D:/modeltech64_2019.2/win64/modelsim.ini
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:04:44 on May 07,2022
# vlog -reportprogress 300 mux_4_1_wadden_buggy2.v "+cover=sbcet" -coveropt 1 
# -- Compiling module mux_4to1_case
# ** Warning: mux_4_1_wadden_buggy2.v(12): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: mux_4_1_wadden_buggy2.v(13): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: mux_4_1_wadden_buggy2.v(14): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: mux_4_1_wadden_buggy2.v(15): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	mux_4to1_case
# End time: 16:04:44 on May 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:04:44 on May 07,2022
# vlog -reportprogress 300 mux_4_1_tb.v "+cover=sbcet" -coveropt 1 
# -- Compiling module tb_4to1_mux
# 
# Top level modules:
# 	tb_4to1_mux
# End time: 16:04:44 on May 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -coverage tb_4to1_mux 
# Start time: 16:04:44 on May 07,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_4to1_mux(fast)
# [0] sel=0x0 a=0x1 b=0x2 c=0x4 d=0x8 out=0x1
# [100] sel=0x1 a=0x1 b=0x2 c=0x4 d=0x8 out=0x2
# [200] sel=0x2 a=0x1 b=0x2 c=0x4 d=0x8 out=0x2
# [300] sel=0x3 a=0x1 b=0x2 c=0x4 d=0x8 out=0x2
# [400] sel=0x0 a=0x8 b=0x4 c=0x2 d=0x1 out=0x8
# [500] sel=0x1 a=0x8 b=0x4 c=0x2 d=0x1 out=0x4
# [600] sel=0x2 a=0x8 b=0x4 c=0x2 d=0x1 out=0x4
# [700] sel=0x3 a=0x8 b=0x4 c=0x2 d=0x1 out=0x4
# End time: 16:04:49 on May 07,2022, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
