# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->SCAN_CLK(R)	0.154    -0.106/*        -0.054/*        FIFO/RD/rempty_reg/SN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/RD/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/RD/\rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/RD/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/RD/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/RD/\r_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/RD/\r_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/RD/\r_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_RX/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_RX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_RX/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_RX/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_RX/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_RX/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_RX/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_RX/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_RX/flag_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_RX/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT6/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\i_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\i_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\i_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT5/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT4/expected_parity_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT3/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT2/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT2/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT2/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/\COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/\COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/\COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/SER_DONE_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/\S_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/\S_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/\S_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/\S_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/\S_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/\S_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/\S_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         TX/DUT1/SER_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT3/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT3/\majority_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT3/\majority_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT2/\edge_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT2/\edge_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT2/\edge_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_TX/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_TX/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_TX/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_TX/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_TX/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_TX/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_TX/flag_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_TX/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT2/\edge_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT2/\edge_cnt_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT2/\bit_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT2/\bit_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT2/\bit_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT2/\bit_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_TX/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         clock_divider_TX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         pulse_gen/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         RX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.030    0.017/*         0.070/*         pulse_gen/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.028    0.019/*         0.072/*         RX/DUT7/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.028    0.019/*         0.072/*         RX/DUT4/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.028    0.019/*         0.072/*         RX/DUT1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.028    0.019/*         0.072/*         FIFO/RD/\r_binary_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.103/*         0.059/*         clock_divider_RX/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.103/*         0.059/*         clock_divider_TX/flag_reg/SI    1
@(R)->REF_CLK(R)	0.028    0.103/*         0.072/*         RSTSYNC1/\sync_reg_reg[0] /RN    1
@(R)->UART_CLK(R)	0.028    0.103/*         0.072/*         RSTSYNC2/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.105/*         0.059/*         RX/DUT1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.105/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.105/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.105/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /D    1
@(R)->REF_CLK(R)	0.024    0.107/*         0.076/*         RSTSYNC1/\sync_reg_reg[1] /RN    1
@(R)->UART_CLK(R)	0.024    0.107/*         0.076/*         RSTSYNC2/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.108/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.108/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.109/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.109/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.109/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.110/*         0.056/*         RSTSYNC1/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.110/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /D    1
ALU_CLK(R)->REF_CLK(R)	0.047    0.110/*         0.053/*         U_system_control/\store_ALU_OUT_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.110/*         0.053/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.110/*         0.053/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.112/*         0.053/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.047    0.112/*         0.053/*         U_system_control/\store_ALU_OUT_reg[12] /D    1
ALU_CLK(R)->REF_CLK(R)	0.047    0.112/*         0.053/*         U_system_control/\store_ALU_OUT_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.112/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.047    0.112/*         0.053/*         U_system_control/\store_ALU_OUT_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.113/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.113/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.113/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.047    0.113/*         0.053/*         U_system_control/\store_ALU_OUT_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.053    0.113/*         0.047/*         FIFO/RD/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.113/*         0.053/*         Data_sync/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.114/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.114/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.115/*         0.057/*         RSTSYNC2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.115/*         0.060/*         FIFO/WR/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.115/*         0.060/*         FIFO/RD/\rptr_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.116/*         0.060/*         ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.116/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.116/*         0.060/*         FIFO/WR/\wptr_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.116/*         0.060/*         ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.117/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.117/*         0.053/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.047    0.117/*         0.053/*         U_system_control/\store_ALU_OUT_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.117/*         0.063/*         RSTSYNC1/\sync_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.117/*         0.060/*         ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.117/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.117/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.117/*         0.060/*         U_system_control/\store_ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.117/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.118/*         0.060/*         Data_sync/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.119/*         0.060/*         U_system_control/\store_ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.119/*         0.060/*         FIFO/WR/\wptr_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.119/*         0.060/*         ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.119/*         0.060/*         FIFO/RD/\rptr_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.119/*         0.060/*         ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.119/*         0.060/*         U_system_control/\store_ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.119/*         0.060/*         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.047    0.119/*         0.054/*         U_system_control/\store_ALU_OUT_reg[8] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.119/*         0.060/*         ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.120/*         0.060/*         U_system_control/\store_ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.120/*         0.060/*         Data_sync/\sync_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.120/*         0.060/*         ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.121/*         0.060/*         FIFO/WR/\w_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.121/*         0.060/*         FIFO/RD/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.122/*         0.060/*         U_system_control/\store_ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.122/*         0.060/*         ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.122/*         0.064/*         RSTSYNC2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.122/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.123/*         0.060/*         ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.124/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.046    0.124/*         0.054/*         U_system_control/\store_ALU_OUT_reg[15] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.124/*         0.060/*         ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.124/*         0.060/*         FIFO/WR/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.124/*         0.060/*         pulse_gen/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.125/*         0.060/*         U_system_control/\store_ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.125/*         0.060/*         RX/DUT3/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.125/*         0.060/*         FIFO/MEM/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.126/*         0.060/*         REGISTER/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.126/*         0.060/*         FIFO/MEM/\Reg_File_reg[3][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.126/*         0.060/*         ALU/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.126/*         0.060/*         FIFO/MEM/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.126/*         0.060/*         REGISTER/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.127/*         0.060/*         U_system_control/\store_ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.127/*         0.060/*         FIFO/MEM/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.127/*         0.060/*         REGISTER/\Reg_File_reg[15][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.127/*         0.060/*         ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.127/*         0.060/*         TX/DUT1/\S_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.127/*         0.060/*         FIFO/MEM/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.127/*         0.060/*         REGISTER/\Reg_File_reg[15][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.127/*         0.060/*         ALU/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.127/*         0.060/*         REGISTER/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.127/*         0.060/*         REGISTER/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.127/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.128/*         0.060/*         REGISTER/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.128/*         0.060/*         U_system_control/\storeadd_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.128/*         0.060/*         FIFO/MEM/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.128/*         0.060/*         REGISTER/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.128/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.128/*         0.060/*         REGISTER/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.128/*         0.060/*         REGISTER/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.128/*         0.060/*         FIFO/MEM/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.128/*         0.061/*         REGISTER/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.128/*         0.061/*         REGISTER/\Reg_File_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.128/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.128/*         0.061/*         RX/DUT4/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.128/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         REGISTER/\Reg_File_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         REGISTER/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         TX/DUT1/\S_DATA_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.039    0.129/*         0.061/*         ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         REGISTER/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         REGISTER/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         REGISTER/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         REGISTER/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         TX/DUT1/\S_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         REGISTER/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         REGISTER/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         REGISTER/\Reg_File_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         TX/DUT1/\S_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         REGISTER/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         TX/DUT1/\S_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         REGISTER/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         REGISTER/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         REGISTER/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.130/*         0.063/*         U_system_control/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.039    0.130/*         0.061/*         ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.130/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         REGISTER/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         REGISTER/\Reg_File_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         REGISTER/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         REGISTER/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         REGISTER/\Reg_File_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         REGISTER/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         REGISTER/\Reg_File_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         TX/DUT1/SER_DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         TX/DUT1/\S_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         REGISTER/\Reg_File_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         REGISTER/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.131/*         0.061/*         REGISTER/\Reg_File_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         REGISTER/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         REGISTER/\Reg_File_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.032    0.132/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         REGISTER/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         REGISTER/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         REGISTER/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.032    0.132/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         REGISTER/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.132/*         0.061/*         REGISTER/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         REGISTER/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         REGISTER/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         clock_divider_TX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         RSTSYNC1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         REGISTER/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.032    0.133/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         REGISTER/\Reg_File_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         REGISTER/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         REGISTER/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         clock_divider_RX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         REGISTER/\Reg_File_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         REGISTER/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         REGISTER/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         REGISTER/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.133/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         clock_divider_RX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         REGISTER/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.134/*         0.055/*         U_system_control/\storeadd_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         REGISTER/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         REGISTER/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         REGISTER/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         REGISTER/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         REGISTER/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         REGISTER/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         REGISTER/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         REGISTER/\Reg_File_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         REGISTER/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.134/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         REGISTER/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         REGISTER/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         clock_divider_TX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         REGISTER/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         REGISTER/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         REGISTER/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         REGISTER/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.135/*         0.061/*         REGISTER/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         REGISTER/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         REGISTER/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         REGISTER/\Reg_File_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         REGISTER/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         REGISTER/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         U_system_control/RX_D_VLD_delayed_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.032    0.136/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         REGISTER/\Reg_File_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         FIFO/RD/\r_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         REGISTER/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.136/*         0.061/*         REGISTER/\Reg_File_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.137/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.137/*         0.061/*         REGISTER/\Reg_File_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.032    0.137/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.137/*         0.061/*         REGISTER/\Reg_File_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.137/*         0.061/*         REGISTER/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.137/*         0.061/*         TX/DUT2/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.137/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.137/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.138/*         0.061/*         REGISTER/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.138/*         0.061/*         REGISTER/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.138/*         0.061/*         REGISTER/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.138/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.138/*         0.061/*         REGISTER/\Reg_File_reg[9][6] /SI    1
UART_CLK(R)->UART_CLK(R)	0.046    0.138/*         0.054/*         clock_divider_TX/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.138/*         0.061/*         Data_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.138/*         0.061/*         REGISTER/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.138/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.138/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.138/*         0.061/*         REGISTER/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.139/*         0.061/*         REGISTER/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.139/*         0.061/*         REGISTER/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.139/*         0.061/*         REGISTER/\Reg_File_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.139/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.139/*         0.061/*         RX/DUT3/\majority_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.140/*         0.061/*         REGISTER/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.140/*         0.061/*         REGISTER/\Reg_File_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.140/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.140/*         0.061/*         RX/DUT5/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.140/*         0.061/*         Data_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.140/*         0.061/*         REGISTER/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.140/*         0.061/*         REGISTER/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.140/*         0.062/*         clock_divider_TX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.141/*         0.062/*         REGISTER/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.141/*         0.062/*         FIFO/MEM/\Reg_File_reg[0][6] /SI    1
UART_CLK(R)->UART_CLK(R)	0.046    0.141/*         0.054/*         clock_divider_RX/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.141/*         0.062/*         clock_divider_RX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.141/*         0.062/*         FIFO/MEM/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.142/*         0.062/*         FIFO/MEM/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.142/*         0.062/*         REGISTER/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.142/*         0.062/*         REGISTER/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.142/*         0.062/*         REGISTER/\Reg_File_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.031    0.142/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.143/*         0.062/*         FIFO/MEM/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.143/*         0.062/*         RX/DUT5/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.144/*         0.056/*         U_system_control/\storeadd_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.144/*         0.062/*         REGISTER/\Reg_File_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.145/*         0.062/*         REGISTER/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.145/*         0.062/*         REGISTER/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.145/*         0.062/*         RX/DUT5/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.145/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.145/*         0.062/*         RX/DUT5/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.145/*         0.062/*         clock_divider_TX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.146/*         0.062/*         clock_divider_TX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.146/*         0.062/*         clock_divider_RX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.146/*         0.062/*         REGISTER/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.146/*         0.062/*         RX/DUT5/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.146/*         0.062/*         clock_divider_TX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.146/*         0.062/*         RX/DUT2/\edge_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.031    0.147/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.147/*         0.062/*         REGISTER/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.148/*         0.057/*         U_system_control/\storeadd_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.148/*         0.062/*         Data_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.148/*         0.062/*         RX/DUT5/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.149/*         0.062/*         REGISTER/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.149/*         0.062/*         REGISTER/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.149/*         0.062/*         clock_divider_RX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.051    0.149/*         0.049/*         REGISTER/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.149/*         0.062/*         Data_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.150/*         0.062/*         RX/DUT2/\bit_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.150/*         0.062/*         FIFO/RD/\r_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.150/*         0.062/*         clock_divider_TX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.152/*         0.057/*         pulse_gen/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.152/*         0.062/*         TX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.152/*         0.062/*         clock_divider_RX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.152/*         0.062/*         RX/DUT5/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.152/*         0.062/*         clock_divider_RX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.153/*         0.062/*         clock_divider_TX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.153/*         0.062/*         Data_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.154/*         0.063/*         TX/DUT1/\S_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.155/*         0.062/*         FIFO/RD/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.157/*         0.063/*         U_system_control/\storeadd_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.158/*         0.063/*         RX/DUT7/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.042    0.159/*         0.058/*         Data_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.161/*         0.063/*         RX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.163/*         0.063/*         REGISTER/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.164/*         0.063/*         U_system_control/\storeadd_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.164/*         0.063/*         REGISTER/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.165/*         0.063/*         pulse_gen/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.165/*         0.063/*         FIFO/MEM/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.166/*         0.063/*         RSTSYNC2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.167/*         0.064/*         FIFO/WR/\w_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.167/*         0.064/*         REGISTER/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.168/*         0.064/*         TX/DUT2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.168/*         0.062/*         REGISTER/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.169/*         0.064/*         RX/DUT5/\i_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.170/*         0.064/*         TX/DUT1/\COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.172/*         0.064/*         U_system_control/\storeadd_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.174/*         0.064/*         Data_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.176/*         0.064/*         REGISTER/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.177/*         0.052/*         REGISTER/\Reg_File_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.177/*         0.064/*         REGISTER/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.177/*         0.052/*         REGISTER/\Reg_File_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         REGISTER/\Reg_File_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.179/*         0.065/*         RX/DUT4/expected_parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         REGISTER/\Reg_File_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         RX/DUT3/\majority_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.180/*         0.053/*         FIFO/MEM/\Reg_File_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         REGISTER/\Reg_File_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         REGISTER/\Reg_File_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         REGISTER/\Reg_File_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         REGISTER/\Reg_File_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         REGISTER/\Reg_File_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         REGISTER/\Reg_File_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         REGISTER/\Reg_File_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         REGISTER/\Reg_File_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         REGISTER/\Reg_File_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.181/*         0.053/*         REGISTER/\Reg_File_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         REGISTER/\Reg_File_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         REGISTER/\Reg_File_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         REGISTER/\Reg_File_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         REGISTER/\Reg_File_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         RX/DUT4/expected_parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         REGISTER/\Reg_File_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         REGISTER/\Reg_File_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         REGISTER/\Reg_File_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.182/*         0.053/*         FIFO/MEM/\Reg_File_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         REGISTER/\Reg_File_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         REGISTER/\Reg_File_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.182/*         0.053/*         FIFO/MEM/\Reg_File_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         REGISTER/\Reg_File_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         REGISTER/\Reg_File_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         REGISTER/\Reg_File_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         REGISTER/\Reg_File_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.183/*         0.053/*         REGISTER/\Reg_File_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.183/*         0.053/*         REGISTER/\Reg_File_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.183/*         0.053/*         FIFO/MEM/\Reg_File_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.183/*         0.065/*         REGISTER/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.183/*         0.053/*         REGISTER/\Reg_File_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.183/*         0.053/*         REGISTER/\Reg_File_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         REGISTER/\Reg_File_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.183/*         0.053/*         FIFO/MEM/\Reg_File_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.184/*         0.053/*         FIFO/MEM/\Reg_File_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.184/*         0.053/*         FIFO/MEM/\Reg_File_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.184/*         0.053/*         FIFO/MEM/\Reg_File_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.184/*         0.053/*         REGISTER/\Reg_File_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.184/*         0.053/*         FIFO/MEM/\Reg_File_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         REGISTER/\Reg_File_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         REGISTER/\Reg_File_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         REGISTER/\Reg_File_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         REGISTER/\Reg_File_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         REGISTER/\Reg_File_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         REGISTER/\Reg_File_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         REGISTER/\Reg_File_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.186/*         0.053/*         REGISTER/\Reg_File_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         REGISTER/\Reg_File_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         REGISTER/\Reg_File_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         REGISTER/\Reg_File_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.186/*         0.053/*         REGISTER/\Reg_File_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.186/*         0.053/*         REGISTER/\Reg_File_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         REGISTER/\Reg_File_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         TX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.187/*         0.052/*         REGISTER/\Reg_File_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.187/*         0.052/*         REGISTER/\Reg_File_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.187/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.187/*         0.053/*         FIFO/MEM/\Reg_File_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.187/*         0.053/*         FIFO/MEM/\Reg_File_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.187/*         0.053/*         FIFO/MEM/\Reg_File_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.187/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.187/*         0.053/*         REGISTER/\Reg_File_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.187/*         0.052/*         TX/DUT1/\S_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.187/*         0.052/*         REGISTER/\Reg_File_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.187/*         0.052/*         REGISTER/\Reg_File_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.187/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.187/*         0.052/*         REGISTER/\Reg_File_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.187/*         0.053/*         REGISTER/\Reg_File_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         REGISTER/\Reg_File_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.188/*         0.053/*         FIFO/MEM/\Reg_File_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         REGISTER/\Reg_File_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         REGISTER/\Reg_File_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.016    */0.188         */0.084         TX/DUT1/\COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         REGISTER/\Reg_File_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         Data_sync/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         REGISTER/\Reg_File_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.188/*         0.053/*         FIFO/MEM/\Reg_File_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         REGISTER/\Reg_File_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.188/*         0.053/*         FIFO/MEM/\Reg_File_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         REGISTER/\Reg_File_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.188/*         0.053/*         FIFO/MEM/\Reg_File_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.189/*         0.062/*         U_system_control/\storeadd_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         REGISTER/\Reg_File_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         REGISTER/\Reg_File_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         REGISTER/\Reg_File_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         TX/DUT1/\S_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.189/*         0.053/*         FIFO/MEM/\Reg_File_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.190/*         0.052/*         REGISTER/\Reg_File_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.190/*         0.052/*         RX/DUT5/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.190/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.190/*         0.053/*         REGISTER/\Reg_File_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.190/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.190/*         0.053/*         FIFO/MEM/\Reg_File_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.190/*         0.052/*         TX/DUT1/\S_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.191/*         0.053/*         FIFO/MEM/\Reg_File_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.191/*         0.052/*         REGISTER/\Reg_File_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.191/*         0.053/*         REGISTER/\Reg_File_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.017    */0.191         */0.083         TX/DUT2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.191/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.191/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.191/*         0.052/*         TX/DUT1/\S_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.191/*         0.052/*         Data_sync/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.192/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.192/*         0.053/*         REGISTER/\Reg_File_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.192/*         0.061/*         TX/DUT1/SER_DATA_reg/SI    1
REF_CLK(R)->REF_CLK(R)	0.048    0.192/*         0.052/*         Data_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.192/*         0.052/*         REGISTER/\Reg_File_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.193/*         0.053/*         REGISTER/\Reg_File_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.193/*         0.066/*         Data_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.193/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.193/*         0.052/*         Data_sync/\sync_bus_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.047    0.194/*         0.053/*         TX/DUT1/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.194/*         0.052/*         REGISTER/\Reg_File_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.194/*         0.066/*         RX/DUT3/\majority_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.194/*         0.052/*         REGISTER/\Reg_File_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.194/*         0.066/*         REGISTER/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.194/*         0.066/*         FIFO/WR/\w_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.194/*         0.052/*         TX/DUT1/\S_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.194/*         0.053/*         REGISTER/\Reg_File_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.195/*         0.052/*         Data_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.195/*         0.052/*         Data_sync/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.195/*         0.052/*         REGISTER/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.196/*         0.053/*         REGISTER/\Reg_File_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.196/*         0.052/*         REGISTER/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.197/*         0.052/*         RX/DUT5/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.197/*         0.052/*         TX/DUT1/\S_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.197/*         0.052/*         RX/DUT5/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.198/*         0.052/*         RX/DUT5/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.198/*         0.053/*         FIFO/MEM/\Reg_File_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.199/*         0.052/*         Data_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.199/*         0.052/*         RX/DUT5/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.199/*         0.052/*         REGISTER/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.200/*         0.053/*         RX/DUT5/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.200/*         0.062/*         U_system_control/RX_D_VLD_delayed_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.200/*         0.053/*         FIFO/MEM/\Reg_File_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.200/*         0.052/*         REGISTER/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.201/*         0.066/*         Data_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.201/*         0.052/*         REGISTER/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.201/*         0.053/*         RX/DUT3/\majority_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.202/*         0.054/*         RX/DUT4/par_err_reg/D    1
@(R)->SCAN_CLK(R)	0.166    0.202/*         -0.066/*        REGISTER/\Reg_File_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.203/*         0.066/*         clock_divider_RX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.203/*         0.066/*         Data_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.204/*         0.052/*         REGISTER/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.204/*         0.052/*         RX/DUT5/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.206/*         0.056/*         TX/DUT1/\COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.014    */0.207         */0.086         TX/DUT1/\COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.207/*         0.052/*         TX/DUT1/SER_DONE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.208/*         0.052/*         REGISTER/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.208/*         0.066/*         RX/DUT2/\edge_cnt_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.209/*         0.066/*         RX/DUT2/\edge_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.013    */0.210         */0.087         FIFO/RD/\r_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.013    */0.210         */0.087         FIFO/RD/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.211/*         0.066/*         FIFO/WR/\w_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.211/*         0.052/*         REGISTER/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.212/*         0.053/*         Data_sync/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.212/*         0.052/*         TX/DUT2/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.212/*         0.066/*         RX/DUT2/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.213/*         0.062/*         TX/DUT1/\COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.213/*         0.066/*         FIFO/WR/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.215/*         0.052/*         REGISTER/\Reg_File_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.215/*         0.052/*         REGISTER/\Reg_File_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.216/*         0.052/*         REGISTER/\Reg_File_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.216/*         0.061/*         clock_divider_TX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.016    */0.217         */0.084         RX/DUT5/\i_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.217/*         0.052/*         TX/DUT1/\S_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.010    */0.218         */0.090         FIFO/WR/\w_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.010    */0.218         */0.090         FIFO/WR/\wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.219/*         0.053/*         REGISTER/\Reg_File_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.220/*         0.052/*         RX/DUT6/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.050    0.220/*         0.050/*         REGISTER/\Reg_File_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.221/*         0.062/*         clock_divider_RX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.221/*         0.052/*         RX/DUT5/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.222/*         0.061/*         TX/DUT2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.222/*         0.060/*         RX/DUT2/\bit_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.224/*         0.052/*         REGISTER/\Reg_File_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.225/*         0.052/*         RX/DUT3/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.226/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.227/*         0.052/*         REGISTER/\Reg_File_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.227/*         0.060/*         RX/DUT2/\bit_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.228/*         0.054/*         clock_divider_TX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.228/*         0.054/*         clock_divider_RX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.017    */0.228         */0.083         RX/DUT2/\bit_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.229/*         0.062/*         TX/DUT1/\COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.229/*         0.066/*         REGISTER/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.229/*         0.065/*         REGISTER/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.230/*         0.052/*         RX/DUT5/\i_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.233/*         0.052/*         TX/DUT2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.234/*         0.052/*         REGISTER/\Reg_File_reg[3][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.046    0.235/*         0.054/*         RX/DUT2/\bit_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.015    */0.235         */0.085         RX/DUT7/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.042    0.235/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.237/*         0.064/*         REGISTER/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.042    0.238/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.238/*         0.064/*         REGISTER/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.042    0.239/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.239/*         0.059/*         FIFO/WR/wfull_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.042    0.239/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.239/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.239/*         0.055/*         RX/DUT2/\bit_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.241/*         0.064/*         RX/DUT2/\edge_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.241/*         0.053/*         FIFO/RD/\r_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.241/*         0.063/*         RX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.053    0.241/*         0.047/*         REGISTER/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.242/*         0.054/*         pulse_gen/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.013   */0.242         */0.113         RX/DUT6/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.245/*         0.055/*         RX/DUT5/\i_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.246/*         0.053/*         REGISTER/\Reg_File_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.042    0.246/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.042    0.247/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.018    */0.248         */0.082         clock_divider_RX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.013    */0.255         */0.087         FIFO/WR/\w_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.255/*         0.062/*         RX/DUT5/\i_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.256/*         0.063/*         REGISTER/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.256/*         0.064/*         REGISTER/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.000   */0.257         */0.100         FIFO/RD/rempty_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.260/*         0.054/*         clock_divider_RX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.263/*         0.063/*         REGISTER/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.264/*         0.063/*         REGISTER/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.264/*         0.063/*         REGISTER/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.264/*         0.054/*         clock_divider_RX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.265/*         0.054/*         clock_divider_TX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.267/*         0.053/*         RX/DUT2/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.267/*         0.053/*         FIFO/RD/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.267/*         0.054/*         clock_divider_TX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.269/*         0.054/*         clock_divider_TX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.269/*         0.063/*         REGISTER/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.270/*         0.054/*         clock_divider_TX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.270/*         0.063/*         REGISTER/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.270/*         0.054/*         clock_divider_RX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.270/*         0.054/*         clock_divider_TX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.271/*         0.062/*         REGISTER/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.271/*         0.053/*         RX/DUT2/\edge_cnt_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.272/*         0.054/*         clock_divider_RX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.272/*         0.054/*         clock_divider_RX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.273/*         0.054/*         clock_divider_TX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.273/*         0.062/*         RX/DUT5/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.056    0.273/*         0.044/*         REGISTER/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.273/*         0.064/*         RX/DUT5/\i_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.273/*         0.060/*         U_system_control/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.273/*         0.054/*         clock_divider_RX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.018    */0.274         */0.082         clock_divider_TX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.275/*         0.052/*         REGISTER/\Reg_File_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.276/*         0.054/*         clock_divider_TX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.050    0.276/*         0.050/*         REGISTER/\Reg_File_reg[2][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.277/*         0.052/*         RX/DUT1/\current_state_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.018    */0.279         */0.082         RX/DUT2/\bit_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.280/*         0.062/*         REGISTER/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.284/*         0.062/*         FIFO/RD/\r_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.285/*         0.062/*         FIFO/RD/\r_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.285/*         0.054/*         FIFO/WR/\wptr_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.017    */0.285         */0.083         RX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.286/*         0.052/*         REGISTER/\Reg_File_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.016    */0.286         */0.084         Data_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.287/*         0.053/*         REGISTER/\Reg_File_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.289/*         0.054/*         clock_divider_RX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.291/*         0.061/*         REGISTER/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.293/*         0.054/*         U_system_control/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.293/*         0.062/*         REGISTER/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.294/*         0.053/*         RX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.294/*         0.052/*         U_system_control/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.295/*         0.053/*         FIFO/WR/\w_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.300/*         0.061/*         REGISTER/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.302/*         0.052/*         REGISTER/\Reg_File_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.303/*         0.061/*         REGISTER/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.303/*         0.061/*         REGISTER/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.303/*         0.052/*         REGISTER/\Reg_File_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.305/*         0.061/*         REGISTER/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.305/*         0.061/*         REGISTER/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.306/*         0.052/*         REGISTER/\Reg_File_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.308/*         0.062/*         U_system_control/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.010    */0.309         */0.090         Data_sync/enable_pulse_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.310/*         0.052/*         REGISTER/\Reg_File_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.311/*         0.056/*         FIFO/RD/\r_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.311/*         0.053/*         FIFO/WR/\wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.312/*         0.052/*         REGISTER/\Reg_File_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.313/*         0.052/*         REGISTER/\Reg_File_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.313/*         0.052/*         REGISTER/\Reg_File_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.316/*         0.054/*         REGISTER/\Reg_File_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.319/*         0.060/*         REGISTER/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.321/*         0.053/*         REGISTER/\Reg_File_reg[1][0] /D    1
@(R)->SCAN_CLK(R)	0.041    0.324/*         0.059/*         REGISTER/\Reg_File_reg[6][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.324/*         0.053/*         REGISTER/\Reg_File_reg[1][6] /D    1
@(R)->SCAN_CLK(R)	0.041    0.325/*         0.059/*         REGISTER/\Reg_File_reg[3][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.325/*         0.059/*         FIFO/RD/\r_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.326/*         0.053/*         RX/DUT2/\edge_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.017    */0.326         */0.083         RX/DUT2/\edge_cnt_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.041    0.327/*         0.059/*         REGISTER/\Reg_File_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.327/*         0.059/*         REGISTER/\Reg_File_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.328/*         0.059/*         REGISTER/\Reg_File_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.328/*         0.059/*         REGISTER/\Reg_File_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.328/*         0.059/*         REGISTER/\Reg_File_reg[2][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.018    */0.328         */0.082         RX/DUT2/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.329/*         0.054/*         FIFO/WR/\w_binary_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.041    0.329/*         0.059/*         REGISTER/\Reg_File_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.329/*         0.059/*         REGISTER/\Reg_File_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.329/*         0.059/*         REGISTER/\Reg_File_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.329/*         0.059/*         REGISTER/\Reg_File_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.330/*         0.059/*         REGISTER/\Reg_File_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.332/*         0.059/*         REGISTER/\Reg_File_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.333/*         0.059/*         REGISTER/\Reg_File_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.333/*         0.059/*         REGISTER/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	0.147    */0.333         */-0.047        CLK_GATE/U0_TLATNCAX12M/E    1
@(R)->SCAN_CLK(R)	0.041    0.333/*         0.059/*         REGISTER/\Reg_File_reg[3][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.334/*         0.053/*         REGISTER/\Reg_File_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.334/*         0.052/*         U_system_control/\current_state_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.041    0.334/*         0.059/*         REGISTER/\Reg_File_reg[6][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.336/*         0.052/*         REGISTER/\Reg_File_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.338/*         0.053/*         FIFO/RD/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.339/*         0.052/*         REGISTER/\Reg_File_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.050    0.343/*         0.050/*         REGISTER/\Reg_File_reg[2][7] /D    1
@(R)->SCAN_CLK(R)	0.041    0.343/*         0.059/*         U_system_control/RX_D_VLD_delayed_reg/RN    1
@(R)->SCAN_CLK(R)	0.041    0.343/*         0.059/*         U_system_control/\current_state_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.344/*         0.052/*         REGISTER/\Reg_File_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.345/*         0.059/*         U_system_control/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.347/*         0.052/*         REGISTER/\Reg_File_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.347/*         0.052/*         REGISTER/\Reg_File_reg[0][4] /D    1
@(R)->SCAN_CLK(R)	0.041    0.347/*         0.059/*         U_system_control/\store_ALU_OUT_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.348/*         0.059/*         U_system_control/\store_ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	0.041    0.349/*         0.059/*         ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	0.041    0.349/*         0.059/*         ALU/\ALU_OUT_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.349/*         0.052/*         REGISTER/\Reg_File_reg[0][6] /D    1
@(R)->SCAN_CLK(R)	0.041    0.350/*         0.059/*         U_system_control/\current_state_reg[1] /RN    1
@(R)->ALU_CLK(R)	0.041    0.350/*         0.059/*         ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	0.041    0.350/*         0.059/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	0.041    0.350/*         0.059/*         ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	0.041    0.350/*         0.059/*         ALU/\ALU_OUT_reg[8] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.350/*         0.052/*         U_system_control/\current_state_reg[2] /D    1
@(R)->ALU_CLK(R)	0.041    0.350/*         0.059/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	0.041    0.350/*         0.059/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	0.041    0.350/*         0.059/*         ALU/\ALU_OUT_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.350/*         0.052/*         REGISTER/\Reg_File_reg[0][1] /D    1
@(R)->SCAN_CLK(R)	0.033    0.353/*         0.067/*         U_system_control/\TX_P_DATA_store_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.033    0.354/*         0.067/*         U_system_control/\TX_P_DATA_store_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.033    0.355/*         0.067/*         U_system_control/\TX_P_DATA_store_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.040   */0.358         */0.140         U_system_control/\store_ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.365/*         0.052/*         REGISTER/\Reg_File_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.371/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.389/*         0.053/*         FIFO/WR/\wptr_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	0.014    */0.391         */0.086         ALU/\ALU_OUT_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.403/*         0.054/*         FIFO/RD/\rptr_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.013    */0.412         */0.087         ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	0.013    */0.429         */0.087         ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	0.046    0.429/*         0.054/*         ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	0.045    0.443/*         0.055/*         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.045    0.456/*         0.055/*         ALU/OUT_VALID_reg/D    1
REF_CLK(R)->ALU_CLK(R)	0.046    0.458/*         0.054/*         ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	0.046    0.461/*         0.054/*         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	0.046    0.463/*         0.054/*         ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	0.045    0.465/*         0.055/*         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	0.017    */0.521         */0.083         ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	0.017    */0.521         */0.083         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	0.017    */0.523         */0.083         ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	0.017    */0.523         */0.083         ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	0.017    */0.524         */0.083         ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	0.017    */0.525         */0.083         ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	0.016    */0.528         */0.084         ALU/\ALU_OUT_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.011    */0.542         */0.089         REGISTER/RdData_Valid_reg/D    1
@(R)->SCAN_CLK(R)	0.164    0.811/*         -0.064/*        REGISTER/\Reg_File_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.164    0.812/*         -0.064/*        REGISTER/\Reg_File_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	0.039    0.909/*         0.061/*         REGISTER/\Reg_File_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.915/*         0.062/*         REGISTER/\Reg_File_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.917/*         0.061/*         REGISTER/\Reg_File_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.917/*         0.061/*         REGISTER/\Reg_File_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.919/*         0.061/*         REGISTER/\Reg_File_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.920/*         0.061/*         REGISTER/\Reg_File_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.920/*         0.061/*         REGISTER/\Reg_File_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.921/*         0.061/*         REGISTER/\Reg_File_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.921/*         0.061/*         REGISTER/\Reg_File_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.922/*         0.061/*         REGISTER/\Reg_File_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.922/*         0.061/*         REGISTER/\Reg_File_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.922/*         0.061/*         REGISTER/\Reg_File_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.922/*         0.061/*         REGISTER/\Reg_File_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.924/*         0.061/*         REGISTER/\Reg_File_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.924/*         0.061/*         REGISTER/\Reg_File_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.927/*         0.061/*         REGISTER/\Reg_File_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.928/*         0.060/*         REGISTER/\Reg_File_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.930/*         0.060/*         REGISTER/\Reg_File_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.931/*         0.061/*         REGISTER/\Reg_File_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.932/*         0.061/*         REGISTER/\Reg_File_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.932/*         0.061/*         REGISTER/\Reg_File_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.932/*         0.060/*         REGISTER/\Reg_File_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.932/*         0.060/*         REGISTER/\Reg_File_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.932/*         0.061/*         REGISTER/\Reg_File_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.932/*         0.061/*         REGISTER/\Reg_File_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.933/*         0.061/*         REGISTER/\Reg_File_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.933/*         0.060/*         REGISTER/\Reg_File_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.933/*         0.061/*         REGISTER/\Reg_File_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.935/*         0.060/*         REGISTER/\Reg_File_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.935/*         0.060/*         REGISTER/\Reg_File_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.935/*         0.060/*         REGISTER/\Reg_File_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.936/*         0.060/*         REGISTER/\Reg_File_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.936/*         0.060/*         REGISTER/\Reg_File_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.937/*         0.060/*         REGISTER/\Reg_File_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.937/*         0.060/*         REGISTER/\Reg_File_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.937/*         0.060/*         REGISTER/\Reg_File_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.937/*         0.060/*         REGISTER/\Reg_File_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.937/*         0.060/*         REGISTER/\Reg_File_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.937/*         0.060/*         REGISTER/\Reg_File_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.937/*         0.060/*         REGISTER/\Reg_File_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.937/*         0.060/*         REGISTER/\Reg_File_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.938/*         0.060/*         REGISTER/\Reg_File_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.939/*         0.060/*         REGISTER/\Reg_File_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.939/*         0.060/*         REGISTER/\Reg_File_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.941/*         0.060/*         REGISTER/\Reg_File_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.941/*         0.060/*         REGISTER/\Reg_File_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.941/*         0.060/*         REGISTER/\Reg_File_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.941/*         0.060/*         REGISTER/\Reg_File_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.941/*         0.060/*         REGISTER/\Reg_File_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.942/*         0.060/*         REGISTER/\Reg_File_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.942/*         0.060/*         REGISTER/\Reg_File_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.942/*         0.060/*         REGISTER/\Reg_File_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.943/*         0.060/*         REGISTER/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.943/*         0.060/*         U_system_control/\store_ALU_OUT_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.943/*         0.060/*         REGISTER/\Reg_File_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.943/*         0.060/*         REGISTER/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.943/*         0.060/*         REGISTER/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.943/*         0.060/*         REGISTER/\Reg_File_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         REGISTER/\Reg_File_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         REGISTER/\Reg_File_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         REGISTER/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         REGISTER/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         REGISTER/\Reg_File_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         REGISTER/\Reg_File_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         FIFO/WR/\wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         REGISTER/\Reg_File_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         REGISTER/\Reg_File_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         REGISTER/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.944/*         0.060/*         REGISTER/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.945/*         0.060/*         REGISTER/RdData_Valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.040    0.945/*         0.060/*         REGISTER/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.945/*         0.060/*         U_system_control/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.945/*         0.060/*         REGISTER/\Reg_File_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.945/*         0.060/*         FIFO/MEM/\Reg_File_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.945/*         0.060/*         REGISTER/\Reg_File_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.032    0.945/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.945/*         0.060/*         FIFO/WR/\wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.945/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.946/*         0.060/*         REGISTER/\Reg_File_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.946/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.946/*         0.061/*         U_system_control/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.946/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.946/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.946/*         0.060/*         U_system_control/\store_ALU_OUT_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.946/*         0.060/*         REGISTER/\Reg_File_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.946/*         0.060/*         FIFO/WR/\wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.946/*         0.060/*         U_system_control/\store_ALU_OUT_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.946/*         0.060/*         U_system_control/\store_ALU_OUT_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.946/*         0.060/*         REGISTER/\Reg_File_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.946/*         0.060/*         U_system_control/\store_ALU_OUT_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.946/*         0.060/*         REGISTER/\Reg_File_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.946/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.947/*         0.060/*         U_system_control/\store_ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	0.040    0.947/*         0.060/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	0.040    0.947/*         0.060/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.947/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /RN    1
@(R)->ALU_CLK(R)	0.040    0.947/*         0.060/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	0.040    0.947/*         0.060/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.947/*         0.060/*         REGISTER/\Reg_File_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.947/*         0.060/*         FIFO/WR/\wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.947/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.947/*         0.060/*         REGISTER/\Reg_File_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.947/*         0.060/*         REGISTER/\Reg_File_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         REGISTER/\Reg_File_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         FIFO/WR/\w_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         REGISTER/\Reg_File_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         FIFO/WR/wfull_reg/RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         FIFO/WR/\w_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         REGISTER/\Reg_File_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.948/*         0.060/*         FIFO/MEM/\Reg_File_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         REGISTER/\Reg_File_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         FIFO/WR/\w_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.948/*         0.060/*         Data_sync/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         REGISTER/\Reg_File_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         REGISTER/\Reg_File_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.948/*         0.059/*         REGISTER/\Reg_File_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.032    0.948/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.949/*         0.060/*         REGISTER/\Reg_File_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.949/*         0.059/*         REGISTER/\Reg_File_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.032    0.950/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.032    0.950/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.950/*         0.060/*         Data_sync/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.950/*         0.059/*         REGISTER/\Reg_File_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.950/*         0.059/*         REGISTER/\Reg_File_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.950/*         0.059/*         REGISTER/\Reg_File_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.950/*         0.059/*         REGISTER/\Reg_File_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.950/*         0.059/*         REGISTER/\Reg_File_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.950/*         0.060/*         Data_sync/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.950/*         0.060/*         REGISTER/\Reg_File_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.951/*         0.059/*         REGISTER/\Reg_File_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.951/*         0.060/*         REGISTER/\Reg_File_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.951/*         0.059/*         REGISTER/\Reg_File_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.951/*         0.059/*         REGISTER/\Reg_File_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.951/*         0.059/*         REGISTER/\Reg_File_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.951/*         0.059/*         REGISTER/\Reg_File_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.951/*         0.060/*         Data_sync/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.952/*         0.060/*         REGISTER/\Reg_File_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.952/*         0.060/*         REGISTER/\Reg_File_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.952/*         0.060/*         U_system_control/\storeadd_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.953/*         0.060/*         U_system_control/\storeadd_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.953/*         0.060/*         U_system_control/\storeadd_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.953/*         0.060/*         REGISTER/\Reg_File_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.953/*         0.060/*         Data_sync/enable_pulse_reg/RN    1
@(R)->SCAN_CLK(R)	0.040    0.953/*         0.060/*         REGISTER/\Reg_File_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.953/*         0.060/*         REGISTER/\Reg_File_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.953/*         0.060/*         Data_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.953/*         0.060/*         FIFO/MEM/\Reg_File_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.954/*         0.060/*         Data_sync/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.954/*         0.060/*         Data_sync/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.954/*         0.060/*         Data_sync/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.954/*         0.060/*         Data_sync/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.954/*         0.060/*         Data_sync/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.032    0.954/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.954/*         0.060/*         Data_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.040    0.954/*         0.060/*         U_system_control/\storeadd_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.955/*         0.060/*         REGISTER/\Reg_File_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.955/*         0.060/*         REGISTER/\Reg_File_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.956/*         0.060/*         REGISTER/\Reg_File_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.956/*         0.060/*         FIFO/MEM/\Reg_File_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.956/*         0.060/*         FIFO/MEM/\Reg_File_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.956/*         0.060/*         REGISTER/\Reg_File_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.957/*         0.060/*         FIFO/MEM/\Reg_File_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.957/*         0.060/*         REGISTER/\Reg_File_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.957/*         0.060/*         REGISTER/\Reg_File_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.957/*         0.060/*         REGISTER/\Reg_File_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.958/*         0.060/*         REGISTER/\Reg_File_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.958/*         0.060/*         REGISTER/\Reg_File_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.958/*         0.060/*         REGISTER/\Reg_File_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.958/*         0.060/*         REGISTER/\Reg_File_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.958/*         0.060/*         FIFO/MEM/\Reg_File_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.958/*         0.060/*         REGISTER/\Reg_File_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.958/*         0.060/*         REGISTER/\Reg_File_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.959/*         0.060/*         FIFO/MEM/\Reg_File_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.959/*         0.060/*         FIFO/MEM/\Reg_File_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.960/*         0.060/*         FIFO/MEM/\Reg_File_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.960/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.961/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.961/*         0.060/*         FIFO/MEM/\Reg_File_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.962/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.962/*         0.060/*         FIFO/MEM/\Reg_File_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.962/*         0.060/*         FIFO/MEM/\Reg_File_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.962/*         0.060/*         FIFO/MEM/\Reg_File_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.962/*         0.060/*         FIFO/MEM/\Reg_File_reg[5][5] /RN    1
@(R)->ALU_CLK(R)	0.042    1.334/*         0.058/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	0.042    1.334/*         0.058/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	0.042    1.338/*         0.058/*         ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	0.042    1.339/*         0.058/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.342/*         0.058/*         FIFO/MEM/\Reg_File_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.343/*         0.058/*         FIFO/MEM/\Reg_File_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.344/*         0.058/*         FIFO/MEM/\Reg_File_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.344/*         0.058/*         FIFO/MEM/\Reg_File_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.344/*         0.058/*         FIFO/MEM/\Reg_File_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.344/*         0.058/*         FIFO/MEM/\Reg_File_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.345/*         0.058/*         FIFO/MEM/\Reg_File_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.345/*         0.058/*         FIFO/MEM/\Reg_File_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.345/*         0.058/*         FIFO/MEM/\Reg_File_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.345/*         0.058/*         FIFO/MEM/\Reg_File_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.345/*         0.058/*         FIFO/MEM/\Reg_File_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.345/*         0.058/*         FIFO/MEM/\Reg_File_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.345/*         0.058/*         FIFO/MEM/\Reg_File_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.348/*         0.058/*         FIFO/MEM/\Reg_File_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.351/*         0.058/*         FIFO/MEM/\Reg_File_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.351/*         0.058/*         FIFO/MEM/\Reg_File_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.351/*         0.058/*         FIFO/MEM/\Reg_File_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.351/*         0.058/*         FIFO/MEM/\Reg_File_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.354/*         0.058/*         FIFO/MEM/\Reg_File_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.355/*         0.058/*         FIFO/MEM/\Reg_File_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.356/*         0.058/*         FIFO/MEM/\Reg_File_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.356/*         0.058/*         FIFO/MEM/\Reg_File_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.356/*         0.058/*         FIFO/MEM/\Reg_File_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.357/*         0.058/*         FIFO/MEM/\Reg_File_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.357/*         0.058/*         FIFO/MEM/\Reg_File_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.042    1.357/*         0.058/*         FIFO/MEM/\Reg_File_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.358/*         0.058/*         FIFO/MEM/\Reg_File_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.358/*         0.058/*         FIFO/MEM/\Reg_File_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.358/*         0.058/*         FIFO/MEM/\Reg_File_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.358/*         0.058/*         FIFO/MEM/\Reg_File_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.359/*         0.058/*         FIFO/MEM/\Reg_File_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.359/*         0.058/*         FIFO/MEM/\Reg_File_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.359/*         0.058/*         FIFO/MEM/\Reg_File_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.359/*         0.058/*         FIFO/MEM/\Reg_File_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.359/*         0.058/*         FIFO/MEM/\Reg_File_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.359/*         0.058/*         FIFO/MEM/\Reg_File_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.359/*         0.058/*         FIFO/MEM/\Reg_File_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.359/*         0.058/*         FIFO/MEM/\Reg_File_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.359/*         0.058/*         FIFO/MEM/\Reg_File_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.360/*         0.058/*         FIFO/MEM/\Reg_File_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.360/*         0.058/*         FIFO/MEM/\Reg_File_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.360/*         0.058/*         FIFO/MEM/\Reg_File_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.360/*         0.058/*         FIFO/MEM/\Reg_File_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.360/*         0.058/*         FIFO/MEM/\Reg_File_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.360/*         0.058/*         FIFO/MEM/\Reg_File_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.360/*         0.058/*         FIFO/WR/\w_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.043    1.360/*         0.058/*         FIFO/MEM/\Reg_File_reg[7][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    19.980/*        0.060/*         REGISTER/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    20.014/*        0.063/*         FIFO/MEM/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    20.051/*        0.066/*         RX/DUT2/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.207        */20.000        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.223        */20.000        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.224        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.238        */20.000        SO[3]    1
RX_CLK(R)->RX_CLK(R)	-54.159  */54.467        */54.259        parity_error    1
RX_CLK(R)->RX_CLK(R)	-54.159  */54.700        */54.259        framing_error    1
TX_CLK(R)->TX_CLK(R)	-1736.200 */1736.533      */1736.300      UART_TX_O    1
