{
  "Top": "eclair",
  "RtlTop": "eclair",
  "RtlPrefix": "",
  "RtlSubPrefix": "eclair_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu13p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0> const *",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_0",
          "name": "input_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_1",
          "name": "input_1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ap_vld",
          "name": "output_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "feedback": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0> const *",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "feedback",
          "name": "feedback",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_compile -name_max_length=80"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "eclair"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "26",
    "Latency": "25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "eclair",
    "Version": "1.0",
    "DisplayName": "Eclair",
    "Revision": "2114340842",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_eclair_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/eclair.cpp"],
    "Vhdl": [
      "impl\/vhdl\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I.vhd",
      "impl\/vhdl\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s.vhd",
      "impl\/vhdl\/eclair_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/eclair_forward_layer_2_1_s.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_10ns_26s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mul_8ns_16s_24_1_1.vhd",
      "impl\/vhdl\/eclair_mul_10ns_16s_26_1_1.vhd",
      "impl\/vhdl\/eclair_mul_16s_8ns_24_1_1.vhd",
      "impl\/vhdl\/eclair_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/eclair_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0bkb.vhd",
      "impl\/vhdl\/eclair_sparsemux_7_2_3_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_9_2_16_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_9_3_16_1_1.vhd",
      "impl\/vhdl\/eclair.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I.v",
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s.v",
      "impl\/verilog\/eclair_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/eclair_forward_layer_2_1_s.v",
      "impl\/verilog\/eclair_mac_muladd_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/eclair_mac_muladd_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/eclair_mac_muladd_16s_10ns_26s_27_4_1.v",
      "impl\/verilog\/eclair_mul_8ns_16s_24_1_1.v",
      "impl\/verilog\/eclair_mul_10ns_16s_26_1_1.v",
      "impl\/verilog\/eclair_mul_16s_8ns_24_1_1.v",
      "impl\/verilog\/eclair_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/eclair_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0bkb.dat",
      "impl\/verilog\/eclair_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0bkb.v",
      "impl\/verilog\/eclair_sparsemux_7_2_3_1_1.v",
      "impl\/verilog\/eclair_sparsemux_9_2_16_1_1.v",
      "impl\/verilog\/eclair_sparsemux_9_3_16_1_1.v",
      "impl\/verilog\/eclair.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/eclair.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_0": "DATA"},
      "ports": ["input_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_1": "DATA"},
      "ports": ["input_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "feedback": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"feedback": "DATA"},
      "ports": ["feedback"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "feedback"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_0": {
      "dir": "in",
      "width": "16"
    },
    "input_1": {
      "dir": "in",
      "width": "16"
    },
    "output_r": {
      "dir": "out",
      "width": "16"
    },
    "output_r_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "feedback": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "eclair",
      "BindInstances": "p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_U LUT_B3_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_U LUT_B2_U LUT_B1_U LUT_B0_U",
      "Instances": [
        {
          "ModuleName": "backward_input_2_1_ap_fixed_16_6_4_0_0_s",
          "InstanceName": "grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_99",
          "BindInstances": "mul_16s_8ns_24_1_1_U37 icmp_ln102_fu_154_p2 or_ln102_fu_168_p2 and_ln102_fu_174_p2 delta_1_fu_184_p2 xor_ln102_fu_201_p2 or_ln102_2_fu_206_p2 xor_ln102_1_fu_212_p2 xor_ln102_2_fu_217_p2 or_ln102_1_fu_223_p2 and_ln102_1_fu_229_p2 delta_2_fu_235_p3",
          "Instances": [{
              "ModuleName": "backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I",
              "InstanceName": "grp_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_fu_76",
              "BindInstances": "icmp_ln104_fu_584_p2 add_ln104_fu_736_p2 icmp_ln108_fu_590_p2 k_fu_596_p3 u_index_fu_616_p3 mul_8ns_16s_24_1_1_U1 sparsemux_9_2_16_1_1_U3 sparsemux_9_2_16_1_1_U4 select_ln112_fu_787_p3 sub_ln112_fu_812_p2 icmp_ln112_fu_818_p2 icmp_ln112_1_fu_824_p2 icmp_ln112_3_fu_1121_p2 or_ln112_fu_1141_p2 and_ln112_fu_1147_p2 add_ln112_fu_1157_p2 xor_ln112_fu_1179_p2 or_ln112_3_fu_1185_p2 xor_ln112_1_fu_1191_p2 xor_ln112_2_fu_1197_p2 xor_ln112_3_fu_1203_p2 or_ln112_1_fu_1209_p2 and_ln112_1_fu_1215_p2 or_ln112_4_fu_1221_p2 xor_ln112_4_fu_1227_p2 and_ln112_2_fu_1233_p2 or_ln112_2_fu_1239_p2 mul_10ns_16s_26_1_1_U2 add_ln113_fu_661_p2 sparsemux_9_2_16_1_1_U5 sparsemux_9_2_16_1_1_U6 select_ln113_fu_875_p3 sub_ln113_fu_897_p2 icmp_ln113_fu_903_p2 icmp_ln113_1_fu_1271_p2 or_ln113_fu_1291_p2 and_ln113_fu_1297_p2 add_ln113_1_fu_1307_p2 xor_ln113_fu_1329_p2 or_ln113_3_fu_1335_p2 xor_ln113_1_fu_1341_p2 xor_ln113_2_fu_1347_p2 xor_ln113_3_fu_1353_p2 or_ln113_1_fu_1359_p2 and_ln113_1_fu_1365_p2 or_ln113_4_fu_1371_p2 xor_ln113_4_fu_1377_p2 and_ln113_2_fu_1383_p2 or_ln113_2_fu_1389_p2 mul_10ns_16s_26_1_1_U7 add_ln114_fu_686_p2 sparsemux_9_2_16_1_1_U8 sparsemux_9_2_16_1_1_U9 select_ln114_fu_962_p3 sub_ln114_fu_985_p2 icmp_ln114_fu_991_p2 icmp_ln114_1_fu_1421_p2 or_ln114_fu_1441_p2 and_ln114_fu_1447_p2 add_ln114_1_fu_1457_p2 xor_ln114_fu_1479_p2 or_ln114_3_fu_1485_p2 xor_ln114_1_fu_1491_p2 xor_ln114_2_fu_1497_p2 xor_ln114_3_fu_1503_p2 or_ln114_1_fu_1509_p2 and_ln114_1_fu_1515_p2 or_ln114_4_fu_1521_p2 xor_ln114_4_fu_1527_p2 and_ln114_2_fu_1533_p2 or_ln114_2_fu_1539_p2 mul_8ns_16s_24_1_1_U10 add_ln115_fu_711_p2 sparsemux_9_2_16_1_1_U11 sparsemux_9_2_16_1_1_U12 select_ln115_fu_1051_p3 sub_ln115_fu_1078_p2 icmp_ln115_fu_1084_p2 icmp_ln115_1_fu_1571_p2 or_ln115_fu_1591_p2 and_ln115_fu_1597_p2 add_ln115_1_fu_1607_p2 xor_ln115_fu_1629_p2 or_ln115_3_fu_1635_p2 xor_ln115_1_fu_1641_p2 xor_ln115_2_fu_1647_p2 xor_ln115_3_fu_1653_p2 or_ln115_1_fu_1659_p2 and_ln115_1_fu_1665_p2 or_ln115_4_fu_1671_p2 xor_ln115_4_fu_1677_p2 and_ln115_2_fu_1683_p2 or_ln115_2_fu_1689_p2 LUT_B3_U LUT_B2_U LUT_B1_U LUT_B0_U"
            }]
        },
        {
          "ModuleName": "forward_layer_2_1_s",
          "InstanceName": "grp_forward_layer_2_1_s_fu_137",
          "BindInstances": "add_ln12_fu_604_p2 add_ln12_1_fu_634_p2 icmp_ln12_fu_670_p2 or_ln12_fu_692_p2 and_ln12_fu_698_p2 t_1_fu_708_p2 xor_ln12_fu_722_p2 and_ln12_1_fu_728_p2 icmp_ln12_1_fu_752_p2 icmp_ln12_2_fu_768_p2 icmp_ln12_3_fu_774_p2 select_ln12_fu_780_p3 xor_ln12_1_fu_788_p2 and_ln12_2_fu_794_p2 select_ln12_1_fu_800_p3 and_ln12_3_fu_844_p2 xor_ln12_2_fu_848_p2 empty_fu_854_p2 xor_ln12_3_fu_808_p2 or_ln12_1_fu_814_p2 xor_ln12_4_fu_820_p2 and_ln12_4_fu_826_p2 and_ln12_5_fu_832_p2 xor_ln12_5_fu_838_p2 and_ln12_6_fu_859_p2 select_ln12_2_fu_864_p3 or_ln12_2_fu_871_p2 t_2_fu_876_p3 icmp_ln19_fu_891_p2 icmp_ln24_fu_911_p2 add_ln24_fu_917_p2 select_ln24_fu_923_p3 ref_tmp_i_i_i_0_fu_931_p3 select_ln25_fu_959_p3 sub_ln25_fu_975_p2 xor_ln25_fu_1001_p2 and_ln25_fu_1007_p2 xor_ln25_1_fu_1013_p2 u_fu_1067_p6 xor_ln15_fu_1027_p2 and_ln19_fu_1033_p2 sparsemux_7_2_3_1_1_U53 or_ln19_fu_1039_p2 xor_ln19_fu_1045_p2 and_ln25_2_fu_1051_p2 sparsemux_9_3_16_1_1_U52 icmp_ln49_fu_1428_p2 add_ln49_1_fu_1434_p2 select_ln49_fu_1440_p3 ui_fu_1448_p3 add_ln12_2_fu_1095_p2 add_ln12_4_fu_1125_p2 icmp_ln12_4_fu_1161_p2 or_ln12_3_fu_1183_p2 and_ln12_7_fu_1189_p2 t_4_fu_1199_p2 xor_ln12_6_fu_1213_p2 and_ln12_8_fu_1219_p2 icmp_ln12_5_fu_1243_p2 icmp_ln12_6_fu_1259_p2 icmp_ln12_7_fu_1265_p2 select_ln12_4_fu_1271_p3 xor_ln12_7_fu_1279_p2 and_ln12_9_fu_1285_p2 select_ln12_5_fu_1291_p3 and_ln12_10_fu_1456_p2 xor_ln12_8_fu_1460_p2 empty_16_fu_1466_p2 xor_ln12_9_fu_1299_p2 or_ln12_4_fu_1305_p2 xor_ln12_10_fu_1311_p2 and_ln12_11_fu_1317_p2 and_ln12_12_fu_1323_p2 xor_ln12_11_fu_1329_p2 and_ln12_13_fu_1471_p2 select_ln12_6_fu_1476_p3 or_ln12_5_fu_1483_p2 t_5_fu_1488_p3 icmp_ln19_1_fu_1503_p2 icmp_ln24_1_fu_1523_p2 add_ln24_1_fu_1529_p2 select_ln24_1_fu_1535_p3 ref_tmp_i_i_i_0_1_fu_1543_p3 select_ln25_2_fu_1571_p3 sub_ln25_1_fu_1587_p2 xor_ln25_2_fu_1613_p2 and_ln25_1_fu_1619_p2 xor_ln25_3_fu_1625_p2 u_1_fu_1679_p6 xor_ln15_1_fu_1639_p2 and_ln19_1_fu_1645_p2 sparsemux_7_2_3_1_1_U55 or_ln19_1_fu_1651_p2 xor_ln19_1_fu_1657_p2 and_ln25_3_fu_1663_p2 sparsemux_9_3_16_1_1_U54 icmp_ln49_1_fu_1816_p2 add_ln49_3_fu_1822_p2 select_ln49_1_fu_1828_p3 ui_1_fu_1836_p3 add_ln76_fu_1848_p2 add_ln76_1_fu_1869_p2 add_ln76_2_fu_1890_p2 sparsemux_9_2_16_1_1_U56 mac_muladd_16s_8ns_26s_26_4_1_U66 mac_muladd_16s_8ns_26s_26_4_1_U66 sparsemux_9_2_16_1_1_U57 mul_16s_10ns_26_1_1_U60 mac_muladd_16s_8ns_26s_26_4_1_U66 sparsemux_9_2_16_1_1_U58 mac_muladd_16s_10ns_26s_27_4_1_U67 mac_muladd_16s_10ns_26s_27_4_1_U67 mac_muladd_16s_10ns_26s_27_4_1_U67 sparsemux_9_2_16_1_1_U61 mac_muladd_16s_8ns_27s_27_4_1_U69 mac_muladd_16s_8ns_27s_27_4_1_U69 mac_muladd_16s_8ns_27s_27_4_1_U69 icmp_ln76_fu_2274_p2 or_ln76_fu_2294_p2 and_ln76_fu_2300_p2 add_ln76_6_fu_2310_p2 xor_ln76_fu_2324_p2 or_ln76_6_fu_2330_p2 xor_ln76_2_fu_2336_p2 xor_ln76_1_fu_2342_p2 xor_ln76_3_fu_2348_p2 or_ln76_1_fu_2354_p2 and_ln76_1_fu_2360_p2 or_ln76_8_fu_2366_p2 xor_ln76_4_fu_2372_p2 and_ln76_2_fu_2378_p2 select_ln76_fu_2384_p3 or_ln76_2_fu_2392_p2 o_sum_fu_2398_p3 add_ln76_7_fu_2015_p2 add_ln76_8_fu_2036_p2 add_ln76_9_fu_2057_p2 sparsemux_9_2_16_1_1_U59 mac_muladd_16s_8ns_26s_26_4_1_U68 mac_muladd_16s_8ns_26s_26_4_1_U68 sparsemux_9_2_16_1_1_U62 mul_16s_10ns_26_1_1_U64 mac_muladd_16s_8ns_26s_26_4_1_U68 sparsemux_9_2_16_1_1_U63 mac_muladd_16s_10ns_26s_27_4_1_U70 mac_muladd_16s_10ns_26s_27_4_1_U70 mac_muladd_16s_10ns_26s_27_4_1_U70 sparsemux_9_2_16_1_1_U65 mac_muladd_16s_8ns_27s_27_4_1_U71 mac_muladd_16s_8ns_27s_27_4_1_U71 mac_muladd_16s_8ns_27s_27_4_1_U71 icmp_ln76_1_fu_2432_p2 or_ln76_3_fu_2452_p2 and_ln76_3_fu_2458_p2 add_ln76_13_fu_2468_p2 xor_ln76_5_fu_2482_p2 or_ln76_7_fu_2488_p2 xor_ln76_6_fu_2494_p2 xor_ln76_7_fu_2500_p2 xor_ln76_8_fu_2506_p2 or_ln76_4_fu_2512_p2 and_ln76_4_fu_2518_p2 or_ln76_9_fu_2524_p2 xor_ln76_9_fu_2530_p2 and_ln76_5_fu_2536_p2 select_ln76_2_fu_2542_p3 or_ln76_5_fu_2550_p2 select_ln76_3_fu_2556_p3 o_sum_1_fu_2571_p2 add_ln82_1_fu_2576_p2 xor_ln82_fu_2598_p2 and_ln82_fu_2603_p2 xor_ln82_1_fu_2608_p2 select_ln82_fu_2612_p3 ap_return"
        }
      ]
    },
    "Info": {
      "backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "backward_input_2_1_ap_fixed_16_6_4_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward_layer_2_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "eclair": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.467"
        },
        "Loops": [{
            "Name": "BWD_I",
            "TripCount": "2",
            "Latency": "8",
            "PipelineII": "3",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "339",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1877",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "backward_input_2_1_ap_fixed_16_6_4_0_0_s": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.467"
        },
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "375",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1972",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "forward_layer_2_1_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.535"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "219",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1759",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "eclair": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.535"
        },
        "Area": {
          "DSP": "13",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "798",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "4645",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-09 16:02:13 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
