{
    "RTL": [ "design/mem_ctrl/rtl/" ],
    "top_module": "mc_top",
    "clock": "clk_i",
    "secondary_clocks": { "mc_clk_i": 2 },
    "reset": "rst_i",
    "reset_input_values": {
        "wb_stb_i": "1'b0",
        "wb_cyc_i": "1'b0",
        "susp_req_i": "1'b0",
        "resume_req_i": "1'b0",
        "mc_data_pad_i": "{28'hzzz_zzzz, 2'b11, 2'b10}",
        "mc_ack_pad_i": "1'b0"
    },
    
    "power_interface_outputs": [
        "suspended_o"
    ],
    "standby_condition": "suspended_o && !resume_req_i",
    "check_condition": "!suspended_o",

    "formal_constraints": "design/mem_ctrl/config/aip.v",
    
    "src": "design/mem_ctrl/config/source.json",
    "dst": "design/mem_ctrl/work/solution.json"
}
