
---------- Begin Simulation Statistics ----------
final_tick                                   16684000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   8897                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689676                       # Number of bytes of host memory used
host_op_rate                                    16062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.64                       # Real time elapsed on the host
host_tick_rate                               25985971                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5711                       # Number of instructions simulated
sim_ops                                         10312                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000017                       # Number of seconds simulated
sim_ticks                                    16684000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3107                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               507                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2884                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                535                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3107                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2572                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3733                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     380                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          424                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      8664                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     5348                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               608                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1306                       # Number of branches committed
system.cpu.commit.bw_lim_events                   305                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12438                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 5711                       # Number of instructions committed
system.cpu.commit.committedOps                  10312                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        18367                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.561442                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.507584                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        15062     82.01%     82.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          938      5.11%     87.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          621      3.38%     90.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          710      3.87%     94.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          387      2.11%     96.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          137      0.75%     97.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          120      0.65%     97.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           87      0.47%     98.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          305      1.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        18367                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  112                       # Number of function calls committed.
system.cpu.commit.int_insts                     10193                       # Number of committed integer instructions.
system.cpu.commit.loads                          1084                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            1      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8273     80.23%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.06%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.07%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1084     10.51%     90.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            941      9.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             10312                       # Class of committed instruction
system.cpu.commit.refs                           2025                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        5711                       # Number of Instructions Simulated
system.cpu.committedOps                         10312                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.842935                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.842935                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  5819                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  27481                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10014                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3511                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    621                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   456                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1937                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            40                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1248                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.fetch.Branches                        3733                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2045                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          8854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   269                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          16554                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           673                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1242                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.111870                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              10143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                915                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.496089                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              20421                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.455511                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.935453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    15977     78.24%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      166      0.81%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      213      1.04%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      215      1.05%     81.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      227      1.11%     82.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      210      1.03%     83.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      296      1.45%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      184      0.90%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     2933     14.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                20421                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         4                       # number of floating regfile reads
system.cpu.idleCycles                           12948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  741                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1796                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.528634                       # Inst execution rate
system.cpu.iew.exec_refs                         3186                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1247                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1509                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2516                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                11                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1559                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               22751                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1939                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1000                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 17640                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    98                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    621                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   100                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              219                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1432                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          618                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          719                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             22                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     18253                       # num instructions consuming a value
system.cpu.iew.wb_count                         17103                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.635512                       # average fanout of values written-back
system.cpu.iew.wb_producers                     11600                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.512542                       # insts written-back per cycle
system.cpu.iew.wb_sent                          17373                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    22254                       # number of integer regfile reads
system.cpu.int_regfile_writes                   13797                       # number of integer regfile writes
system.cpu.ipc                               0.171147                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.171147                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               109      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 15031     80.64%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   22      0.12%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.04%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2131     11.43%     92.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1336      7.17%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              4      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  18640                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       4                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   8                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  8                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         280                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015021                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     231     82.50%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     31     11.07%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    18      6.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  18807                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              58121                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        17099                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             35195                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      22721                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     18640                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  30                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               148                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         20421                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.912786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.891572                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               15280     74.82%     74.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1120      5.48%     80.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 856      4.19%     84.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 575      2.82%     87.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 759      3.72%     91.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 608      2.98%     94.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 699      3.42%     97.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 379      1.86%     99.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 145      0.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           20421                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.558602                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2160                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           146                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                13                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2516                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1559                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    7743                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                            33369                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    1797                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 11801                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     82                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    10283                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 63358                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  25848                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               29523                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3668                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2991                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    621                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3126                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    17722                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 4                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            35862                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            926                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 38                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1494                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        40812                       # The number of ROB reads
system.cpu.rob.rob_writes                       47583                       # The number of ROB writes
system.cpu.timesIdled                             153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           27                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           441                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                338                       # Transaction distribution
system.membus.trans_dist::WritebackClean           26                       # Transaction distribution
system.membus.trans_dist::ReadExReq                77                       # Transaction distribution
system.membus.trans_dist::ReadExResp               77                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            61                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        19392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         8832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         8832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               415                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002410                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.049088                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     414     99.76%     99.76% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.24%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 415                       # Request fanout histogram
system.membus.reqLayer2.occupancy              629500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1478000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy             749000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          17728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           8832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              26560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        17728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17728                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 415                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1062574922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         529369456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1591944378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1062574922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1062574922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1062574922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        529369456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1591944378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000509500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 838                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         415                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         26                       # Number of write requests accepted
system.mem_ctrls.readBursts                       415                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       26                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4341500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                12122750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10461.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29211.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      312                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   415                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   26                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           97                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.597938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.738796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.720526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           35     36.08%     36.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           28     28.87%     64.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     15.46%     80.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      5.15%     85.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      1.03%     86.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      2.06%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      3.09%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      2.06%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      6.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           97                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  26560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   26560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1591.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1591.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      16598000                       # Total gap between requests
system.mem_ctrls.avgGap                      37637.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        17728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         8832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1062574922.081035614014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 529369455.766003310680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          138                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           26                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7408000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4714750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26743.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34164.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               456960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1563660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          7526850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            68640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           11084475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.377547                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE        82000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     16082000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               278460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               129030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1399440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          7533120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            63360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           10632690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.298609                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       108750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     16055250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        16684000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1658                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1658                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1658                       # number of overall hits
system.cpu.icache.overall_hits::total            1658                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          387                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            387                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          387                       # number of overall misses
system.cpu.icache.overall_misses::total           387                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21016000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21016000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21016000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21016000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2045                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2045                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2045                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2045                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.189242                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.189242                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.189242                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.189242                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54304.909561                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54304.909561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54304.909561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54304.909561                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.icache.writebacks::total                26                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          277                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          277                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16196000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16196000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16196000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16196000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.135452                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135452                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.135452                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135452                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58469.314079                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58469.314079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58469.314079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58469.314079                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1658                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1658                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          387                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           387                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21016000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21016000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2045                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2045                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.189242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.189242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54304.909561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54304.909561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16196000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16196000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.135452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58469.314079                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58469.314079                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           121.803772                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1935                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               277                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.985560                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   121.803772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.237898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.237898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.490234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4367                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4367                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2439                       # number of overall hits
system.cpu.dcache.overall_hits::total            2439                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          188                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          188                       # number of overall misses
system.cpu.dcache.overall_misses::total           188                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11817499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11817499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11817499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11817499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2627                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2627                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2627                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2627                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.071565                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071565                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.071565                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071565                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62859.037234                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62859.037234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62859.037234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62859.037234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           50                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          138                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          138                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9083999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9083999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9083999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9083999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.052531                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052531                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.052531                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052531                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65826.079710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65826.079710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65826.079710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65826.079710                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7034000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7034000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63369.369369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63369.369369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           61                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4377500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4377500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71762.295082                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71762.295082                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           77                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4783499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4783499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.081828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.081828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62123.363636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62123.363636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4706499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4706499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.081828                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.081828                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61123.363636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61123.363636                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     16684000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            81.761811                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2577                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               138                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.673913                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    81.761811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.079846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.079846                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.134766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5392                       # Number of data accesses

---------- End Simulation Statistics   ----------
