<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\src\tangnano20k_vdp_cartridge.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug  5 21:16:24 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7922</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4479</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.842</td>
<td>14.318
<td>0.000</td>
<td>34.921</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.312</td>
<td>107.385
<td>0.000</td>
<td>4.656</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.968</td>
<td>71.590
<td>0.000</td>
<td>6.984</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>0.000</td>
<td>5.820</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>5.820</td>
<td>0.000</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.921</td>
<td>28.636
<td>0.000</td>
<td>17.461</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.908(MHz)</td>
<td>98.918(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.954(MHz)</td>
<td>126.625(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.531</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.074</td>
</tr>
<tr>
<td>2</td>
<td>1.577</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.029</td>
</tr>
<tr>
<td>3</td>
<td>1.638</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.967</td>
</tr>
<tr>
<td>4</td>
<td>1.834</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.771</td>
</tr>
<tr>
<td>5</td>
<td>2.142</td>
<td>u_v9958/u_video_out/w_display_g_15_s2/DOUT[9]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>5.926</td>
</tr>
<tr>
<td>6</td>
<td>2.219</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.386</td>
</tr>
<tr>
<td>7</td>
<td>2.245</td>
<td>u_v9958/u_video_out/ff_v_en_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>5.823</td>
</tr>
<tr>
<td>8</td>
<td>2.455</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.150</td>
</tr>
<tr>
<td>9</td>
<td>2.711</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>8.895</td>
</tr>
<tr>
<td>10</td>
<td>2.784</td>
<td>u_v9958/u_video_out/ff_h_en_s6/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>5.284</td>
</tr>
<tr>
<td>11</td>
<td>3.020</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_6_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>8.585</td>
</tr>
<tr>
<td>12</td>
<td>3.143</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>8.462</td>
</tr>
<tr>
<td>13</td>
<td>3.325</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_4_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>8.281</td>
</tr>
<tr>
<td>14</td>
<td>3.325</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>8.281</td>
</tr>
<tr>
<td>15</td>
<td>3.496</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_0_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>8.109</td>
</tr>
<tr>
<td>16</td>
<td>3.531</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_1_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>8.074</td>
</tr>
<tr>
<td>17</td>
<td>3.531</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_2_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>8.074</td>
</tr>
<tr>
<td>18</td>
<td>3.531</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_3_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>8.074</td>
</tr>
<tr>
<td>19</td>
<td>3.568</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>8.037</td>
</tr>
<tr>
<td>20</td>
<td>3.630</td>
<td>u_msx_slot/ff_address_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>7.976</td>
</tr>
<tr>
<td>21</td>
<td>3.630</td>
<td>u_msx_slot/ff_address_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>7.976</td>
</tr>
<tr>
<td>22</td>
<td>3.630</td>
<td>u_msx_slot/ff_address_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>7.976</td>
</tr>
<tr>
<td>23</td>
<td>3.630</td>
<td>u_msx_slot/ff_address_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>7.976</td>
</tr>
<tr>
<td>24</td>
<td>3.630</td>
<td>u_msx_slot/ff_address_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>7.976</td>
</tr>
<tr>
<td>25</td>
<td>3.630</td>
<td>u_msx_slot/ff_address_7_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>7.976</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.208</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>2</td>
<td>0.227</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[5]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>3</td>
<td>0.227</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>4</td>
<td>0.229</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>5</td>
<td>0.230</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[7]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>6</td>
<td>0.230</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>7</td>
<td>0.231</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.480</td>
</tr>
<tr>
<td>8</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_6_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.315</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_color_0_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>10</td>
<td>0.315</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_pattern_2_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>11</td>
<td>0.322</td>
<td>u_v9958/u_video_out/ff_hold4_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap0_b_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>12</td>
<td>0.322</td>
<td>u_v9958/u_video_out/ff_hold4_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap0_g_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>13</td>
<td>0.322</td>
<td>u_v9958/u_video_out/ff_hold4_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap0_g_6_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>14</td>
<td>0.322</td>
<td>u_v9958/u_video_out/ff_hold4_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap0_r_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>15</td>
<td>0.328</td>
<td>u_v9958/u_video_out/ff_hold4_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap0_b_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>16</td>
<td>0.328</td>
<td>u_v9958/u_video_out/ff_hold4_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap0_g_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>17</td>
<td>0.328</td>
<td>u_v9958/u_video_out/ff_hold4_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap0_g_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>18</td>
<td>0.329</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>19</td>
<td>0.329</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>20</td>
<td>0.329</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>21</td>
<td>0.346</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[11]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>22</td>
<td>0.346</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[9]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>23</td>
<td>0.346</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[11]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>24</td>
<td>0.346</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[9]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>25</td>
<td>0.346</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[8]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_iorq_rd_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_iorq_rd_pre_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_address_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_wdata_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_ioreq_s1</td>
</tr>
<tr>
<td>6</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_cpu_interface/ff_line_interrupt_enable_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_cpu_interface/ff_display_adjust_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ER_CL_s31</td>
</tr>
<tr>
<td>10</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_q_out_18_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R36C32[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/Q</td>
</tr>
<tr>
<td>6.766</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n289_s5/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n289_s5/F</td>
</tr>
<tr>
<td>7.884</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/COUT</td>
</tr>
<tr>
<td>8.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s/SUM</td>
</tr>
<tr>
<td>9.169</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n259_s/I1</td>
</tr>
<tr>
<td>9.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n259_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n258_s/CIN</td>
</tr>
<tr>
<td>9.576</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n258_s/COUT</td>
</tr>
<tr>
<td>9.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n257_s/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n257_s/SUM</td>
</tr>
<tr>
<td>10.459</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/I1</td>
</tr>
<tr>
<td>10.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/COUT</td>
</tr>
<tr>
<td>10.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/CIN</td>
</tr>
<tr>
<td>11.300</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/SUM</td>
</tr>
<tr>
<td>11.960</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/I1</td>
</tr>
<tr>
<td>12.331</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/CIN</td>
</tr>
<tr>
<td>12.801</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/SUM</td>
</tr>
<tr>
<td>13.214</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n705_s10/I2</td>
</tr>
<tr>
<td>13.585</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n705_s10/F</td>
</tr>
<tr>
<td>13.998</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n705_s7/I0</td>
</tr>
<tr>
<td>14.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n705_s7/F</td>
</tr>
<tr>
<td>14.865</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n705_s4/I1</td>
</tr>
<tr>
<td>15.382</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n705_s4/F</td>
</tr>
<tr>
<td>15.629</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n705_s1/I2</td>
</tr>
<tr>
<td>16.178</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n705_s1/F</td>
</tr>
<tr>
<td>16.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.844, 58.011%; route: 3.998, 39.686%; tC2Q: 0.232, 2.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R36C32[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/Q</td>
</tr>
<tr>
<td>6.766</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n289_s5/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n289_s5/F</td>
</tr>
<tr>
<td>7.884</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/COUT</td>
</tr>
<tr>
<td>8.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s/SUM</td>
</tr>
<tr>
<td>9.169</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n259_s/I1</td>
</tr>
<tr>
<td>9.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n259_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n258_s/CIN</td>
</tr>
<tr>
<td>9.576</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n258_s/COUT</td>
</tr>
<tr>
<td>9.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n257_s/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n257_s/SUM</td>
</tr>
<tr>
<td>10.459</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/I1</td>
</tr>
<tr>
<td>10.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/COUT</td>
</tr>
<tr>
<td>10.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/CIN</td>
</tr>
<tr>
<td>11.300</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/SUM</td>
</tr>
<tr>
<td>11.960</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/I1</td>
</tr>
<tr>
<td>12.331</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/CIN</td>
</tr>
<tr>
<td>12.366</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/COUT</td>
</tr>
<tr>
<td>12.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/CIN</td>
</tr>
<tr>
<td>12.402</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/COUT</td>
</tr>
<tr>
<td>12.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/CIN</td>
</tr>
<tr>
<td>12.437</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s/CIN</td>
</tr>
<tr>
<td>12.472</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s/COUT</td>
</tr>
<tr>
<td>13.112</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n701_s5/I2</td>
</tr>
<tr>
<td>13.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n701_s5/F</td>
</tr>
<tr>
<td>14.167</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n701_s4/I3</td>
</tr>
<tr>
<td>14.684</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n701_s4/F</td>
</tr>
<tr>
<td>15.583</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n701_s1/I2</td>
</tr>
<tr>
<td>16.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n701_s1/F</td>
</tr>
<tr>
<td>16.132</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.062, 50.475%; route: 4.735, 47.211%; tC2Q: 0.232, 2.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R36C32[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/Q</td>
</tr>
<tr>
<td>6.766</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n289_s5/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n289_s5/F</td>
</tr>
<tr>
<td>7.884</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/COUT</td>
</tr>
<tr>
<td>8.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s/SUM</td>
</tr>
<tr>
<td>9.169</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n259_s/I1</td>
</tr>
<tr>
<td>9.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n259_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n258_s/CIN</td>
</tr>
<tr>
<td>9.576</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n258_s/COUT</td>
</tr>
<tr>
<td>9.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n257_s/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n257_s/SUM</td>
</tr>
<tr>
<td>10.459</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/I1</td>
</tr>
<tr>
<td>10.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/COUT</td>
</tr>
<tr>
<td>10.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/CIN</td>
</tr>
<tr>
<td>11.300</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/SUM</td>
</tr>
<tr>
<td>11.960</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/I1</td>
</tr>
<tr>
<td>12.331</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/CIN</td>
</tr>
<tr>
<td>12.366</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/COUT</td>
</tr>
<tr>
<td>12.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/CIN</td>
</tr>
<tr>
<td>12.402</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/COUT</td>
</tr>
<tr>
<td>12.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/CIN</td>
</tr>
<tr>
<td>12.872</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/SUM</td>
</tr>
<tr>
<td>13.285</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n703_s10/I2</td>
</tr>
<tr>
<td>13.840</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n703_s10/F</td>
</tr>
<tr>
<td>14.358</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n703_s6/I0</td>
</tr>
<tr>
<td>14.928</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n703_s6/F</td>
</tr>
<tr>
<td>14.929</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n703_s2/I3</td>
</tr>
<tr>
<td>15.499</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n703_s2/F</td>
</tr>
<tr>
<td>15.500</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n703_s1/I0</td>
</tr>
<tr>
<td>16.070</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n703_s1/F</td>
</tr>
<tr>
<td>16.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.290, 63.104%; route: 3.445, 34.568%; tC2Q: 0.232, 2.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R36C32[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/Q</td>
</tr>
<tr>
<td>6.766</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n289_s5/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n289_s5/F</td>
</tr>
<tr>
<td>7.884</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/COUT</td>
</tr>
<tr>
<td>8.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s/SUM</td>
</tr>
<tr>
<td>9.169</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n259_s/I1</td>
</tr>
<tr>
<td>9.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n259_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n258_s/CIN</td>
</tr>
<tr>
<td>9.576</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n258_s/COUT</td>
</tr>
<tr>
<td>9.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n257_s/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n257_s/SUM</td>
</tr>
<tr>
<td>10.459</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/I1</td>
</tr>
<tr>
<td>10.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/COUT</td>
</tr>
<tr>
<td>10.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/CIN</td>
</tr>
<tr>
<td>11.300</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/SUM</td>
</tr>
<tr>
<td>11.960</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/I1</td>
</tr>
<tr>
<td>12.331</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/CIN</td>
</tr>
<tr>
<td>12.366</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/COUT</td>
</tr>
<tr>
<td>12.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/CIN</td>
</tr>
<tr>
<td>12.402</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/COUT</td>
</tr>
<tr>
<td>12.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/CIN</td>
</tr>
<tr>
<td>12.437</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s/COUT</td>
</tr>
<tr>
<td>12.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s/CIN</td>
</tr>
<tr>
<td>12.907</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s/SUM</td>
</tr>
<tr>
<td>13.077</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n702_s8/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n702_s8/F</td>
</tr>
<tr>
<td>14.291</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n702_s5/I0</td>
</tr>
<tr>
<td>14.861</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n702_s5/F</td>
</tr>
<tr>
<td>14.862</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n702_s2/I3</td>
</tr>
<tr>
<td>15.324</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n702_s2/F</td>
</tr>
<tr>
<td>15.326</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n702_s1/I0</td>
</tr>
<tr>
<td>15.875</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n702_s1/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.094, 62.365%; route: 3.445, 35.261%; tC2Q: 0.232, 2.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/w_display_g_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R37[3][B]</td>
<td>u_v9958/u_video_out/w_display_g_15_s2/CLK</td>
</tr>
<tr>
<td>17.966</td>
<td>0.223</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R37[3][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/w_display_g_15_s2/DOUT[9]</td>
</tr>
<tr>
<td>18.649</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>u_v9958/u_video_out/w_video_g_2_s0/I0</td>
</tr>
<tr>
<td>19.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_video_out/w_video_g_2_s0/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/I2</td>
</tr>
<tr>
<td>20.682</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C39[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/F</td>
</tr>
<tr>
<td>20.684</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/I3</td>
</tr>
<tr>
<td>21.137</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/F</td>
</tr>
<tr>
<td>21.799</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9/I0</td>
</tr>
<tr>
<td>22.252</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9/F</td>
</tr>
<tr>
<td>22.406</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/I3</td>
</tr>
<tr>
<td>22.955</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/F</td>
</tr>
<tr>
<td>23.099</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I2</td>
</tr>
<tr>
<td>23.669</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>23.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.150, 53.158%; route: 2.553, 43.084%; tC2Q: 0.223, 3.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R36C32[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_v_count_7_s0/Q</td>
</tr>
<tr>
<td>6.766</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/n289_s5/I0</td>
</tr>
<tr>
<td>7.321</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n289_s5/F</td>
</tr>
<tr>
<td>7.884</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/COUT</td>
</tr>
<tr>
<td>8.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_7_s/SUM</td>
</tr>
<tr>
<td>9.169</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n259_s/I1</td>
</tr>
<tr>
<td>9.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n259_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n258_s/CIN</td>
</tr>
<tr>
<td>9.576</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n258_s/COUT</td>
</tr>
<tr>
<td>9.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n257_s/CIN</td>
</tr>
<tr>
<td>10.046</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n257_s/SUM</td>
</tr>
<tr>
<td>10.459</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/I1</td>
</tr>
<tr>
<td>10.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/COUT</td>
</tr>
<tr>
<td>10.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/CIN</td>
</tr>
<tr>
<td>11.300</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s/SUM</td>
</tr>
<tr>
<td>11.960</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/I1</td>
</tr>
<tr>
<td>12.331</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/CIN</td>
</tr>
<tr>
<td>12.366</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s/COUT</td>
</tr>
<tr>
<td>12.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/CIN</td>
</tr>
<tr>
<td>12.836</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s/SUM</td>
</tr>
<tr>
<td>13.249</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n704_s8/I2</td>
</tr>
<tr>
<td>13.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n704_s8/F</td>
</tr>
<tr>
<td>14.014</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n704_s10/I0</td>
</tr>
<tr>
<td>14.476</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n704_s10/F</td>
</tr>
<tr>
<td>14.477</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n704_s3/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n704_s3/F</td>
</tr>
<tr>
<td>15.027</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n704_s1/I1</td>
</tr>
<tr>
<td>15.489</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n704_s1/F</td>
</tr>
<tr>
<td>15.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.979, 63.706%; route: 3.174, 33.822%; tC2Q: 0.232, 2.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_v_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>u_v9958/u_video_out/ff_v_en_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R33C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_v_en_s0/Q</td>
</tr>
<tr>
<td>18.682</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][B]</td>
<td>u_v9958/u_video_out/w_video_r_2_s0/I2</td>
</tr>
<tr>
<td>19.237</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C34[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_video_out/w_video_r_2_s0/F</td>
</tr>
<tr>
<td>19.931</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I2</td>
</tr>
<tr>
<td>20.302</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>20.310</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/I1</td>
</tr>
<tr>
<td>20.865</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C39[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/F</td>
</tr>
<tr>
<td>21.283</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I3</td>
</tr>
<tr>
<td>21.832</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>21.833</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>22.388</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C42[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>22.641</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>23.103</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C42[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>23.104</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>23.566</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C42[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>23.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[2][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C42[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.509, 60.265%; route: 2.082, 35.751%; tC2Q: 0.232, 3.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R36C32[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0/Q</td>
</tr>
<tr>
<td>7.011</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n290_s3/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n290_s3/F</td>
</tr>
<tr>
<td>7.754</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C32[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s/I1</td>
</tr>
<tr>
<td>8.125</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s/COUT</td>
</tr>
<tr>
<td>8.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/CIN</td>
</tr>
<tr>
<td>8.595</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/SUM</td>
</tr>
<tr>
<td>9.027</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n260_s/I1</td>
</tr>
<tr>
<td>9.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n260_s/COUT</td>
</tr>
<tr>
<td>9.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n259_s/CIN</td>
</tr>
<tr>
<td>9.868</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n259_s/SUM</td>
</tr>
<tr>
<td>10.265</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C32[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s/I1</td>
</tr>
<tr>
<td>10.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s/COUT</td>
</tr>
<tr>
<td>10.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C32[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/CIN</td>
</tr>
<tr>
<td>10.671</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/COUT</td>
</tr>
<tr>
<td>10.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/CIN</td>
</tr>
<tr>
<td>11.141</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s/SUM</td>
</tr>
<tr>
<td>11.801</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s/I1</td>
</tr>
<tr>
<td>12.172</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s/COUT</td>
</tr>
<tr>
<td>12.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/CIN</td>
</tr>
<tr>
<td>12.642</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s/SUM</td>
</tr>
<tr>
<td>12.813</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n706_s8/I2</td>
</tr>
<tr>
<td>13.383</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n706_s8/F</td>
</tr>
<tr>
<td>13.555</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n706_s6/I2</td>
</tr>
<tr>
<td>14.110</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n706_s6/F</td>
</tr>
<tr>
<td>14.507</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n706_s3/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n706_s3/F</td>
</tr>
<tr>
<td>14.883</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n706_s1/I1</td>
</tr>
<tr>
<td>15.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n706_s1/F</td>
</tr>
<tr>
<td>15.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.836, 63.781%; route: 3.082, 33.683%; tC2Q: 0.232, 2.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C32[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R35C32[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s/I0</td>
</tr>
<tr>
<td>7.841</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s/COUT</td>
</tr>
<tr>
<td>7.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C32[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s/CIN</td>
</tr>
<tr>
<td>8.311</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R32C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s/SUM</td>
</tr>
<tr>
<td>9.134</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_2_s/I0</td>
</tr>
<tr>
<td>9.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_2_s/COUT</td>
</tr>
<tr>
<td>9.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_3_s/CIN</td>
</tr>
<tr>
<td>10.174</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_3_s/SUM</td>
</tr>
<tr>
<td>10.827</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/I0</td>
</tr>
<tr>
<td>11.376</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_3_s/COUT</td>
</tr>
<tr>
<td>11.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/CIN</td>
</tr>
<tr>
<td>11.411</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s/COUT</td>
</tr>
<tr>
<td>11.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C29[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/CIN</td>
</tr>
<tr>
<td>11.881</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s/SUM</td>
</tr>
<tr>
<td>12.052</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s7/I0</td>
</tr>
<tr>
<td>12.569</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s7/F</td>
</tr>
<tr>
<td>12.982</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s4/I3</td>
</tr>
<tr>
<td>13.537</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s4/F</td>
</tr>
<tr>
<td>13.950</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s3/I0</td>
</tr>
<tr>
<td>14.499</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s3/F</td>
</tr>
<tr>
<td>14.998</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.755, 53.461%; route: 3.907, 43.930%; tC2Q: 0.232, 2.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_h_en_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][A]</td>
<td>u_v9958/u_video_out/ff_h_en_s6/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R32C34[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_h_en_s6/Q</td>
</tr>
<tr>
<td>18.920</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][A]</td>
<td>u_v9958/u_video_out/w_video_b_2_s0/I1</td>
</tr>
<tr>
<td>19.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_video_out/w_video_b_2_s0/F</td>
</tr>
<tr>
<td>20.168</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/I2</td>
</tr>
<tr>
<td>20.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C41[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/F</td>
</tr>
<tr>
<td>21.088</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/I1</td>
</tr>
<tr>
<td>21.550</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C42[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/F</td>
</tr>
<tr>
<td>21.552</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/I0</td>
</tr>
<tr>
<td>22.014</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C42[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/F</td>
</tr>
<tr>
<td>22.016</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/I2</td>
</tr>
<tr>
<td>22.565</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C42[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/F</td>
</tr>
<tr>
<td>22.566</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I1</td>
</tr>
<tr>
<td>23.028</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C42[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>23.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C42[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.007, 56.907%; route: 2.045, 38.703%; tC2Q: 0.232, 4.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R34C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_half_count_7_s0/Q</td>
</tr>
<tr>
<td>7.618</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_10_s5/I2</td>
</tr>
<tr>
<td>7.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_10_s5/F</td>
</tr>
<tr>
<td>9.233</td>
<td>1.244</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C30[1][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_pixel_pos_x_Z_6_s/I0</td>
</tr>
<tr>
<td>9.803</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_pixel_pos_x_Z_6_s/COUT</td>
</tr>
<tr>
<td>9.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C30[1][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_pixel_pos_x_Z_7_s/CIN</td>
</tr>
<tr>
<td>10.273</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R33C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_pixel_pos_x_Z_7_s/SUM</td>
</tr>
<tr>
<td>11.217</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pos_x_7_s/I0</td>
</tr>
<tr>
<td>11.734</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pos_x_7_s/SUM</td>
</tr>
<tr>
<td>12.641</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n710_s11/I3</td>
</tr>
<tr>
<td>13.103</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n710_s11/F</td>
</tr>
<tr>
<td>13.105</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n710_s8/I2</td>
</tr>
<tr>
<td>13.675</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n710_s8/F</td>
</tr>
<tr>
<td>13.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n710_s3/I2</td>
</tr>
<tr>
<td>14.225</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n710_s3/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n710_s1/I1</td>
</tr>
<tr>
<td>14.688</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n710_s1/F</td>
</tr>
<tr>
<td>14.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_6_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.971, 46.255%; route: 4.382, 51.043%; tC2Q: 0.232, 2.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R36C32[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0/Q</td>
</tr>
<tr>
<td>7.011</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n290_s3/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n290_s3/F</td>
</tr>
<tr>
<td>7.754</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C32[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s/I1</td>
</tr>
<tr>
<td>8.125</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s/COUT</td>
</tr>
<tr>
<td>8.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/CIN</td>
</tr>
<tr>
<td>8.595</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/SUM</td>
</tr>
<tr>
<td>9.027</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n260_s/I1</td>
</tr>
<tr>
<td>9.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n260_s/COUT</td>
</tr>
<tr>
<td>9.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n259_s/CIN</td>
</tr>
<tr>
<td>9.868</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n259_s/SUM</td>
</tr>
<tr>
<td>10.265</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C32[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s/I1</td>
</tr>
<tr>
<td>10.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s/COUT</td>
</tr>
<tr>
<td>10.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C32[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/SUM</td>
</tr>
<tr>
<td>11.524</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s/I1</td>
</tr>
<tr>
<td>11.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s/COUT</td>
</tr>
<tr>
<td>11.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s/CIN</td>
</tr>
<tr>
<td>12.365</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s/SUM</td>
</tr>
<tr>
<td>12.778</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n707_s8/I0</td>
</tr>
<tr>
<td>13.149</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n707_s8/F</td>
</tr>
<tr>
<td>13.319</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n707_s3/I2</td>
</tr>
<tr>
<td>13.690</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n707_s3/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n707_s1/I1</td>
</tr>
<tr>
<td>14.565</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n707_s1/F</td>
</tr>
<tr>
<td>14.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.138, 60.719%; route: 3.092, 36.539%; tC2Q: 0.232, 2.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
</tr>
<tr>
<td>6.779</td>
<td>0.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n270_s12/I2</td>
</tr>
<tr>
<td>7.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n270_s12/F</td>
</tr>
<tr>
<td>7.705</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/I0</td>
</tr>
<tr>
<td>8.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/F</td>
</tr>
<tr>
<td>9.111</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/I0</td>
</tr>
<tr>
<td>9.660</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/CIN</td>
</tr>
<tr>
<td>10.130</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/SUM</td>
</tr>
<tr>
<td>10.549</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/I3</td>
</tr>
<tr>
<td>11.669</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R29C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/F</td>
</tr>
<tr>
<td>13.206</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/I3</td>
</tr>
<tr>
<td>13.668</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/F</td>
</tr>
<tr>
<td>14.384</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_4_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 50.587%; route: 3.860, 46.611%; tC2Q: 0.232, 2.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
</tr>
<tr>
<td>6.779</td>
<td>0.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n270_s12/I2</td>
</tr>
<tr>
<td>7.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n270_s12/F</td>
</tr>
<tr>
<td>7.705</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/I0</td>
</tr>
<tr>
<td>8.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/F</td>
</tr>
<tr>
<td>9.111</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/I0</td>
</tr>
<tr>
<td>9.660</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/CIN</td>
</tr>
<tr>
<td>10.130</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/SUM</td>
</tr>
<tr>
<td>10.549</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/I3</td>
</tr>
<tr>
<td>11.669</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R29C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/F</td>
</tr>
<tr>
<td>13.206</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/I3</td>
</tr>
<tr>
<td>13.668</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/F</td>
</tr>
<tr>
<td>14.384</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 50.587%; route: 3.860, 46.611%; tC2Q: 0.232, 2.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
</tr>
<tr>
<td>6.779</td>
<td>0.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n270_s12/I2</td>
</tr>
<tr>
<td>7.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n270_s12/F</td>
</tr>
<tr>
<td>7.705</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/I0</td>
</tr>
<tr>
<td>8.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/F</td>
</tr>
<tr>
<td>9.111</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/I0</td>
</tr>
<tr>
<td>9.660</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/CIN</td>
</tr>
<tr>
<td>10.130</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/SUM</td>
</tr>
<tr>
<td>10.549</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/I3</td>
</tr>
<tr>
<td>11.669</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R29C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/F</td>
</tr>
<tr>
<td>13.206</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/I3</td>
</tr>
<tr>
<td>13.668</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/F</td>
</tr>
<tr>
<td>14.212</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_0_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 51.659%; route: 3.688, 45.480%; tC2Q: 0.232, 2.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
</tr>
<tr>
<td>6.779</td>
<td>0.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n270_s12/I2</td>
</tr>
<tr>
<td>7.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n270_s12/F</td>
</tr>
<tr>
<td>7.705</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/I0</td>
</tr>
<tr>
<td>8.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/F</td>
</tr>
<tr>
<td>9.111</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/I0</td>
</tr>
<tr>
<td>9.660</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/CIN</td>
</tr>
<tr>
<td>10.130</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/SUM</td>
</tr>
<tr>
<td>10.549</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/I3</td>
</tr>
<tr>
<td>11.669</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R29C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/F</td>
</tr>
<tr>
<td>13.206</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/I3</td>
</tr>
<tr>
<td>13.668</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/F</td>
</tr>
<tr>
<td>14.177</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_1_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 51.882%; route: 3.653, 45.245%; tC2Q: 0.232, 2.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
</tr>
<tr>
<td>6.779</td>
<td>0.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n270_s12/I2</td>
</tr>
<tr>
<td>7.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n270_s12/F</td>
</tr>
<tr>
<td>7.705</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/I0</td>
</tr>
<tr>
<td>8.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/F</td>
</tr>
<tr>
<td>9.111</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/I0</td>
</tr>
<tr>
<td>9.660</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/CIN</td>
</tr>
<tr>
<td>10.130</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/SUM</td>
</tr>
<tr>
<td>10.549</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/I3</td>
</tr>
<tr>
<td>11.669</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R29C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/F</td>
</tr>
<tr>
<td>13.206</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/I3</td>
</tr>
<tr>
<td>13.668</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/F</td>
</tr>
<tr>
<td>14.177</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_2_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 51.882%; route: 3.653, 45.245%; tC2Q: 0.232, 2.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_half_count_9_s0/Q</td>
</tr>
<tr>
<td>6.779</td>
<td>0.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n270_s12/I2</td>
</tr>
<tr>
<td>7.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n270_s12/F</td>
</tr>
<tr>
<td>7.705</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/I0</td>
</tr>
<tr>
<td>8.260</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_x_Z_12_s5/F</td>
</tr>
<tr>
<td>9.111</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/I0</td>
</tr>
<tr>
<td>9.660</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_8_s/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/CIN</td>
</tr>
<tr>
<td>10.130</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_scroll_pos_x_9_s/SUM</td>
</tr>
<tr>
<td>10.549</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s8/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/I3</td>
</tr>
<tr>
<td>11.669</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s7/F</td>
</tr>
<tr>
<td>11.842</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[3][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/I3</td>
</tr>
<tr>
<td>12.359</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R29C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s5/F</td>
</tr>
<tr>
<td>13.206</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/I3</td>
</tr>
<tr>
<td>13.668</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_5_s3/F</td>
</tr>
<tr>
<td>14.177</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_pos_x_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_3_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pos_x_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 51.882%; route: 3.653, 45.245%; tC2Q: 0.232, 2.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[2][A]</td>
<td>u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R36C32[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_ssg/ff_v_count_5_s0/Q</td>
</tr>
<tr>
<td>7.011</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td>u_v9958/u_timing_control/u_ssg/n290_s3/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/n290_s3/F</td>
</tr>
<tr>
<td>7.754</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C32[2][B]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s/I1</td>
</tr>
<tr>
<td>8.125</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s/COUT</td>
</tr>
<tr>
<td>8.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/CIN</td>
</tr>
<tr>
<td>8.595</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s/SUM</td>
</tr>
<tr>
<td>9.027</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n260_s/I1</td>
</tr>
<tr>
<td>9.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n260_s/COUT</td>
</tr>
<tr>
<td>9.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n259_s/CIN</td>
</tr>
<tr>
<td>9.868</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n259_s/SUM</td>
</tr>
<tr>
<td>10.265</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C32[2][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s/I1</td>
</tr>
<tr>
<td>10.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s/COUT</td>
</tr>
<tr>
<td>10.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C32[2][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/CIN</td>
</tr>
<tr>
<td>11.106</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s/SUM</td>
</tr>
<tr>
<td>11.524</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s/I1</td>
</tr>
<tr>
<td>11.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s/SUM</td>
</tr>
<tr>
<td>12.308</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n708_s8/I0</td>
</tr>
<tr>
<td>12.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n708_s8/F</td>
</tr>
<tr>
<td>12.849</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n708_s3/I2</td>
</tr>
<tr>
<td>13.419</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n708_s3/F</td>
</tr>
<tr>
<td>13.592</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n708_s1/I1</td>
</tr>
<tr>
<td>14.141</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n708_s1/F</td>
</tr>
<tr>
<td>14.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.954, 61.638%; route: 2.851, 35.475%; tC2Q: 0.232, 2.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>u_msx_slot/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>7.937</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C43[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I3</td>
</tr>
<tr>
<td>8.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C43[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.365</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>u_v9958/u_cpu_interface/n889_s2/I2</td>
</tr>
<tr>
<td>10.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n889_s2/F</td>
</tr>
<tr>
<td>11.484</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>12.039</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>13.246</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>13.708</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R31C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 24.111%; route: 5.821, 72.980%; tC2Q: 0.232, 2.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>u_msx_slot/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>7.937</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C43[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I3</td>
</tr>
<tr>
<td>8.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C43[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.365</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>u_v9958/u_cpu_interface/n889_s2/I2</td>
</tr>
<tr>
<td>10.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n889_s2/F</td>
</tr>
<tr>
<td>11.484</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>12.039</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>13.246</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>13.708</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R31C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 24.111%; route: 5.821, 72.980%; tC2Q: 0.232, 2.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>u_msx_slot/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>7.937</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C43[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I3</td>
</tr>
<tr>
<td>8.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C43[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.365</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>u_v9958/u_cpu_interface/n889_s2/I2</td>
</tr>
<tr>
<td>10.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n889_s2/F</td>
</tr>
<tr>
<td>11.484</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>12.039</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>13.246</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>13.708</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R31C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 24.111%; route: 5.821, 72.980%; tC2Q: 0.232, 2.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>u_msx_slot/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>7.937</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C43[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I3</td>
</tr>
<tr>
<td>8.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C43[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.365</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>u_v9958/u_cpu_interface/n889_s2/I2</td>
</tr>
<tr>
<td>10.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n889_s2/F</td>
</tr>
<tr>
<td>11.484</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>12.039</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>13.246</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>13.708</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R31C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C22[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 24.111%; route: 5.821, 72.980%; tC2Q: 0.232, 2.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>u_msx_slot/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>7.937</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C43[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I3</td>
</tr>
<tr>
<td>8.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C43[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.365</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>u_v9958/u_cpu_interface/n889_s2/I2</td>
</tr>
<tr>
<td>10.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n889_s2/F</td>
</tr>
<tr>
<td>11.484</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>12.039</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>13.246</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>13.708</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R31C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 24.111%; route: 5.821, 72.980%; tC2Q: 0.232, 2.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>u_msx_slot/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>7.937</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C43[0][A]</td>
<td>u_msx_slot/ff_valid_s6/I3</td>
</tr>
<tr>
<td>8.390</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C43[0][A]</td>
<td style=" background: #97FFFF;">u_msx_slot/ff_valid_s6/F</td>
</tr>
<tr>
<td>10.365</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>u_v9958/u_cpu_interface/n889_s2/I2</td>
</tr>
<tr>
<td>10.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_cpu_interface/n889_s2/F</td>
</tr>
<tr>
<td>11.484</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/I3</td>
</tr>
<tr>
<td>12.039</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2/F</td>
</tr>
<tr>
<td>13.246</td>
<td>1.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/I2</td>
</tr>
<tr>
<td>13.708</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R31C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 24.111%; route: 5.821, 72.980%; tC2Q: 0.232, 2.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C41[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_5_s0/Q</td>
</tr>
<tr>
<td>5.819</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_2_s0/Q</td>
</tr>
<tr>
<td>5.819</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_6_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_6_s0/Q</td>
</tr>
<tr>
<td>5.821</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.736%; tC2Q: 0.202, 42.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
</tr>
<tr>
<td>5.822</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.802%; tC2Q: 0.202, 42.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_7_s0/Q</td>
</tr>
<tr>
<td>5.822</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.802%; tC2Q: 0.202, 42.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C38[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_5_s0/Q</td>
</tr>
<tr>
<td>5.823</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 57.910%; tC2Q: 0.202, 42.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_6_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C26[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_6_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C26</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_color_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_color_0_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_color_0_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_pattern_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_pattern_2_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_pattern_2_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C26</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_hold4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap0_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>u_v9958/u_video_out/ff_hold4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R32C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_hold4_s0/Q</td>
</tr>
<tr>
<td>5.676</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_b_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][A]</td>
<td>u_v9958/u_video_out/ff_tap0_b_3_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C36[1][A]</td>
<td>u_v9958/u_video_out/ff_tap0_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.360%; tC2Q: 0.202, 60.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_hold4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap0_g_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>u_v9958/u_video_out/ff_hold4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R32C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_hold4_s0/Q</td>
</tr>
<tr>
<td>5.676</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_g_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_v9958/u_video_out/ff_tap0_g_5_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>u_v9958/u_video_out/ff_tap0_g_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.360%; tC2Q: 0.202, 60.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_hold4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap0_g_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>u_v9958/u_video_out/ff_hold4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R32C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_hold4_s0/Q</td>
</tr>
<tr>
<td>5.676</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_g_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>u_v9958/u_video_out/ff_tap0_g_6_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C36[2][A]</td>
<td>u_v9958/u_video_out/ff_tap0_g_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.360%; tC2Q: 0.202, 60.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_hold4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap0_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>u_v9958/u_video_out/ff_hold4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R32C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_hold4_s0/Q</td>
</tr>
<tr>
<td>5.676</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_r_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][B]</td>
<td>u_v9958/u_video_out/ff_tap0_r_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C36[1][B]</td>
<td>u_v9958/u_video_out/ff_tap0_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.360%; tC2Q: 0.202, 60.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_hold4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap0_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>u_v9958/u_video_out/ff_hold4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R32C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_hold4_s0/Q</td>
</tr>
<tr>
<td>5.682</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_b_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>u_v9958/u_video_out/ff_tap0_b_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>u_v9958/u_video_out/ff_tap0_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.433%; tC2Q: 0.202, 59.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_hold4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap0_g_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>u_v9958/u_video_out/ff_hold4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R32C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_hold4_s0/Q</td>
</tr>
<tr>
<td>5.682</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_g_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][A]</td>
<td>u_v9958/u_video_out/ff_tap0_g_3_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C36[2][A]</td>
<td>u_v9958/u_video_out/ff_tap0_g_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.433%; tC2Q: 0.202, 59.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_hold4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap0_g_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>u_v9958/u_video_out/ff_hold4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R32C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_hold4_s0/Q</td>
</tr>
<tr>
<td>5.682</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_g_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][B]</td>
<td>u_v9958/u_video_out/ff_tap0_g_4_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C36[2][B]</td>
<td>u_v9958/u_video_out/ff_tap0_g_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.433%; tC2Q: 0.202, 59.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[0][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R15C38[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C42[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C42[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C41[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1494</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_iorq_rd_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_iorq_rd_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_iorq_rd_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_iorq_rd_pre_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_iorq_rd_pre_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_iorq_rd_pre_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_address_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_address_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_address_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_wdata_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_wdata_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_wdata_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_ioreq_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_ioreq_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_ioreq_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9958/u_cpu_interface/ff_line_interrupt_enable_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_cpu_interface/ff_line_interrupt_enable_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_cpu_interface/ff_line_interrupt_enable_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9958/u_cpu_interface/ff_display_adjust_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_cpu_interface/ff_display_adjust_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_cpu_interface/ff_display_adjust_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ER_CL_s31</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ER_CL_s31/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ER_CL_s31/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_q_out_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_q_out_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_q_out_18_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1494</td>
<td>O_sdram_clk_d</td>
<td>1.531</td>
<td>2.442</td>
</tr>
<tr>
<td>121</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane[0]</td>
<td>3.631</td>
<td>1.528</td>
</tr>
<tr>
<td>91</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1743_4</td>
<td>6.187</td>
<td>1.943</td>
</tr>
<tr>
<td>84</td>
<td>u_v9958/u_timing_control/u_screen_mode/n873_18</td>
<td>5.056</td>
<td>2.226</td>
</tr>
<tr>
<td>77</td>
<td>clk42m</td>
<td>15.383</td>
<td>2.274</td>
</tr>
<tr>
<td>74</td>
<td>u_v9958/reg_screen_mode[3]</td>
<td>5.261</td>
<td>3.125</td>
</tr>
<tr>
<td>73</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_phase[1]</td>
<td>6.187</td>
<td>1.387</td>
</tr>
<tr>
<td>66</td>
<td>u_v9958/ff_next_vram4_7_10</td>
<td>6.005</td>
<td>1.582</td>
</tr>
<tr>
<td>65</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1161_21</td>
<td>4.129</td>
<td>2.254</td>
</tr>
<tr>
<td>64</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1359_9</td>
<td>8.158</td>
<td>1.357</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C39</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C47</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R20C45</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
