// Seed: 2068919419
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri0 id_11
);
  uwire id_13;
  assign id_13 = -1'b0;
  wire id_14;
  assign id_6 = id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd18
) (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    inout supply1 _id_7,
    input tri0 id_8
);
  logic id_10;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_8,
      id_4,
      id_2,
      id_4,
      id_1,
      id_0,
      id_3,
      id_4,
      id_8
  );
  wire [id_7 : 1 'b0] \id_11 ;
endmodule
