//WRITE BACK 


//MUX 
module Mux(in0,in1,control,out);

	input[63:0] in0,in1;
	input control; 
	output reg[63:0] out; 
	
	always@(in0,in1,control, out) begin
		if(control == 0) begin
			out = in0; 
		end 
		else begin	
			out = in1; 
		end 
	end 

endmodule
