

================================================================
== Vitis HLS Report for 'substitute'
================================================================
* Date:           Wed Nov 23 13:24:36 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        demo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.181 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.58>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [../../../Code/demo/substitute.c:3]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%input_r_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %input_r" [../../../Code/demo/substitute.c:3]   --->   Operation 11 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.87ns)   --->   "%add_ln15 = add i8 %input_r_read, i8 191" [../../../Code/demo/substitute.c:15]   --->   Operation 12 'add' 'add_ln15' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln15 = icmp_ult  i8 %add_ln15, i8 58" [../../../Code/demo/substitute.c:15]   --->   Operation 13 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%key_i_load = load i32 %key_i" [../../../Code/demo/substitute.c:17]   --->   Operation 14 'load' 'key_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %if.else, void %if.then" [../../../Code/demo/substitute.c:15]   --->   Operation 15 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %output_r, i8 %input_r_read" [../../../Code/demo/substitute.c:30]   --->   Operation 16 'write' 'write_ln30' <Predicate = (!icmp_ln15)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%br_ln0 = br void %if.end21_ifconv"   --->   Operation 17 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %key_i_load" [../../../Code/demo/substitute.c:17]   --->   Operation 18 'zext' 'zext_ln17' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%substitute_key_addr = getelementptr i8 %substitute_key, i64 0, i64 %zext_ln17" [../../../Code/demo/substitute.c:17]   --->   Operation 19 'getelementptr' 'substitute_key_addr' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.73ns)   --->   "%substitute_key_load = load i5 %substitute_key_addr" [../../../Code/demo/substitute.c:17]   --->   Operation 20 'load' 'substitute_key_load' <Predicate = (icmp_ln15)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 18> <ROM>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%add_ln23 = add i32 %key_i_load, i32 1" [../../../Code/demo/substitute.c:23]   --->   Operation 21 'add' 'add_ln23' <Predicate = (icmp_ln15)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i32 %add_ln23" [../../../Code/demo/substitute.c:24]   --->   Operation 22 'zext' 'zext_ln24' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%substitute_key_addr_1 = getelementptr i8 %substitute_key, i64 0, i64 %zext_ln24" [../../../Code/demo/substitute.c:24]   --->   Operation 23 'getelementptr' 'substitute_key_addr_1' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.73ns)   --->   "%substitute_key_load_1 = load i5 %substitute_key_addr_1" [../../../Code/demo/substitute.c:24]   --->   Operation 24 'load' 'substitute_key_load_1' <Predicate = (icmp_ln15)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 18> <ROM>

State 2 <SV = 1> <Delay = 4.18>
ST_2 : Operation 25 [1/2] (0.73ns)   --->   "%substitute_key_load = load i5 %substitute_key_addr" [../../../Code/demo/substitute.c:17]   --->   Operation 25 'load' 'substitute_key_load' <Predicate = (icmp_ln15)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 18> <ROM>
ST_2 : Operation 26 [1/1] (0.87ns)   --->   "%diff = sub i8 %substitute_key_load, i8 %input_r_read" [../../../Code/demo/substitute.c:17]   --->   Operation 26 'sub' 'diff' <Predicate = (icmp_ln15)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%icmp_ln21 = icmp_slt  i8 %diff, i8 1" [../../../Code/demo/substitute.c:21]   --->   Operation 27 'icmp' 'icmp_ln21' <Predicate = (icmp_ln15)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%select_ln21 = select i1 %icmp_ln21, i8 122, i8 96" [../../../Code/demo/substitute.c:21]   --->   Operation 28 'select' 'select_ln21' <Predicate = (icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln21 = add i8 %select_ln21, i8 %diff" [../../../Code/demo/substitute.c:21]   --->   Operation 29 'add' 'add_ln21' <Predicate = (icmp_ln15)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %output_r, i8 %add_ln21" [../../../Code/demo/substitute.c:21]   --->   Operation 30 'write' 'write_ln21' <Predicate = (icmp_ln15)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/2] (0.73ns)   --->   "%substitute_key_load_1 = load i5 %substitute_key_addr_1" [../../../Code/demo/substitute.c:24]   --->   Operation 31 'load' 'substitute_key_load_1' <Predicate = (icmp_ln15)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 18> <ROM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i8 %substitute_key_load_1" [../../../Code/demo/substitute.c:24]   --->   Operation 32 'trunc' 'trunc_ln24' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.71ns)   --->   "%icmp_ln24 = icmp_eq  i7 %trunc_ln24, i7 0" [../../../Code/demo/substitute.c:24]   --->   Operation 33 'icmp' 'icmp_ln24' <Predicate = (icmp_ln15)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.28ns)   --->   "%select_ln24 = select i1 %icmp_ln24, i32 0, i32 %add_ln23" [../../../Code/demo/substitute.c:24]   --->   Operation 34 'select' 'select_ln24' <Predicate = (icmp_ln15)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "%br_ln28 = br void %if.end21_ifconv" [../../../Code/demo/substitute.c:28]   --->   Operation 35 'br' 'br_ln28' <Predicate = (icmp_ln15)> <Delay = 0.46>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%key_i_flag_0 = phi i1 1, void %if.then, i1 0, void %if.else"   --->   Operation 36 'phi' 'key_i_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%key_i_new_0 = phi i32 %select_ln24, void %if.then, i32 0, void %if.else" [../../../Code/demo/substitute.c:24]   --->   Operation 37 'phi' 'key_i_new_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln32 = icmp_eq  i8 %input_r_read, i8 13" [../../../Code/demo/substitute.c:32]   --->   Operation 38 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.70ns)   --->   "%icmp_ln32_1 = icmp_eq  i8 %input_r_read, i8 10" [../../../Code/demo/substitute.c:32]   --->   Operation 39 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32, i1 %icmp_ln32_1" [../../../Code/demo/substitute.c:32]   --->   Operation 40 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln32 = select i1 %or_ln32, i32 0, i32 %key_i_new_0" [../../../Code/demo/substitute.c:32]   --->   Operation 41 'select' 'select_ln32' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %key_i_flag_0, void %switch.early.test, void %mergeST"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.70ns)   --->   "%icmp_ln3 = icmp_eq  i8 %input_r_read, i8 13" [../../../Code/demo/substitute.c:3]   --->   Operation 43 'icmp' 'icmp_ln3' <Predicate = (!key_i_flag_0)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%icmp_ln3_1 = icmp_eq  i8 %input_r_read, i8 10" [../../../Code/demo/substitute.c:3]   --->   Operation 44 'icmp' 'icmp_ln3_1' <Predicate = (!key_i_flag_0)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.14ns)   --->   "%or_ln3 = or i1 %icmp_ln3_1, i1 %icmp_ln3" [../../../Code/demo/substitute.c:3]   --->   Operation 45 'or' 'or_ln3' <Predicate = (!key_i_flag_0)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln3 = br i1 %or_ln3, void %if.end29.new, void %mergeST" [../../../Code/demo/substitute.c:3]   --->   Operation 46 'br' 'br_ln3' <Predicate = (!key_i_flag_0)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %select_ln32, i32 %key_i" [../../../Code/demo/substitute.c:34]   --->   Operation 47 'store' 'store_ln34' <Predicate = (or_ln3) | (key_i_flag_0)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end29.new"   --->   Operation 48 'br' 'br_ln0' <Predicate = (or_ln3) | (key_i_flag_0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [../../../Code/demo/substitute.c:36]   --->   Operation 49 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ key_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ substitute_key]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3     (spectopmodule) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
input_r_read          (read         ) [ 001]
add_ln15              (add          ) [ 000]
icmp_ln15             (icmp         ) [ 011]
key_i_load            (load         ) [ 000]
br_ln15               (br           ) [ 000]
write_ln30            (write        ) [ 000]
br_ln0                (br           ) [ 011]
zext_ln17             (zext         ) [ 000]
substitute_key_addr   (getelementptr) [ 001]
add_ln23              (add          ) [ 001]
zext_ln24             (zext         ) [ 000]
substitute_key_addr_1 (getelementptr) [ 001]
substitute_key_load   (load         ) [ 000]
diff                  (sub          ) [ 000]
icmp_ln21             (icmp         ) [ 000]
select_ln21           (select       ) [ 000]
add_ln21              (add          ) [ 000]
write_ln21            (write        ) [ 000]
substitute_key_load_1 (load         ) [ 000]
trunc_ln24            (trunc        ) [ 000]
icmp_ln24             (icmp         ) [ 000]
select_ln24           (select       ) [ 000]
br_ln28               (br           ) [ 000]
key_i_flag_0          (phi          ) [ 001]
key_i_new_0           (phi          ) [ 001]
icmp_ln32             (icmp         ) [ 000]
icmp_ln32_1           (icmp         ) [ 000]
or_ln32               (or           ) [ 000]
select_ln32           (select       ) [ 000]
br_ln0                (br           ) [ 000]
icmp_ln3              (icmp         ) [ 000]
icmp_ln3_1            (icmp         ) [ 000]
or_ln3                (or           ) [ 001]
br_ln3                (br           ) [ 000]
store_ln34            (store        ) [ 000]
br_ln0                (br           ) [ 000]
ret_ln36              (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="substitute_key">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="substitute_key"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="input_r_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 write_ln21/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="substitute_key_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="substitute_key_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
<pin id="91" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="substitute_key_load/1 substitute_key_load_1/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="substitute_key_addr_1_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="substitute_key_addr_1/1 "/>
</bind>
</comp>

<comp id="101" class="1005" name="key_i_flag_0_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="key_i_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="key_i_flag_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="key_i_flag_0/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="key_i_new_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="key_i_new_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="key_i_new_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="key_i_new_0/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln15_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln15_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="key_i_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="key_i_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln17_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln23_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln24_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="diff_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="1"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln21_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln21_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln21_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln24_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln24_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln24_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="1"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln32_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln32_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln32_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln32_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln3_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln34_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="input_r_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="1"/>
<pin id="248" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="255" class="1005" name="icmp_ln15_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="259" class="1005" name="substitute_key_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="1"/>
<pin id="261" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="substitute_key_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="add_ln23_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="269" class="1005" name="substitute_key_addr_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="1"/>
<pin id="271" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="substitute_key_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="62" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="40" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="52" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="62" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="160"><net_src comp="83" pin="7"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="156" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="185"><net_src comp="83" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="200" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="117" pin="4"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="224" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="216" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="62" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="258"><net_src comp="130" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="76" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="267"><net_src comp="145" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="272"><net_src comp="93" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {1 2 }
	Port: key_i | {2 }
 - Input state : 
	Port: substitute : input_r | {1 }
	Port: substitute : key_i | {1 }
	Port: substitute : substitute_key | {1 2 }
  - Chain level:
	State 1
		icmp_ln15 : 1
		br_ln15 : 2
		zext_ln17 : 1
		substitute_key_addr : 2
		substitute_key_load : 3
		add_ln23 : 1
		zext_ln24 : 2
		substitute_key_addr_1 : 3
		substitute_key_load_1 : 4
	State 2
		diff : 1
		icmp_ln21 : 2
		select_ln21 : 3
		add_ln21 : 4
		write_ln21 : 5
		trunc_ln24 : 1
		icmp_ln24 : 2
		select_ln24 : 3
		key_i_flag_0 : 1
		key_i_new_0 : 4
		or_ln32 : 1
		select_ln32 : 5
		br_ln0 : 2
		or_ln3 : 1
		br_ln3 : 1
		store_ln34 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln15_fu_130    |    0    |    11   |
|          |     icmp_ln21_fu_161    |    0    |    11   |
|          |     icmp_ln24_fu_186    |    0    |    10   |
|   icmp   |     icmp_ln32_fu_200    |    0    |    11   |
|          |    icmp_ln32_1_fu_205   |    0    |    11   |
|          |     icmp_ln3_fu_224     |    0    |    11   |
|          |    icmp_ln3_1_fu_229    |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |    select_ln21_fu_167   |    0    |    8    |
|  select  |    select_ln24_fu_192   |    0    |    32   |
|          |    select_ln32_fu_216   |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |     add_ln15_fu_124     |    0    |    15   |
|    add   |     add_ln23_fu_145     |    0    |    39   |
|          |     add_ln21_fu_175     |    0    |    15   |
|----------|-------------------------|---------|---------|
|    sub   |       diff_fu_156       |    0    |    15   |
|----------|-------------------------|---------|---------|
|    or    |      or_ln32_fu_210     |    0    |    2    |
|          |      or_ln3_fu_234      |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   | input_r_read_read_fu_62 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_68     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln17_fu_140    |    0    |    0    |
|          |     zext_ln24_fu_151    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln24_fu_182    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   236   |
|----------|-------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|substitute_key|    0   |   16   |    3   |
+--------------+--------+--------+--------+
|     Total    |    0   |   16   |    3   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln23_reg_264      |   32   |
|      icmp_ln15_reg_255      |    1   |
|     input_r_read_reg_246    |    8   |
|     key_i_flag_0_reg_101    |    1   |
|     key_i_new_0_reg_113     |   32   |
|substitute_key_addr_1_reg_269|    5   |
| substitute_key_addr_reg_259 |    5   |
+-----------------------------+--------+
|            Total            |   84   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_68 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_83 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   236  |
|   Memory  |    0   |    -   |   16   |    3   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   100  |   266  |
+-----------+--------+--------+--------+--------+
