Nawaaz Ahmed , Nikolay Mateev , Keshav Pingali, Synthesizing transformations for locality enhancement of imperfectly-nested loop nests, Proceedings of the 14th international conference on Supercomputing, p.141-152, May 08-11, 2000, Santa Fe, New Mexico, USA[doi>10.1145/335231.335245]
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
David F. Bacon , Susan L. Graham , Oliver J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys (CSUR), v.26 n.4, p.345-420, Dec. 1994[doi>10.1145/197405.197406]
Burger, D., Kagi, A., and Hrishikesh, M. S. 2000. Memory hierarchy extensions to simplescalar 3.0. Tech. Rep. TR99-25, Department of Computer Sciences, The University of Texas at Austin, Austin, TX.
Jacqueline Nobrega Chame , Rafael Saavedra, A compiler analysis of cache interference and its applications to compiler optimizations, University of Southern California, Los Angeles, CA, 1997
Bob Cmelik , David Keppel, Shade: a fast instruction-set simulator for execution profiling, Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.128-137, May 16-20, 1994, Nashville, Tennessee, USA[doi>10.1145/183018.183032]
Dennis Gannon , William Jalby , Kyle Gallivan, Strategies for cache and local memory management by global program transformation, Journal of Parallel and Distributed Computing, v.5 n.5, p.587-616, October 1988[doi>10.1016/0743-7315(88)90014-7]
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Cache miss equations: an analytical representation of cache misses, Proceedings of the 11th international conference on Supercomputing, p.317-324, July 07-11, 1997, Vienna, Austria[doi>10.1145/263580.263657]
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Precise miss analysis for program transformations with caches of arbitrary associativity, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.228-239, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291051]
Tony D. Givargis , JÃ¶rg Henkel , Frank Vahid, Interface and cache power exploration for core-based embedded system design, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.270-273, November 07-11, 1999, San Jose, California, USA
Dirk Grunwald , Benjamin Zorn , Robert Henderson, Improving the cache locality of memory allocation, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.177-186, June 21-25, 1993, Albuquerque, New Mexico, USA[doi>10.1145/155090.155107]
I. Kadayif , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , J. Ramanujam, Morphable Cache Architectures: Potential Benefits, Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems, p.128-137, August 2001, Snow Bird, Utah, USA[doi>10.1145/384197.384215]
Manjikian, N. and Abdelrahman, T. S. 1995. Fusion of loops for parallelism and locality. In Proceedings of the 24th International Conference on Parallel Processing (ICPP'95). Oconomowoc, Wisconsin. II:19--28.
Kathryn S. McKinley , Steve Carr , Chau-Wen Tseng, Improving data locality with loop transformations, ACM Transactions on Programming Languages and Systems (TOPLAS), v.18 n.4, p.424-453, July 1996[doi>10.1145/233561.233564]
Parthasarathy Ranganathan , Sarita Adve , Norman P. Jouppi, Reconfigurable caches and their application to media processing, Proceedings of the 27th annual international symposium on Computer architecture, p.214-224, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339685]
Reinman, G. and Jouppi, N. 1999. An integrated cache timing and power model. Cacti 2.0 technical report, COMPAQ Western Research Lab.
Gabriel Rivera , Chau-Wen Tseng, Eliminating conflict misses for high performance architectures, Proceedings of the 12th international conference on Supercomputing, p.353-360, July 1998, Melbourne, Australia[doi>10.1145/277830.277917]
Tajana Simunic , Luca Benini , Giovanni De Micheli, Energy-efficient design of battery-powered embedded systems, Proceedings of the 1999 international symposium on Low power electronics and design, p.212-217, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313928]
Yonghong Song , Zhiyuan Li, New tiling techniques to improve cache temporal locality, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.215-228, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301668]
Stanford Compiler Group. 1994. The SUIF Library, version 1.0 edition. Stanford Compiler Group.
O. Temam , C. Fricker , W. Jalby, Cache interference phenomena, Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.261-271, May 16-20, 1994, Nashville, Tennessee, USA[doi>10.1145/183018.183047]
Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996[doi>10.1007/BF01130407]
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
Qing Yi , Vikram Adve , Ken Kennedy, Transforming loops to recursion for multi-level memory hierarchies, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.169-181, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349323]
