Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Sep  5 19:37:19 2022
| Host         : vxserver running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu250figd2104-2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR3 <-> SLR2                    | 2910 |       |     23040 | 12.63 |
|   SLR2 -> SLR3                   | 1397 |       |           |  6.06 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR3 -> SLR2                   | 1513 |       |           |  6.57 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |   25 |    25 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR2 <-> SLR1                    | 3349 |       |     23040 | 14.54 |
|   SLR1 -> SLR2                   | 1439 |       |           |  6.25 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   | 1910 |       |           |  8.29 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |   23 |    23 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    | 3007 |       |     23040 | 13.05 |
|   SLR0 -> SLR1                   | 1610 |       |           |  6.99 |
|     Using TX_REG only            |   70 |    70 |           |       |
|     Using RX_REG only            |  144 |   144 |           |       |
|     Using Both TX_REG and RX_REG |   70 |    70 |           |       |
|   SLR1 -> SLR0                   | 1397 |       |           |  6.06 |
|     Using TX_REG only            |   32 |    32 |           |       |
|     Using RX_REG only            |   39 |    39 |           |       |
|     Using Both TX_REG and RX_REG |   32 |    32 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 9266 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 | 1454 |   18 |   41 |
| SLR2      | 1309 |    0 | 1810 |   41 |
| SLR1      |   39 | 1319 |    0 | 1315 |
| SLR0      |   49 |   32 | 1529 |    0 |
+-----------+------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 |  SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
| CLB                        |  43945 |  41302 | 14000 | 10193 |  81.38 |  76.49 |  25.93 |  18.88 |
|   CLBL                     |  23581 |  21948 |  7364 |  5414 |  80.54 |  74.96 |  25.15 |  18.49 |
|   CLBM                     |  20364 |  19354 |  6636 |  4779 |  82.38 |  78.29 |  26.84 |  19.33 |
| CLB LUTs                   | 204743 | 190008 | 69316 | 46319 |  47.39 |  43.98 |  16.05 |  10.72 |
|   LUT as Logic             | 171244 | 154552 | 62698 | 39714 |  39.64 |  35.78 |  14.51 |   9.19 |
|     using O5 output only   |   3340 |   3892 |  1015 |   822 |   0.77 |   0.90 |   0.23 |   0.19 |
|     using O6 output only   | 119685 | 103254 | 38902 | 25995 |  27.70 |  23.90 |   9.01 |   6.02 |
|     using O5 and O6        |  48219 |  47406 | 22781 | 12897 |  11.16 |  10.97 |   5.27 |   2.99 |
|   LUT as Memory            |  33499 |  35456 |  6618 |  6605 |  16.94 |  17.93 |   3.35 |   3.34 |
|     LUT as Distributed RAM |   7112 |  10552 |  4666 |  4771 |   3.60 |   5.34 |   2.36 |   2.41 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    124 |      4 |   184 |    39 |   0.06 |  <0.01 |   0.09 |   0.02 |
|       using O5 and O6      |   6988 |  10548 |  4482 |  4732 |   3.53 |   5.33 |   2.27 |   2.39 |
|     LUT as Shift Register  |  26387 |  24904 |  1952 |  1834 |  13.34 |  12.59 |   0.99 |   0.93 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   8870 |   6375 |  1885 |  1799 |   4.49 |   3.22 |   0.95 |   0.91 |
|       using O5 and O6      |  17517 |  18529 |    67 |    35 |   8.86 |   9.37 |   0.03 |   0.02 |
| CLB Registers              | 296706 | 305860 | 98088 | 60438 |  34.34 |  35.40 |  11.35 |   7.00 |
| CARRY8                     |   2736 |   2363 |   356 |   474 |   5.07 |   4.38 |   0.66 |   0.88 |
| F7 Muxes                   |   1122 |    658 |   887 |   616 |   0.52 |   0.30 |   0.41 |   0.29 |
| F8 Muxes                   |     47 |     47 |   154 |    45 |   0.04 |   0.04 |   0.14 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  566.5 |    341 |   123 |  82.5 |  84.30 |  50.74 |  18.30 |  12.28 |
|   RAMB36/FIFO              |    521 |    311 |   121 |    81 |  77.53 |  46.28 |  18.01 |  12.05 |
|     RAMB36E2 only          |    521 |    311 |   121 |    81 |  77.53 |  46.28 |  18.01 |  12.05 |
|   RAMB18                   |     91 |     60 |     4 |     3 |   6.77 |   4.46 |   0.30 |   0.22 |
|     RAMB18E2 only          |     91 |     60 |     4 |     3 |   6.77 |   4.46 |   0.30 |   0.22 |
| URAM                       |     64 |    112 |     0 |     0 |  20.00 |  35.00 |   0.00 |   0.00 |
| DSPs                       |   1027 |    775 |     3 |     3 |  33.43 |  25.23 |   0.10 |   0.10 |
| PLL                        |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| MMCM                       |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   7914 |   8601 |  2718 |  1793 |   7.33 |   7.96 |   2.52 |   1.66 |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       161 |   77.40 |          0 |     0.00 |          0 |     0.00 |  16 |
| SLR0      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       578 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


