{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647351827302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647351827304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 07:43:47 2022 " "Processing started: Tue Mar 15 07:43:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647351827304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351827304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_design -c filter_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_design -c filter_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351827304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647351827776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647351827776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EE465_filter_test.qxp 1 1 " "Found 1 design units, including 1 entities, in source file EE465_filter_test.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 EE465_filter_test " "Found entity 1: EE465_filter_test" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351837264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351837264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_TB " "Found entity 1: filter_TB" {  } { { "filter_TB.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351837273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351837273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_shape.v(74) " "Verilog HDL information at pulse_shape.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837278 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_shape.v(118) " "Verilog HDL information at pulse_shape.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837278 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_shape.v(174) " "Verilog HDL information at pulse_shape.v(174): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 174 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_shape.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_shape.v" { { "Info" "ISGN_ENTITY_NAME" "1 GSPS_filt " "Found entity 1: GSPS_filt" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351837280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351837280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_en.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_en " "Found entity 1: clk_en" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/clk_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351837286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351837286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_design.v 1 1 " "Found 1 design units, including 1 entities, in source file filter_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_design " "Found entity 1: filter_design" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351837293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351837293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GSM.v 1 1 " "Found 1 design units, including 1 entities, in source file GSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 GSM_filt " "Found entity 1: GSM_filt" {  } { { "GSM.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351837299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351837299 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PPS.v " "Can't analyze file -- file PPS.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1647351837300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ee465_gold_standard_srrc.v 1 1 " "Found 1 design units, including 1 entities, in source file ee465_gold_standard_srrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ee465_gold_standard_srrc " "Found entity 1: ee465_gold_standard_srrc" {  } { { "ee465_gold_standard_srrc.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/ee465_gold_standard_srrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351837304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351837304 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(63) " "Verilog HDL information at PPS_filt.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(106) " "Verilog HDL information at PPS_filt.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(140) " "Verilog HDL information at PPS_filt.v(140): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 140 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(155) " "Verilog HDL information at PPS_filt.v(155): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 155 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(166) " "Verilog HDL information at PPS_filt.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(177) " "Verilog HDL information at PPS_filt.v(177): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 177 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(188) " "Verilog HDL information at PPS_filt.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(203) " "Verilog HDL information at PPS_filt.v(203): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 203 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(847) " "Verilog HDL information at PPS_filt.v(847): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 847 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837311 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(890) " "Verilog HDL information at PPS_filt.v(890): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 890 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837312 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(924) " "Verilog HDL information at PPS_filt.v(924): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 924 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837312 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(939) " "Verilog HDL information at PPS_filt.v(939): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 939 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837312 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(955) " "Verilog HDL information at PPS_filt.v(955): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 955 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837312 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(971) " "Verilog HDL information at PPS_filt.v(971): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 971 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837312 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(987) " "Verilog HDL information at PPS_filt.v(987): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 987 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837312 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(999) " "Verilog HDL information at PPS_filt.v(999): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 999 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PPS_filt.v 2 2 " "Found 2 design units, including 2 entities, in source file PPS_filt.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPS_filt " "Found entity 1: PPS_filt" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351837316 ""} { "Info" "ISGN_ENTITY_NAME" "2 PPS_filt_101 " "Found entity 2: PPS_filt_101" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351837316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351837316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPSBAD.v(74) " "Verilog HDL information at PPSBAD.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837322 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPSBAD.v(123) " "Verilog HDL information at PPSBAD.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837323 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPSBAD.v(176) " "Verilog HDL information at PPSBAD.v(176): always construct contains both blocking and non-blocking assignments" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 176 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647351837323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PPSBAD.v 1 1 " "Found 1 design units, including 1 entities, in source file PPSBAD.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPS_filt_BAD " "Found entity 1: PPS_filt_BAD" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351837325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351837325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "filter_design " "Elaborating entity \"filter_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647351837571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B filter_design.v(34) " "Verilog HDL or VHDL warning at filter_design.v(34): object \"registered_ADC_B\" assigned a value but never read" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647351837572 "|filter_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EE465_filter_test EE465_filter_test:SRRC_test " "Elaborating entity \"EE465_filter_test\" for hierarchy \"EE465_filter_test:SRRC_test\"" {  } { { "filter_design.v" "SRRC_test" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647351837603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPS_filt PPS_filt:DUT " "Elaborating entity \"PPS_filt\" for hierarchy \"PPS_filt:DUT\"" {  } { { "filter_design.v" "DUT" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647351837752 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Hsys " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Hsys\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1647351841343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4624.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4624.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4624 " "Found entity 1: altsyncram_4624" {  } { { "db/altsyncram_4624.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/altsyncram_4624.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351844187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351844187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351844407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351844407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351844513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351844513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ngi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ngi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ngi " "Found entity 1: cntr_ngi" {  } { { "db/cntr_ngi.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cntr_ngi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351844653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351844653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351844716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351844716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351844795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351844795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351844938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351844938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351845008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351845008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351845112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351845112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351845178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351845178 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647351845920 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647351846178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.15.07:44:09 Progress: Loading sld9d03860e/alt_sld_fab_wrapper_hw.tcl " "2022.03.15.07:44:09 Progress: Loading sld9d03860e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351849688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351851903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351852036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351853074 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351853222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351853393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351853572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351853578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351853581 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647351854306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9d03860e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9d03860e/alt_sld_fab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351854733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351854733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351854821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351854821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351854824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351854824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351854925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351854925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351855050 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351855050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351855050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647351855151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351855151 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1647351856719 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A VCC " "Pin \"ADC_OEB_A\" is stuck at VCC" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647351867004 "|filter_design|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B VCC " "Pin \"ADC_OEB_B\" is stuck at VCC" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647351867004 "|filter_design|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647351867004 "|filter_design|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647351867004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647351867449 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tob208/engr-ece/Documents/EE465/3Deliverable/output_files/filter_design.map.smsg " "Generated suppressed messages file /home/tob208/engr-ece/Documents/EE465/3Deliverable/output_files/filter_design.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351872409 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 149 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 149 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1647351874310 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "118 " "Attempting to remove 118 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[0\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[0\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[0\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[0\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[1\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[1\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[2\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[2\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[3\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[3\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[4\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[4\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[5\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[5\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[6\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[6\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[7\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[7\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[8\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[8\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[9\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[9\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[10\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[10\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[11\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[11\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[12\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[12\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[13\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[13\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[14\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[14\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[15\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[15\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[16\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[16\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[16\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[17\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[17\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[17\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|lfsr_value\[0\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|lfsr_value\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|lfsr_value\[0\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|lfsr_value\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|lfsr_value\[1\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|lfsr_value\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|lfsr_value\[1\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|lfsr_value\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|symbol_clk_ena~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|symbol_clk_ena~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|symbol_clk_ena " "Removed I/O cell \"EE465_filter_test:SRRC_test\|symbol_clk_ena\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|sample_clk_ena~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|sample_clk_ena~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|sample_clk_ena " "Removed I/O cell \"EE465_filter_test:SRRC_test\|sample_clk_ena\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|system_clk~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|system_clk~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|system_clk " "Removed I/O cell \"EE465_filter_test:SRRC_test\|system_clk\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[0\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[0\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[1\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[1\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[2\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[2\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[3\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[3\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[4\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[4\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[5\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[5\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[6\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[6\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[7\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[7\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[8\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[8\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[9\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[9\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[10\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[10\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[11\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[11\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[12\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[12\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[13\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[13\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[2\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[2\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[0\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[0\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[1\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[1\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|reset~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|reset~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|reset " "Removed I/O cell \"EE465_filter_test:SRRC_test\|reset\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[3\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[3\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[2\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[2\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[1\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[1\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[4\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[4\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[5\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[5\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[6\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[6\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[7\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[7\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[8\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[8\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[9\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[9\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[10\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[10\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[11\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[11\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[12\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[12\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[13\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[13\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[14\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[14\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[15\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[15\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[16\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[16\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[16\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[17\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[17\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[17\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647351874362 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1647351874362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647351874697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647351874697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12165 " "Implemented 12165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647351875935 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647351875935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11906 " "Implemented 11906 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647351875935 ""} { "Info" "ICUT_CUT_TM_RAMS" "126 " "Implemented 126 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647351875935 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647351875935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647351875935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647351876051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 07:44:36 2022 " "Processing ended: Tue Mar 15 07:44:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647351876051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647351876051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647351876051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647351876051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1647351877478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647351877481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 07:44:37 2022 " "Processing started: Tue Mar 15 07:44:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647351877481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647351877481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off filter_design -c filter_design " "Command: quartus_fit --read_settings_files=off --write_settings_files=off filter_design -c filter_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647351877481 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647351877523 ""}
{ "Info" "0" "" "Project  = filter_design" {  } {  } 0 0 "Project  = filter_design" 0 0 "Fitter" 0 0 1647351877524 ""}
{ "Info" "0" "" "Revision = filter_design" {  } {  } 0 0 "Revision = filter_design" 0 0 "Fitter" 0 0 1647351877524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1647351877824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1647351877827 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "filter_design EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"filter_design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647351877915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647351877973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647351877973 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647351878814 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647351879327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647351879327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647351879327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647351879327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647351879327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647351879327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647351879327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647351879327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647351879327 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1647351879327 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647351879398 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647351879398 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647351879399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647351879399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647351879399 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1647351879398 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1647351879422 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1647351884726 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647351888366 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647351888366 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647351888366 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1647351888366 ""}
{ "Info" "ISTA_SDC_FOUND" "filter_design.sdc " "Reading SDC File: 'filter_design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647351888498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1647351888502 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1647351888983 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1647351888997 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647351888998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647351888998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647351888998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  input_clock " "  20.000  input_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647351888998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 160.000   sample_clk " " 160.000   sample_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647351888998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 640.000   symbol_clk " " 640.000   symbol_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647351888998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   system_clk " "  40.000   system_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647351888998 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1647351888998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EE465_filter_test:SRRC_test\|clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node EE465_filter_test:SRRC_test\|clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647351891634 ""}  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 22830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647351891634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\]  " "Automatically promoted node EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647351891634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[1\]~5 " "Destination node EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[1\]~5" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 17593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\]~14 " "Destination node EE465_filter_test:SRRC_test\|clock_box:cb1\|counter\[0\]~14" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 22279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_A~output " "Destination node ADC_CLK_A~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_B~output " "Destination node ADC_CLK_B~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_A~output " "Destination node DAC_CLK_A~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_B~output " "Destination node DAC_CLK_B~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_B~output " "Destination node DAC_WRT_B~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_A~output " "Destination node DAC_WRT_A~output" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 27120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[57\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[57\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 24362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[57\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[57\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 24420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891634 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647351891634 ""}  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 15370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647351891634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647351891635 ""}  } { { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 22836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647351891635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[3\]~_wirecell  " "Automatically promoted node KEY\[3\]~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|LFSR:mlfsr\|q\[0\] " "Destination node EE465_filter_test:SRRC_test\|LFSR:mlfsr\|q\[0\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 15377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[17\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[17\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 13484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[16\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[16\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 13483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[15\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[15\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 13482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[14\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[14\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 13481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[13\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[13\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 13480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[12\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[12\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 13479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[11\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[11\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 13478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[10\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[10\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 13477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[9\] " "Destination node EE465_filter_test:SRRC_test\|NCO_carrier:NCO_c\|NCO_carrier_st:NCO_carrier_st_inst\|asj_crd:ux005\|sin_o\[9\]" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 13476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1647351891635 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647351891635 ""}  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 13235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647351891635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 25238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 25262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 23446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647351891635 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647351891635 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 0 { 0 ""} 0 24281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647351891635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1647351893597 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647351893632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647351893635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647351893687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647351893747 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1647351893807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1647351895188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "35 Embedded multiplier block " "Packed 35 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1647351895248 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1647351895248 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_A " "Node \"ADC_OTR_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647351901031 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_B " "Node \"ADC_OTR_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647351901031 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647351901031 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647351901031 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_SMA_ADC4 " "Node \"OSC_SMA_ADC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_SMA_ADC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647351901031 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_DAC4 " "Node \"SMA_DAC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_DAC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647351901031 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock_27 " "Node \"clock_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1647351901031 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1647351901031 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647351901033 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1647351901091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1647351905684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647351909525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1647351909833 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1647351918948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647351918948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1647351921977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/3Deliverable/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1647351942416 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1647351942416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1647351944726 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1647351944726 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1647351944726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647351944730 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 18.82 " "Total time spent on timing analysis during the Fitter is 18.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1647351945397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647351945636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647351947028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647351947040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647351948205 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647351952975 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1647351958091 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tob208/engr-ece/Documents/EE465/3Deliverable/output_files/filter_design.fit.smsg " "Generated suppressed messages file /home/tob208/engr-ece/Documents/EE465/3Deliverable/output_files/filter_design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1647351959431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2026 " "Peak virtual memory: 2026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647351963266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 07:46:03 2022 " "Processing ended: Tue Mar 15 07:46:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647351963266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647351963266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647351963266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647351963266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1647351964739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647351964742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 07:46:04 2022 " "Processing started: Tue Mar 15 07:46:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647351964742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1647351964742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off filter_design -c filter_design " "Command: quartus_asm --read_settings_files=off --write_settings_files=off filter_design -c filter_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1647351964742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1647351965313 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1647351969852 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1647351970033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647351970536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 07:46:10 2022 " "Processing ended: Tue Mar 15 07:46:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647351970536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647351970536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647351970536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1647351970536 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1647351970930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1647351971974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647351971977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 07:46:11 2022 " "Processing started: Tue Mar 15 07:46:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647351971977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647351971977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta filter_design -c filter_design " "Command: quartus_sta filter_design -c filter_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647351971977 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1647351972030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647351972428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647351972429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351972478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351972478 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647351973863 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1647351973863 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1647351973863 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1647351973863 ""}
{ "Info" "ISTA_SDC_FOUND" "filter_design.sdc " "Reading SDC File: 'filter_design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647351973958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1647351973959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647351974226 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647351974234 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647351974272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.529 " "Worst-case setup slack is 9.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.529               0.000 system_clk  " "    9.529               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.861               0.000 input_clock  " "    9.861               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.220               0.000 altera_reserved_tck  " "   44.220               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351974856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 input_clock  " "    0.282               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 system_clk  " "    0.342               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 altera_reserved_tck  " "    0.389               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351974920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.247 " "Worst-case recovery slack is 95.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.247               0.000 altera_reserved_tck  " "   95.247               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351974938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.198 " "Worst-case removal slack is 1.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198               0.000 altera_reserved_tck  " "    1.198               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351974951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.630 " "Worst-case minimum pulse width slack is 9.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 input_clock  " "    9.630               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.570               0.000 system_clk  " "   19.570               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.567               0.000 altera_reserved_tck  " "   49.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351974972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351974972 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351975670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351975670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351975670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351975670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.117 ns " "Worst Case Available Settling Time: 39.117 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351975670 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351975670 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647351975670 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647351975685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647351975731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647351977242 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647351978076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.225 " "Worst-case setup slack is 10.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.225               0.000 system_clk  " "   10.225               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.703               0.000 input_clock  " "   10.703               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.881               0.000 altera_reserved_tck  " "   44.881               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351978351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 input_clock  " "    0.288               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 system_clk  " "    0.344               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351978467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.712 " "Worst-case recovery slack is 95.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.712               0.000 altera_reserved_tck  " "   95.712               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351978479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.096 " "Worst-case removal slack is 1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 altera_reserved_tck  " "    1.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351978490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.649 " "Worst-case minimum pulse width slack is 9.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 input_clock  " "    9.649               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.616               0.000 system_clk  " "   19.616               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351978517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351978517 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351979173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351979173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351979173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351979173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.204 ns " "Worst Case Available Settling Time: 39.204 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351979173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351979173 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647351979173 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647351979198 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647351979649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.141 " "Worst-case setup slack is 14.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.141               0.000 system_clk  " "   14.141               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.814               0.000 input_clock  " "   14.814               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.180               0.000 altera_reserved_tck  " "   47.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351979759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 input_clock  " "    0.108               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 system_clk  " "    0.141               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 altera_reserved_tck  " "    0.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351979896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.452 " "Worst-case recovery slack is 97.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.452               0.000 altera_reserved_tck  " "   97.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351979913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.571 " "Worst-case removal slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 altera_reserved_tck  " "    0.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351979927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 input_clock  " "    9.374               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.707               0.000 system_clk  " "   19.707               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647351979948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647351979948 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351980596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351980596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351980596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351980596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.560 ns " "Worst Case Available Settling Time: 39.560 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351980596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1647351980596 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647351980596 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647351981333 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647351981363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647351981718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 07:46:21 2022 " "Processing ended: Tue Mar 15 07:46:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647351981718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647351981718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647351981718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647351981718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1647351983404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647351983407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 07:46:23 2022 " "Processing started: Tue Mar 15 07:46:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647351983407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1647351983407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off filter_design -c filter_design " "Command: quartus_eda --read_settings_files=off --write_settings_files=off filter_design -c filter_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1647351983407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1647351984014 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "filter_design.vo /home/tob208/engr-ece/Documents/EE465/3Deliverable/simulation/modelsim/ simulation " "Generated file filter_design.vo in folder \"/home/tob208/engr-ece/Documents/EE465/3Deliverable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647351986758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647351988601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 07:46:28 2022 " "Processing ended: Tue Mar 15 07:46:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647351988601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647351988601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647351988601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1647351988601 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1647351988959 ""}
