{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710524335401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710524335401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 12:38:55 2024 " "Processing started: Fri Mar 15 12:38:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710524335401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710524335401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EightBitRegister -c EightBitRegister " "Command: quartus_map --read_settings_files=on --write_settings_files=off EightBitRegister -c EightBitRegister" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710524335401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710524336035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710524336035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 EightBitRegister.v(6) " "Verilog HDL Declaration information at EightBitRegister.v(6): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "EightBitRegister.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710524345621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 EightBitRegister.v(6) " "Verilog HDL Declaration information at EightBitRegister.v(6): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "EightBitRegister.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710524345621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 EightBitRegister.v(6) " "Verilog HDL Declaration information at EightBitRegister.v(6): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "EightBitRegister.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710524345621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 EightBitRegister.v(6) " "Verilog HDL Declaration information at EightBitRegister.v(6): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "EightBitRegister.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710524345621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 EightBitRegister.v(6) " "Verilog HDL Declaration information at EightBitRegister.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "EightBitRegister.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710524345629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 EightBitRegister.v(6) " "Verilog HDL Declaration information at EightBitRegister.v(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "EightBitRegister.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710524345637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file eightbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitRegister " "Found entity 1: EightBitRegister" {  } { { "EightBitRegister.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710524345640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710524345640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "FullAdder.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710524345656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710524345656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicregister.v 1 1 " "Found 1 design units, including 1 entities, in source file basicregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "BasicRegister.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/BasicRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710524345678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710524345678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarryadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "RippleCarryAdder.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/RippleCarryAdder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710524345696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710524345696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2s.v 1 1 " "Found 1 design units, including 1 entities, in source file b2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "b2s.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/b2s.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710524345713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710524345713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test EightBitRegister.v(97) " "Verilog HDL Implicit Net warning at EightBitRegister.v(97): created implicit net for \"test\"" {  } { { "EightBitRegister.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710524345713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EightBitRegister " "Elaborating entity \"EightBitRegister\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710524345777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test EightBitRegister.v(97) " "Verilog HDL or VHDL warning at EightBitRegister.v(97): object \"test\" assigned a value but never read" {  } { { "EightBitRegister.v" "" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710524345794 "|EightBitRegister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister NBitRegister:regA " "Elaborating entity \"NBitRegister\" for hierarchy \"NBitRegister:regA\"" {  } { { "EightBitRegister.v" "regA" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710524345802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:hex5 " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:hex5\"" {  } { { "EightBitRegister.v" "hex5" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710524345819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder RippleCarryAdder:Logic " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"RippleCarryAdder:Logic\"" {  } { { "EightBitRegister.v" "Logic" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710524345844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav RippleCarryAdder:Logic\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"RippleCarryAdder:Logic\|FAbehav:s0\"" {  } { { "RippleCarryAdder.v" "s0" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/RippleCarryAdder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710524345862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister NBitRegister:regCC " "Elaborating entity \"NBitRegister\" for hierarchy \"NBitRegister:regCC\"" {  } { { "EightBitRegister.v" "regCC" { Text "D:/Old_stuff/MyCSE2441Labs/Lab8/EightBitRegister.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710524345878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710524346602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Old_stuff/MyCSE2441Labs/Lab8/output_files/EightBitRegister.map.smsg " "Generated suppressed messages file D:/Old_stuff/MyCSE2441Labs/Lab8/output_files/EightBitRegister.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710524347014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710524347345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710524347345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710524347511 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710524347511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710524347511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710524347511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710524347612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 12:39:07 2024 " "Processing ended: Fri Mar 15 12:39:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710524347612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710524347612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710524347612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710524347612 ""}
