/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [10:0] _03_;
  wire [2:0] _04_;
  reg [3:0] _05_;
  reg [2:0] _06_;
  reg [9:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [10:0] celloutsig_0_47z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [12:0] celloutsig_0_63z;
  wire [19:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = !(celloutsig_0_27z ? celloutsig_0_27z : celloutsig_0_17z[2]);
  assign celloutsig_0_52z = !(celloutsig_0_27z ? celloutsig_0_29z[3] : celloutsig_0_46z);
  assign celloutsig_1_0z = !(in_data[183] ? in_data[116] : in_data[177]);
  assign celloutsig_1_6z = !(celloutsig_1_2z ? celloutsig_1_5z : celloutsig_1_2z);
  assign celloutsig_1_12z = !(celloutsig_1_0z ? celloutsig_1_9z : celloutsig_1_8z[1]);
  assign celloutsig_1_14z = !(celloutsig_1_8z[2] ? celloutsig_1_12z : celloutsig_1_9z);
  assign celloutsig_1_19z = !(celloutsig_1_5z ? in_data[172] : celloutsig_1_10z[2]);
  assign celloutsig_0_62z = ~((_01_ | celloutsig_0_22z) & celloutsig_0_13z);
  assign celloutsig_1_15z = ~((celloutsig_1_3z[21] | celloutsig_1_2z) & celloutsig_1_1z[5]);
  assign celloutsig_0_60z = celloutsig_0_13z | _00_;
  assign celloutsig_0_89z = celloutsig_0_38z[2] | celloutsig_0_63z[10];
  assign celloutsig_0_27z = celloutsig_0_23z | in_data[73];
  reg [10:0] _20_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _20_ <= 11'h000;
    else _20_ <= { celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_39z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_36z };
  assign { _03_[10:6], _01_, _03_[4:0] } = _20_;
  reg [2:0] _21_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _21_ <= 3'h0;
    else _21_ <= { celloutsig_0_14z[6:5], celloutsig_0_23z };
  assign { _04_[2], _02_, _00_ } = _21_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _05_ <= 4'h0;
    else _05_ <= { in_data[53:51], celloutsig_0_1z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 3'h0;
    else _06_ <= { celloutsig_0_2z[5], celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 10'h000;
    else _07_ <= { celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_47z = { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_40z, celloutsig_0_9z } & { celloutsig_0_46z, celloutsig_0_18z, celloutsig_0_43z, celloutsig_0_3z, celloutsig_0_35z };
  assign celloutsig_1_1z = in_data[128:123] & in_data[186:181];
  assign celloutsig_0_28z = { _07_[7:1], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_18z } & { celloutsig_0_12z[3:0], celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_16z, _05_, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_7z = { in_data[26:22], celloutsig_0_1z, celloutsig_0_0z } == celloutsig_0_4z[9:3];
  assign celloutsig_0_90z = celloutsig_0_73z[7:4] == { celloutsig_0_50z, celloutsig_0_43z, celloutsig_0_54z, celloutsig_0_62z };
  assign celloutsig_1_18z = in_data[180:160] == { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[166:154], celloutsig_1_2z } >= { in_data[172:165], celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z } >= { celloutsig_1_10z[3:2], celloutsig_1_7z };
  assign celloutsig_0_19z = { celloutsig_0_2z[5:1], celloutsig_0_3z, _05_, celloutsig_0_13z } > { celloutsig_0_4z[10:1], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[35:5] <= in_data[68:38];
  assign celloutsig_0_33z = celloutsig_0_3z <= celloutsig_0_21z[2:0];
  assign celloutsig_0_34z = celloutsig_0_20z[7:3] <= { celloutsig_0_18z[3:2], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_10z };
  assign celloutsig_0_35z = { celloutsig_0_31z[1], celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_9z } <= { celloutsig_0_32z[7:4], celloutsig_0_7z };
  assign celloutsig_0_30z = celloutsig_0_6z[16:5] || { celloutsig_0_14z[10], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[182:178] < celloutsig_1_1z[5:1];
  assign celloutsig_0_22z = { celloutsig_0_11z[4:2], celloutsig_0_3z, celloutsig_0_21z, _05_ } < { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_13z, celloutsig_0_0z, _06_ } < celloutsig_0_4z[15:11];
  assign celloutsig_0_36z = celloutsig_0_34z & ~(celloutsig_0_27z);
  assign celloutsig_0_1z = in_data[34] & ~(in_data[31]);
  assign celloutsig_0_15z = _06_[2] & ~(celloutsig_0_10z);
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z } % { 1'h1, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_32z = { celloutsig_0_14z[10:5], celloutsig_0_31z } * { celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_24z };
  assign celloutsig_0_40z = celloutsig_0_39z ? { celloutsig_0_11z[8:6], celloutsig_0_33z } : celloutsig_0_14z[5:2];
  assign celloutsig_0_2z = in_data[13] ? { in_data[43:35], celloutsig_0_1z } : in_data[50:41];
  assign celloutsig_0_29z = celloutsig_0_17z[4] ? { _07_[6:3], celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_7z } : { celloutsig_0_21z[3:1], _06_, celloutsig_0_27z };
  assign celloutsig_0_38z = - _07_[5:1];
  assign celloutsig_0_12z = - { _05_[2:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_3z = ~ { celloutsig_0_2z[1:0], celloutsig_0_1z };
  assign celloutsig_0_73z = ~ { in_data[25], celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_50z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_60z, celloutsig_0_46z, celloutsig_0_61z, celloutsig_0_54z };
  assign celloutsig_0_17z = ~ celloutsig_0_14z[10:3];
  assign celloutsig_0_18z = ~ celloutsig_0_11z[4:0];
  assign celloutsig_0_20z = ~ celloutsig_0_14z[13:5];
  assign celloutsig_0_21z = ~ celloutsig_0_2z[5:1];
  assign celloutsig_0_50z = | { celloutsig_0_28z[8:3], celloutsig_0_12z };
  assign celloutsig_0_54z = | celloutsig_0_28z[4:0];
  assign celloutsig_1_7z = | { celloutsig_1_1z[4:1], celloutsig_1_4z };
  assign celloutsig_0_43z = ~^ { celloutsig_0_18z[1:0], celloutsig_0_21z };
  assign celloutsig_0_46z = ~^ { celloutsig_0_43z, celloutsig_0_15z, celloutsig_0_33z };
  assign celloutsig_0_61z = ~^ { celloutsig_0_24z, celloutsig_0_31z };
  assign celloutsig_1_9z = ~^ { in_data[145:144], celloutsig_1_6z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_6z[18:3], celloutsig_0_6z[5:3] };
  assign celloutsig_0_13z = ~^ _05_[3:1];
  assign celloutsig_0_16z = ~^ { celloutsig_0_12z[6], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_63z = { celloutsig_0_47z[10:3], celloutsig_0_16z, _05_ } >> { celloutsig_0_31z[3:0], celloutsig_0_38z, celloutsig_0_27z, celloutsig_0_52z, celloutsig_0_19z, celloutsig_0_46z };
  assign celloutsig_0_4z = { celloutsig_0_2z[8:4], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } << { celloutsig_0_2z[4:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_10z = { in_data[126:125], celloutsig_1_0z, celloutsig_1_4z } << { celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_14z = { in_data[75:74], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z } << { celloutsig_0_12z[3], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, _06_, _06_ };
  assign celloutsig_0_31z = { celloutsig_0_29z[4:1], celloutsig_0_9z } << { celloutsig_0_6z[4:3], celloutsig_0_6z[5:3] };
  assign celloutsig_1_3z = { in_data[120:113], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } ~^ { in_data[153:129], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_4z[13:7], celloutsig_0_7z, celloutsig_0_9z } ~^ { in_data[91:85], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_5z = ~((in_data[161] & celloutsig_1_3z[14]) | (in_data[158] & celloutsig_1_2z));
  assign celloutsig_0_9z = ~((celloutsig_0_2z[1] & celloutsig_0_7z) | (_05_[1] & _06_[1]));
  assign celloutsig_0_23z = ~((celloutsig_0_13z & celloutsig_0_15z) | (celloutsig_0_15z & celloutsig_0_22z));
  assign { celloutsig_0_6z[9:3], celloutsig_0_6z[19:10] } = ~ { _05_, celloutsig_0_3z, celloutsig_0_2z[9:1], celloutsig_0_0z };
  assign _03_[5] = _01_;
  assign _04_[1:0] = { _02_, _00_ };
  assign celloutsig_0_6z[2:0] = celloutsig_0_6z[5:3];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
