

================================================================
== Vitis HLS Report for 'matmul_1'
================================================================
* Date:           Sat Sep 27 23:14:46 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.274 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   590611|   590611|  2.362 ms|  2.362 ms|  590602|  590602|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |          Instance         |     Module     |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +---------------------------+----------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_load_vec_fu_124        |load_vec        |      770|      770|  3.080 us|  3.080 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_load_mat_fu_145        |load_mat        |   589838|   589838|  2.359 ms|  2.359 ms|  589838|  589838|                                              no|
        |grp_compute_matmul_fu_156  |compute_matmul  |   590601|   590601|  2.362 ms|  2.362 ms|  590601|  590601|                                              no|
        |grp_store_result_fu_171    |store_result    |      770|      770|  3.080 us|  3.080 us|     769|     769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------+----------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.71>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx2_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %idx2"   --->   Operation 7 'read' 'idx2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_mat"   --->   Operation 8 'read' 'i_mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%vector_stream = alloca i64 1" [kernel_MatMul.cpp:81]   --->   Operation 9 'alloca' 'vector_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%matrix_stream = alloca i64 1" [kernel_MatMul.cpp:82]   --->   Operation 10 'alloca' 'matrix_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%result_stream = alloca i64 1" [kernel_MatMul.cpp:83]   --->   Operation 11 'alloca' 'result_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln90 = call void @load_vec, i32 %i_vec_0, i32 %i_vec_1, i32 %i_vec_2, i32 %i_vec_3, i32 %i_vec_4, i32 %i_vec_5, i32 %i_vec_6, i32 %i_vec_7, i32 %vector_stream" [kernel_MatMul.cpp:90]   --->   Operation 12 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 13 [2/2] (2.71ns)   --->   "%call_ln91 = call void @load_mat, i32 %gmem1, i64 %i_mat_read, i32 %matrix_stream, i25 %idx2_read" [kernel_MatMul.cpp:91]   --->   Operation 13 'call' 'call_ln91' <Predicate = true> <Delay = 2.71> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 14 [1/2] (1.28ns)   --->   "%call_ln90 = call void @load_vec, i32 %i_vec_0, i32 %i_vec_1, i32 %i_vec_2, i32 %i_vec_3, i32 %i_vec_4, i32 %i_vec_5, i32 %i_vec_6, i32 %i_vec_7, i32 %vector_stream" [kernel_MatMul.cpp:90]   --->   Operation 14 'call' 'call_ln90' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln91 = call void @load_mat, i32 %gmem1, i64 %i_mat_read, i32 %matrix_stream, i25 %idx2_read" [kernel_MatMul.cpp:91]   --->   Operation 15 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln92 = call void @compute_matmul, i32 %vector_stream, i32 %matrix_stream, i32 %result_stream, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MatMul.cpp:92]   --->   Operation 16 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln92 = call void @compute_matmul, i32 %vector_stream, i32 %matrix_stream, i32 %result_stream, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MatMul.cpp:92]   --->   Operation 17 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln93 = call void @store_result, i32 %o_vec_0, i32 %o_vec_1, i32 %o_vec_2, i32 %o_vec_3, i32 %o_vec_4, i32 %o_vec_5, i32 %o_vec_6, i32 %o_vec_7, i32 %result_stream" [kernel_MatMul.cpp:93]   --->   Operation 18 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.28>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i25 %idx2, i1 1, void @p_str"   --->   Operation 19 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %i_mat, i1 1, void @p_str"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem1, i1 1, void @p_str"   --->   Operation 21 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_7, i1 1, void @p_str"   --->   Operation 22 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_6, i1 1, void @p_str"   --->   Operation 23 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_5, i1 1, void @p_str"   --->   Operation 24 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_4, i1 1, void @p_str"   --->   Operation 25 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_3, i1 1, void @p_str"   --->   Operation 26 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_2, i1 1, void @p_str"   --->   Operation 27 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_1, i1 1, void @p_str"   --->   Operation 28 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_0, i1 1, void @p_str"   --->   Operation 29 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_113"   --->   Operation 30 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_54, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_57, void @empty_56, void @empty_113, i32 16, i32 16, i32 256, i32 16, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @vector_stream_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %vector_stream, i32 %vector_stream"   --->   Operation 32 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @matrix_stream_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %matrix_stream, i32 %matrix_stream"   --->   Operation 34 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @result_stream_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %result_stream, i32 %result_stream"   --->   Operation 36 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (1.28ns)   --->   "%call_ln93 = call void @store_result, i32 %o_vec_0, i32 %o_vec_1, i32 %o_vec_2, i32 %o_vec_3, i32 %o_vec_4, i32 %o_vec_5, i32 %o_vec_6, i32 %o_vec_7, i32 %result_stream" [kernel_MatMul.cpp:93]   --->   Operation 38 'call' 'call_ln93' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln94 = ret" [kernel_MatMul.cpp:94]   --->   Operation 39 'ret' 'ret_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ o_vec_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o_vec_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o_vec_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o_vec_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o_vec_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o_vec_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o_vec_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o_vec_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ i_vec_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i_mat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx2_read                (read                ) [ 0010000]
i_mat_read               (read                ) [ 0010000]
vector_stream            (alloca              ) [ 0111111]
matrix_stream            (alloca              ) [ 0111111]
result_stream            (alloca              ) [ 0011111]
call_ln90                (call                ) [ 0000000]
call_ln91                (call                ) [ 0000000]
call_ln92                (call                ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specstablecontent_ln0    (specstablecontent   ) [ 0000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty                    (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_167                (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_168                (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
call_ln93                (call                ) [ 0000000]
ret_ln94                 (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="o_vec_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="o_vec_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_vec_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_vec_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="o_vec_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o_vec_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o_vec_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o_vec_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="i_vec_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="i_vec_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="i_vec_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="i_vec_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="i_vec_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="i_vec_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="i_vec_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="i_vec_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="gmem1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="i_mat">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_mat"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="idx2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_vec"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_mat"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_result"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_113"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_stream_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_stream_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_stream_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="vector_stream_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vector_stream/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="matrix_stream_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrix_stream/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="result_stream_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_stream/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="idx2_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="25" slack="0"/>
<pin id="114" dir="0" index="1" bw="25" slack="0"/>
<pin id="115" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx2_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_mat_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_mat_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_load_vec_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="0" index="4" bw="32" slack="0"/>
<pin id="130" dir="0" index="5" bw="32" slack="0"/>
<pin id="131" dir="0" index="6" bw="32" slack="0"/>
<pin id="132" dir="0" index="7" bw="32" slack="0"/>
<pin id="133" dir="0" index="8" bw="32" slack="0"/>
<pin id="134" dir="0" index="9" bw="32" slack="0"/>
<pin id="135" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln90/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_load_mat_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="64" slack="0"/>
<pin id="149" dir="0" index="3" bw="32" slack="0"/>
<pin id="150" dir="0" index="4" bw="25" slack="0"/>
<pin id="151" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln91/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_compute_matmul_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2"/>
<pin id="159" dir="0" index="2" bw="32" slack="2"/>
<pin id="160" dir="0" index="3" bw="32" slack="2"/>
<pin id="161" dir="0" index="4" bw="32" slack="0"/>
<pin id="162" dir="0" index="5" bw="32" slack="0"/>
<pin id="163" dir="0" index="6" bw="32" slack="0"/>
<pin id="164" dir="0" index="7" bw="32" slack="0"/>
<pin id="165" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_store_result_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="0" index="3" bw="32" slack="0"/>
<pin id="176" dir="0" index="4" bw="32" slack="0"/>
<pin id="177" dir="0" index="5" bw="32" slack="0"/>
<pin id="178" dir="0" index="6" bw="32" slack="0"/>
<pin id="179" dir="0" index="7" bw="32" slack="0"/>
<pin id="180" dir="0" index="8" bw="32" slack="0"/>
<pin id="181" dir="0" index="9" bw="32" slack="4"/>
<pin id="182" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln93/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="idx2_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="25" slack="1"/>
<pin id="194" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="idx2_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_mat_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_mat_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="vector_stream_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="vector_stream "/>
</bind>
</comp>

<comp id="208" class="1005" name="matrix_stream_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="matrix_stream "/>
</bind>
</comp>

<comp id="214" class="1005" name="result_stream_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2"/>
<pin id="216" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="124" pin=8"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="118" pin="2"/><net_sink comp="145" pin=2"/></net>

<net id="155"><net_src comp="112" pin="2"/><net_sink comp="145" pin=4"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="156" pin=5"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="156" pin=6"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="156" pin=7"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="171" pin=4"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="171" pin=5"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="171" pin=6"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="171" pin=7"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="171" pin=8"/></net>

<net id="195"><net_src comp="112" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="200"><net_src comp="118" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="205"><net_src comp="100" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="124" pin=9"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="211"><net_src comp="104" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="217"><net_src comp="108" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="171" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_vec_0 | {5 6 }
	Port: o_vec_1 | {5 6 }
	Port: o_vec_2 | {5 6 }
	Port: o_vec_3 | {5 6 }
	Port: o_vec_4 | {5 6 }
	Port: o_vec_5 | {5 6 }
	Port: o_vec_6 | {5 6 }
	Port: o_vec_7 | {5 6 }
	Port: compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local | {3 4 }
	Port: compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1 | {3 4 }
	Port: compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2 | {3 4 }
	Port: compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3 | {3 4 }
 - Input state : 
	Port: matmul.1 : i_vec_0 | {1 2 }
	Port: matmul.1 : i_vec_1 | {1 2 }
	Port: matmul.1 : i_vec_2 | {1 2 }
	Port: matmul.1 : i_vec_3 | {1 2 }
	Port: matmul.1 : i_vec_4 | {1 2 }
	Port: matmul.1 : i_vec_5 | {1 2 }
	Port: matmul.1 : i_vec_6 | {1 2 }
	Port: matmul.1 : i_vec_7 | {1 2 }
	Port: matmul.1 : gmem1 | {1 2 }
	Port: matmul.1 : i_mat | {1 }
	Port: matmul.1 : idx2 | {1 }
	Port: matmul.1 : compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local | {3 4 }
	Port: matmul.1 : compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1 | {3 4 }
	Port: matmul.1 : compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2 | {3 4 }
	Port: matmul.1 : compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3 | {3 4 }
  - Chain level:
	State 1
		call_ln90 : 1
		call_ln91 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          |    grp_load_vec_fu_124    |    0    |   2.88  |    69   |   174   |
|   call   |    grp_load_mat_fu_145    |    0    |  0.421  |   178   |   124   |
|          | grp_compute_matmul_fu_156 |    1    |  2.282  |   248   |   228   |
|          |  grp_store_result_fu_171  |    0    |    0    |    20   |    14   |
|----------|---------------------------|---------|---------|---------|---------|
|   read   |   idx2_read_read_fu_112   |    0    |    0    |    0    |    0    |
|          |   i_mat_read_read_fu_118  |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    1    |  5.583  |   515   |   540   |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  i_mat_read_reg_197 |   64   |
|  idx2_read_reg_192  |   25   |
|matrix_stream_reg_208|   32   |
|result_stream_reg_214|   32   |
|vector_stream_reg_202|   32   |
+---------------------+--------+
|        Total        |   185  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------|------|------|------|--------||---------||---------||---------|
| grp_load_mat_fu_145 |  p2  |   2  |  64  |   128  ||    0    ||    63   |
| grp_load_mat_fu_145 |  p4  |   2  |  25  |   50   ||    0    ||    32   |
|---------------------|------|------|------|--------||---------||---------||---------|
|        Total        |      |      |      |   178  ||  0.881  ||    0    ||    95   |
|---------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    5   |   515  |   540  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   95   |
|  Register |    -   |    -   |   185  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   700  |   635  |
+-----------+--------+--------+--------+--------+
