#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5598b094b2b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5598b09e9520 .scope module, "int_csr_ce_fsm_dma_tb" "int_csr_ce_fsm_dma_tb" 3 5;
 .timescale -9 -12;
P_0x5598b0aac1c0 .param/l "CLKDIV" 1 3 140, C4<000000010100>;
P_0x5598b0aac200 .param/l "CMD_ADDR" 1 3 140, C4<000000101100>;
P_0x5598b0aac240 .param/l "CMD_CFG" 1 3 140, C4<000000100100>;
P_0x5598b0aac280 .param/l "CMD_LEN" 1 3 140, C4<000000110000>;
P_0x5598b0aac2c0 .param/l "CMD_OP" 1 3 140, C4<000000101000>;
P_0x5598b0aac300 .param/l "CS_CTRL" 1 3 140, C4<000000011000>;
P_0x5598b0aac340 .param/l "CTRL" 1 3 140, C4<000000000100>;
P_0x5598b0aac380 .param/l "DMA_ADDR" 1 3 141, C4<000000111100>;
P_0x5598b0aac3c0 .param/l "DMA_CFG" 1 3 141, C4<000000111000>;
P_0x5598b0aac400 .param/l "DMA_LEN" 1 3 141, C4<000001000000>;
L_0x5598b0ae2350 .functor OR 1, L_0x5598b0adbb80, L_0x5598b0aed360, C4<0>, C4<0>;
L_0x7f8ef8b5f7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac50b0_0 .net *"_ivl_25", 0 0, L_0x7f8ef8b5f7b0;  1 drivers
L_0x7f8ef8b5f8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac7060_0 .net *"_ivl_30", 0 0, L_0x7f8ef8b5f8d0;  1 drivers
L_0x7f8ef8b60338 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac7140_0 .net/2u *"_ivl_46", 28 0, L_0x7f8ef8b60338;  1 drivers
v0x5598b0ac7230_0 .net "addr_bytes_w", 1 0, L_0x5598b0adea50;  1 drivers
v0x5598b0ac72f0_0 .net "addr_lanes_w", 1 0, L_0x5598b0ade6e0;  1 drivers
v0x5598b0ac7400_0 .net "burst_size_w", 3 0, L_0x5598b0adf6f0;  1 drivers
v0x5598b0ac7510_0 .var "clk", 0 0;
v0x5598b0ac75b0_0 .net "clk_div_w", 2 0, L_0x5598b0add910;  1 drivers
v0x5598b0ac76c0_0 .net "cmd_addr_w", 31 0, L_0x5598b0add480;  1 drivers
v0x5598b0ac7780_0 .net "cmd_lanes_w", 1 0, L_0x5598b0ade540;  1 drivers
v0x5598b0ac7840_0 .net "cmd_len_w", 31 0, v0x5598b0a07680_0;  1 drivers
v0x5598b0ac7900_0 .net "cmd_start_w", 0 0, L_0x5598b0adcfd0;  1 drivers
v0x5598b0ac79a0_0 .net "cmd_trigger_clr_w", 0 0, v0x5598b0a1ca50_0;  1 drivers
v0x5598b0ac7a90_0 .net "cpha_w", 0 0, L_0x5598b0add4f0;  1 drivers
v0x5598b0ac7b30_0 .net "cpol_w", 0 0, L_0x5598b0add350;  1 drivers
v0x5598b0ac7bd0_0 .net "cs_auto_w", 0 0, L_0x5598b0add9b0;  1 drivers
v0x5598b0ac7cc0_0 .net "cs_n", 0 0, v0x5598b0ac0670_0;  1 drivers
v0x5598b0ac7ec0_0 .net "data_lanes_w", 1 0, L_0x5598b0ade810;  1 drivers
v0x5598b0ac7f80_0 .net "dma_addr_w", 31 0, L_0x5598b0adfb80;  1 drivers
v0x5598b0ac8090_0 .net "dma_axi_err_w", 0 0, v0x5598b0ab31a0_0;  1 drivers
v0x5598b0ac8130_0 .net "dma_busy_w", 0 0, v0x5598b0ab3a60_0;  1 drivers
v0x5598b0ac8220_0 .net "dma_dir_w", 0 0, L_0x5598b0adf8e0;  1 drivers
v0x5598b0ac8310_0 .net "dma_done_set_w", 0 0, v0x5598b0ab3ee0_0;  1 drivers
v0x5598b0ac8400_0 .net "dma_en_w", 0 0, L_0x5598b0add740;  1 drivers
v0x5598b0ac84f0_0 .net "dma_len_w", 31 0, L_0x5598b0adfbf0;  1 drivers
v0x5598b0ac8600_0 .net "dummy_cycles_w", 3 0, L_0x5598b0adedd0;  1 drivers
v0x5598b0ac86c0_0 .net "enable_w", 0 0, L_0x5598b0adc780;  1 drivers
v0x5598b0ac8760_0 .net "extra_dummy_w", 7 0, L_0x5598b0adf650;  1 drivers
v0x5598b0ac8850_0 .net "fifo_rx_empty_w", 0 0, L_0x5598b0ae1d10;  1 drivers
v0x5598b0ac88f0_0 .net "fifo_rx_full_w", 0 0, L_0x5598b0ae1be0;  1 drivers
v0x5598b0ac8990_0 .net "fifo_rx_level_w", 5 0, L_0x5598b0ae21e0;  1 drivers
v0x5598b0ac8a30_0 .net "fifo_rx_rd_data_w", 31 0, L_0x5598b0ae20b0;  1 drivers
v0x5598b0ac8ad0_0 .net "fifo_rx_re_csr_w", 0 0, L_0x5598b0adbb80;  1 drivers
v0x5598b0ac8b70_0 .net "fifo_rx_re_dma_w", 0 0, L_0x5598b0aed360;  1 drivers
v0x5598b0ac8c10_0 .net "fifo_tx_data_csr_w", 31 0, L_0x5598b0adbac0;  1 drivers
v0x5598b0ac8cb0_0 .net "fifo_tx_empty_w", 0 0, L_0x5598b0ae1640;  1 drivers
v0x5598b0ac8d50_0 .net "fifo_tx_full_w", 0 0, L_0x5598b0ae15a0;  1 drivers
v0x5598b0ac8df0_0 .net "fifo_tx_level_w", 5 0, L_0x5598b0ae1aa0;  1 drivers
v0x5598b0ac8e90_0 .net "fifo_tx_rd_data_w", 31 0, L_0x5598b0ae1970;  1 drivers
v0x5598b0ac8f80_0 .net "fifo_tx_we_csr_w", 0 0, L_0x5598b0adb9b0;  1 drivers
v0x5598b0ac9070_0 .net "fsm_done_w", 0 0, L_0x5598b0ae45e0;  1 drivers
v0x5598b0ac9110_0 .net "fsm_rx_data_w", 31 0, v0x5598b0ac2250_0;  1 drivers
v0x5598b0ac9200_0 .net "fsm_rx_wen_w", 0 0, v0x5598b0ac23b0_0;  1 drivers
v0x5598b0ac92f0_0 .net "fsm_start_w", 0 0, v0x5598b09ec580_0;  1 drivers
v0x5598b0ac93e0_0 .net "fsm_tx_ren_w", 0 0, L_0x5598b0aea330;  1 drivers
v0x5598b0ac94d0_0 .var/i "i", 31 0;
v0x5598b0ac95b0_0 .net "incr_addr_w", 0 0, L_0x5598b0adf980;  1 drivers
o0x7f8ef8bb1618 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x5598b0932890 .island tran;
p0x7f8ef8bb1618 .port I0x5598b0932890, o0x7f8ef8bb1618;
v0x5598b0ac96a0_0 .net8 "io", 3 0, p0x7f8ef8bb1618;  0 drivers, strength-aware
v0x5598b0ac9780_0 .net "is_write_w", 0 0, L_0x5598b0adef00;  1 drivers
v0x5598b0ac9870_0 .net "m_araddr", 31 0, L_0x5598b0aec9b0;  1 drivers
v0x5598b0ac9980_0 .net "m_arready", 0 0, v0x5598b0ac59c0_0;  1 drivers
v0x5598b0ac9a20_0 .net "m_arvalid", 0 0, L_0x5598b0aeca70;  1 drivers
v0x5598b0ac9b10_0 .net "m_awaddr", 31 0, L_0x5598b0aece20;  1 drivers
v0x5598b0ac9c20_0 .net "m_awready", 0 0, v0x5598b0ac5d40_0;  1 drivers
v0x5598b0ac9cc0_0 .net "m_awvalid", 0 0, L_0x5598b0aece90;  1 drivers
v0x5598b0ac9db0_0 .net "m_bready", 0 0, L_0x5598b0aed210;  1 drivers
v0x5598b0ac9ea0_0 .net "m_bresp", 1 0, v0x5598b0ac5f70_0;  1 drivers
v0x5598b0ac9fb0_0 .net "m_bvalid", 0 0, v0x5598b0ac6040_0;  1 drivers
v0x5598b0aca050_0 .net "m_rdata", 31 0, v0x5598b0ac6550_0;  1 drivers
v0x5598b0aca110_0 .net "m_rready", 0 0, L_0x5598b0aecb30;  1 drivers
v0x5598b0aca200_0 .net "m_rresp", 1 0, v0x5598b0ac68b0_0;  1 drivers
v0x5598b0aca310_0 .net "m_rvalid", 0 0, v0x5598b0ac6950_0;  1 drivers
v0x5598b0aca3b0_0 .net "m_wdata", 31 0, L_0x5598b0aecfc0;  1 drivers
v0x5598b0aca4c0_0 .net "m_wready", 0 0, v0x5598b0ac6ae0_0;  1 drivers
v0x5598b0aca560_0 .net "m_wstrb", 3 0, L_0x5598b0aecf50;  1 drivers
v0x5598b0aca670_0 .net "m_wvalid", 0 0, L_0x5598b0aed080;  1 drivers
v0x5598b0aca760_0 .net "mode_bits_w", 7 0, L_0x5598b0adf200;  1 drivers
v0x5598b0aca870_0 .net "mode_en_w", 0 0, L_0x5598b0adec10;  1 drivers
v0x5598b0aca960_0 .net "opcode_w", 7 0, L_0x5598b0adf0d0;  1 drivers
v0x5598b0acaa20_0 .var "paddr", 11 0;
v0x5598b0acaae0_0 .var "penable", 0 0;
v0x5598b0acab80_0 .net "prdata", 31 0, v0x5598b09da5f0_0;  1 drivers
L_0x7f8ef8b5f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5598b0acac20_0 .net "pready", 0 0, L_0x7f8ef8b5f018;  1 drivers
v0x5598b0acacc0_0 .var "psel", 0 0;
v0x5598b0acad60_0 .net "pslverr", 0 0, v0x5598b09d7160_0;  1 drivers
v0x5598b0acae00_0 .var "pstrb", 3 0;
v0x5598b0acaea0_0 .var "pwdata", 31 0;
v0x5598b0acaf40_0 .var "pwrite", 0 0;
v0x5598b0acafe0_0 .net "quad_en_w", 0 0, L_0x5598b0add2b0;  1 drivers
v0x5598b0acb0d0_0 .var "resetn", 0 0;
v0x5598b0acb170_0 .net "sclk", 0 0, L_0x5598b0ae2a00;  1 drivers
v0x5598b0acb260_0 .net "xip_en_w", 0 0, L_0x5598b0add160;  1 drivers
L_0x5598b0ae0480 .part L_0x5598b0ae1aa0, 0, 4;
L_0x5598b0ae0550 .part L_0x5598b0ae21e0, 0, 4;
L_0x5598b0ae1aa0 .concat [ 5 1 0 0], L_0x5598b0ae1a30, L_0x7f8ef8b5f7b0;
L_0x5598b0ae21e0 .concat [ 5 1 0 0], L_0x5598b0ae2170, L_0x7f8ef8b5f8d0;
L_0x5598b0aeaca0 .concat [ 3 29 0 0], L_0x5598b0add910, L_0x7f8ef8b60338;
p0x7f8ef8baff08 .port I0x5598b0932890, L_0x5598b0ae34c0;
 .tranvp 4 1 0, I0x5598b0932890, p0x7f8ef8bb1618 p0x7f8ef8baff08;
p0x7f8ef8baff38 .port I0x5598b0932890, L_0x5598b0ae3850;
 .tranvp 4 1 1, I0x5598b0932890, p0x7f8ef8bb1618 p0x7f8ef8baff38;
p0x7f8ef8baff68 .port I0x5598b0932890, L_0x5598b0ae3c30;
 .tranvp 4 1 2, I0x5598b0932890, p0x7f8ef8bb1618 p0x7f8ef8baff68;
p0x7f8ef8baff98 .port I0x5598b0932890, L_0x5598b0ae4030;
 .tranvp 4 1 3, I0x5598b0932890, p0x7f8ef8bb1618 p0x7f8ef8baff98;
p0x7f8ef8ba8678 .port I0x5598b0932890, L_0x5598b0aed600;
 .tranvp 4 1 0, I0x5598b0932890, p0x7f8ef8bb1618 p0x7f8ef8ba8678;
p0x7f8ef8ba86a8 .port I0x5598b0932890, L_0x5598b0aed9a0;
 .tranvp 4 1 1, I0x5598b0932890, p0x7f8ef8bb1618 p0x7f8ef8ba86a8;
p0x7f8ef8ba86d8 .port I0x5598b0932890, L_0x5598b0aedcc0;
 .tranvp 4 1 2, I0x5598b0932890, p0x7f8ef8bb1618 p0x7f8ef8ba86d8;
p0x7f8ef8ba8708 .port I0x5598b0932890, L_0x5598b0aedfb0;
 .tranvp 4 1 3, I0x5598b0932890, p0x7f8ef8bb1618 p0x7f8ef8ba8708;
S_0x5598b0a6f590 .scope task, "apb_write" "apb_write" 3 135, 3 135 0, S_0x5598b09e9520;
 .timescale -9 -12;
v0x5598b0a7d670_0 .var "addr", 11 0;
v0x5598b0a20ed0_0 .var "data", 31 0;
E_0x5598b0932d00 .event posedge, v0x5598b0a59220_0;
TD_int_csr_ce_fsm_dma_tb.apb_write ;
    %wait E_0x5598b0932d00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0acacc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0acaae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0acaf40_0, 0;
    %load/vec4 v0x5598b0a7d670_0;
    %assign/vec4 v0x5598b0acaa20_0, 0;
    %load/vec4 v0x5598b0a20ed0_0;
    %assign/vec4 v0x5598b0acaea0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5598b0acae00_0, 0;
    %wait E_0x5598b0932d00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0acaae0_0, 0;
    %wait E_0x5598b0932d00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0acacc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0acaae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0acaf40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5598b0acaa20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0acaea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0acae00_0, 0;
    %end;
S_0x5598b0a143e0 .scope module, "dev" "qspi_device" 3 126, 4 10 0, S_0x5598b09e9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x5598b08d6e70 .param/l "ADDR_BITS" 0 4 20, +C4<00000000000000000000000000011000>;
P_0x5598b08d6eb0 .param/l "ERASE_TIME" 0 4 23, +C4<00000000000000000000000001100100>;
P_0x5598b08d6ef0 .param/l "MEM_SIZE" 0 4 19, +C4<00000000000100000000000000000000>;
P_0x5598b08d6f30 .param/l "PAGE_SIZE" 0 4 21, +C4<00000000000000000000000100000000>;
P_0x5598b08d6f70 .param/l "SECTOR_SIZE" 0 4 22, +C4<00000000000000000001000000000000>;
P_0x5598b08d6fb0 .param/l "ST_ADDR" 1 4 55, C4<0010>;
P_0x5598b08d6ff0 .param/l "ST_CMD" 1 4 54, C4<0001>;
P_0x5598b08d7030 .param/l "ST_DATA_READ" 1 4 58, C4<0101>;
P_0x5598b08d7070 .param/l "ST_DATA_WRITE" 1 4 59, C4<0110>;
P_0x5598b08d70b0 .param/l "ST_DUMMY" 1 4 57, C4<0100>;
P_0x5598b08d70f0 .param/l "ST_ERASE" 1 4 60, C4<0111>;
P_0x5598b08d7130 .param/l "ST_IDLE" 1 4 53, C4<0000>;
P_0x5598b08d7170 .param/l "ST_ID_READ" 1 4 62, C4<1001>;
P_0x5598b08d71b0 .param/l "ST_MODE" 1 4 56, C4<0011>;
P_0x5598b08d71f0 .param/l "ST_STATUS" 1 4 61, C4<1000>;
v0x5598b09355c0_0 .net *"_ivl_11", 0 0, L_0x5598b0aed7c0;  1 drivers
v0x5598b082d190_0 .net *"_ivl_13", 0 0, L_0x5598b0aed8b0;  1 drivers
o0x7f8ef8ba8168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5598b07f7460_0 name=_ivl_14
v0x5598b078f540_0 .net *"_ivl_19", 0 0, L_0x5598b0aedb30;  1 drivers
v0x5598b08b45f0_0 .net *"_ivl_21", 0 0, L_0x5598b0aedc20;  1 drivers
o0x7f8ef8ba81f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5598b08b4240_0 name=_ivl_22
v0x5598b0836670_0 .net *"_ivl_27", 0 0, L_0x5598b0aede00;  1 drivers
v0x5598b0836a20_0 .net *"_ivl_29", 0 0, L_0x5598b0aedea0;  1 drivers
v0x5598b082cde0_0 .net *"_ivl_3", 0 0, L_0x5598b0aed4c0;  1 drivers
o0x7f8ef8ba82b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5598b0a1b980_0 name=_ivl_30
v0x5598b08f5d90_0 .net *"_ivl_5", 0 0, L_0x5598b0aed560;  1 drivers
o0x7f8ef8ba8318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5598b09d46d0_0 name=_ivl_6
v0x5598b09d4f80_0 .var "addr_reg", 23 0;
v0x5598b0a808e0_0 .var "bit_cnt", 31 0;
v0x5598b0a7f780_0 .var "byte_cnt", 31 0;
v0x5598b0a7e620_0 .var "cmd_reg", 7 0;
v0x5598b09d91c0_0 .var "continuous_read", 0 0;
v0x5598b0a01d40_0 .var "dummy_cycles", 4 0;
v0x5598b0a03540_0 .var "erase_counter", 31 0;
v0x5598b0a588a0_0 .var "id_reg", 23 0;
v0x5598b0a59840_0 .net "io_di", 3 0, L_0x5598b0aed420;  1 drivers
v0x5598b0a59b60_0 .var "io_do", 3 0;
v0x5598b0aa7230_0 .var "io_oe", 3 0;
v0x5598b0aa7400_0 .var "lanes", 3 0;
v0x5598b09fece0 .array "memory", 1048575 0, 7 0;
v0x5598b09f5260_0 .var "mode_bits", 7 0;
v0x5598b09f48b0_0 .var "nxt_addr_reg", 31 0;
v0x5598b09f4100_0 .var "nxt_bit_cnt", 31 0;
v0x5598b0a16830_0 .var "nxt_cmd_reg", 7 0;
v0x5598b0a56890_0 .net "qspi_cs_n", 0 0, v0x5598b0ac0670_0;  alias, 1 drivers
v0x5598b0a3fb20_0 .net8 "qspi_io0", 0 0, p0x7f8ef8ba8678;  1 drivers, strength-aware
v0x5598b0a3bf50_0 .net8 "qspi_io1", 0 0, p0x7f8ef8ba86a8;  1 drivers, strength-aware
v0x5598b0a11b00_0 .net8 "qspi_io2", 0 0, p0x7f8ef8ba86d8;  1 drivers, strength-aware
v0x5598b0a11ba0_0 .net8 "qspi_io3", 0 0, p0x7f8ef8ba8708;  1 drivers, strength-aware
v0x5598b0a7c500_0 .net "qspi_sclk", 0 0, L_0x5598b0ae2a00;  alias, 1 drivers
v0x5598b0a7c5a0_0 .var "shift_in", 7 0;
v0x5598b0a03760_0 .var "shift_out", 7 0;
v0x5598b0a58ce0_0 .var "state", 3 0;
v0x5598b0a16b20_0 .var "status_reg", 7 0;
v0x5598b0a11fd0_0 .var "wip", 0 0;
E_0x5598b07b3390/0 .event edge, v0x5598b0a11fd0_0, v0x5598b0a7c5a0_0, v0x5598b0a59840_0, v0x5598b0a808e0_0;
E_0x5598b07b3390/1 .event edge, v0x5598b09d4f80_0, v0x5598b0aa7400_0;
E_0x5598b07b3390 .event/or E_0x5598b07b3390/0, E_0x5598b07b3390/1;
E_0x5598b0aad7b0 .event posedge, v0x5598b0a56890_0, v0x5598b0a7c500_0;
E_0x5598b0aad7f0 .event posedge, v0x5598b0a7c500_0;
L_0x5598b0aed420 .concat [ 1 1 1 1], p0x7f8ef8ba8678, p0x7f8ef8ba86a8, p0x7f8ef8ba86d8, p0x7f8ef8ba8708;
L_0x5598b0aed4c0 .part v0x5598b0aa7230_0, 0, 1;
L_0x5598b0aed560 .part v0x5598b0a59b60_0, 0, 1;
L_0x5598b0aed600 .functor MUXZ 1, o0x7f8ef8ba8318, L_0x5598b0aed560, L_0x5598b0aed4c0, C4<>;
L_0x5598b0aed7c0 .part v0x5598b0aa7230_0, 1, 1;
L_0x5598b0aed8b0 .part v0x5598b0a59b60_0, 1, 1;
L_0x5598b0aed9a0 .functor MUXZ 1, o0x7f8ef8ba8168, L_0x5598b0aed8b0, L_0x5598b0aed7c0, C4<>;
L_0x5598b0aedb30 .part v0x5598b0aa7230_0, 2, 1;
L_0x5598b0aedc20 .part v0x5598b0a59b60_0, 2, 1;
L_0x5598b0aedcc0 .functor MUXZ 1, o0x7f8ef8ba81f8, L_0x5598b0aedc20, L_0x5598b0aedb30, C4<>;
L_0x5598b0aede00 .part v0x5598b0aa7230_0, 3, 1;
L_0x5598b0aedea0 .part v0x5598b0a59b60_0, 3, 1;
L_0x5598b0aedfb0 .functor MUXZ 1, o0x7f8ef8ba82b8, L_0x5598b0aedea0, L_0x5598b0aede00, C4<>;
S_0x5598b0a14750 .scope begin, "$unm_blk_216" "$unm_blk_216" 4 73, 4 73 0, S_0x5598b0a143e0;
 .timescale 0 0;
v0x5598b0a1ec10_0 .var/i "i", 31 0;
S_0x5598b0a1c550 .scope begin, "$unm_blk_238" "$unm_blk_238" 4 165, 4 165 0, S_0x5598b0a143e0;
 .timescale 0 0;
v0x5598b0a1dab0_0 .var/i "j", 31 0;
S_0x5598b0a0fa20 .scope begin, "$unm_blk_247" "$unm_blk_247" 4 201, 4 201 0, S_0x5598b0a143e0;
 .timescale 0 0;
v0x5598b08e74c0_0 .var/i "j", 31 0;
S_0x5598b0a12520 .scope module, "u_ce" "cmd_engine" 3 65, 5 6 0, S_0x5598b09e9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x5598b0a0e210 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x5598b0a0e250 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x5598b0a0e290 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x5598b0ae0650 .functor BUFZ 2, v0x5598b0a045a0_0, C4<00>, C4<00>, C4<00>;
L_0x5598b0ae0720 .functor BUFZ 2, v0x5598b09e53d0_0, C4<00>, C4<00>, C4<00>;
L_0x5598b0ae07f0 .functor BUFZ 2, v0x5598b0a60260_0, C4<00>, C4<00>, C4<00>;
L_0x5598b0ae08c0 .functor BUFZ 2, v0x5598b0a61110_0, C4<00>, C4<00>, C4<00>;
L_0x5598b0ae09c0 .functor BUFZ 1, v0x5598b09dc730_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0ae0a60 .functor BUFZ 4, v0x5598b09de6b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5598b0ae0b70 .functor NOT 1, v0x5598b09dde70_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0ae0c10 .functor BUFZ 1, v0x5598b09eca20_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0ae0cb0 .functor BUFZ 1, v0x5598b0a65ab0_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0ae0d80 .functor BUFZ 1, v0x5598b09eab90_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0ae0e80 .functor BUFZ 8, v0x5598b09d75b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5598b0ae0f50 .functor BUFZ 8, v0x5598b09dd030_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5598b0ae1090 .functor BUFZ 32, v0x5598b0a6d120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0ae1160 .functor BUFZ 32, v0x5598b09dd9f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0ae1020 .functor BUFZ 3, v0x5598b0a57240_0, C4<000>, C4<000>, C4<000>;
L_0x5598b0ae1310 .functor BUFZ 1, v0x5598b0a1a620_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0ae1470 .functor BUFZ 1, v0x5598b0a1bbb0_0, C4<0>, C4<0>, C4<0>;
v0x5598b08e3720_0 .net "addr_bytes_i", 1 0, L_0x5598b0adea50;  alias, 1 drivers
v0x5598b0a12d20_0 .net "addr_bytes_o", 1 0, L_0x5598b0ae08c0;  1 drivers
v0x5598b0a61110_0 .var "addr_bytes_r", 1 0;
v0x5598b0a5a1c0_0 .net "addr_lanes_i", 1 0, L_0x5598b0ade6e0;  alias, 1 drivers
v0x5598b09d89d0_0 .net "addr_lanes_o", 1 0, L_0x5598b0ae0720;  1 drivers
v0x5598b09e53d0_0 .var "addr_lanes_r", 1 0;
v0x5598b0a6d360_0 .net "addr_o", 31 0, L_0x5598b0ae1090;  1 drivers
v0x5598b0a6d120_0 .var "addr_r", 31 0;
v0x5598b0a050d0_0 .var "busy_o", 0 0;
v0x5598b0a59220_0 .net "clk", 0 0, v0x5598b0ac7510_0;  1 drivers
v0x5598b0a592e0_0 .net "clk_div_i", 2 0, L_0x5598b0add910;  alias, 1 drivers
v0x5598b0aa7910_0 .net "clk_div_o", 2 0, L_0x5598b0ae1020;  1 drivers
v0x5598b0a57240_0 .var "clk_div_r", 2 0;
v0x5598b0a17390_0 .net "cmd_addr_i", 31 0, L_0x5598b0add480;  alias, 1 drivers
v0x5598b0a0d880_0 .var "cmd_done_set_o", 0 0;
v0x5598b0a0d940_0 .net "cmd_lanes_i", 1 0, L_0x5598b0ade540;  alias, 1 drivers
v0x5598b0a048a0_0 .net "cmd_lanes_o", 1 0, L_0x5598b0ae0650;  1 drivers
v0x5598b0a045a0_0 .var "cmd_lanes_r", 1 0;
v0x5598b0a04090_0 .net "cmd_len_i", 31 0, v0x5598b0a07680_0;  alias, 1 drivers
v0x5598b0a1c990_0 .net "cmd_start_i", 0 0, L_0x5598b0adcfd0;  alias, 1 drivers
v0x5598b0a1ca50_0 .var "cmd_trigger_clr_o", 0 0;
v0x5598b0a1c0a0_0 .net "cpha_i", 0 0, L_0x5598b0add4f0;  alias, 1 drivers
v0x5598b0a1c160_0 .net "cpha_o", 0 0, L_0x5598b0ae1470;  1 drivers
v0x5598b0a1bbb0_0 .var "cpha_r", 0 0;
v0x5598b0a1bc50_0 .net "cpol_i", 0 0, L_0x5598b0add350;  alias, 1 drivers
v0x5598b0a1a560_0 .net "cpol_o", 0 0, L_0x5598b0ae1310;  1 drivers
v0x5598b0a1a620_0 .var "cpol_r", 0 0;
v0x5598b0a6cae0_0 .net "cs_auto_i", 0 0, L_0x5598b0add9b0;  alias, 1 drivers
v0x5598b0a6cba0_0 .net "cs_auto_o", 0 0, L_0x5598b0ae0cb0;  1 drivers
v0x5598b0a65ab0_0 .var "cs_auto_r", 0 0;
v0x5598b0a65b50_0 .net "data_lanes_i", 1 0, L_0x5598b0ade810;  alias, 1 drivers
v0x5598b0a65320_0 .net "data_lanes_o", 1 0, L_0x5598b0ae07f0;  1 drivers
v0x5598b0a60260_0 .var "data_lanes_r", 1 0;
v0x5598b0a60300_0 .net "dir_o", 0 0, L_0x5598b0ae0b70;  1 drivers
v0x5598b0a5e510_0 .net "done_i", 0 0, L_0x5598b0ae45e0;  alias, 1 drivers
v0x5598b0a5e5b0_0 .net "dummy_cycles_i", 3 0, L_0x5598b0adedd0;  alias, 1 drivers
v0x5598b0a5bb00_0 .net "dummy_cycles_o", 3 0, L_0x5598b0ae0a60;  1 drivers
v0x5598b09de6b0_0 .var "dummy_cycles_r", 3 0;
v0x5598b09d79f0_0 .net "extra_dummy_i", 7 0, L_0x5598b0adf650;  alias, 1 drivers
v0x5598b09de230_0 .var "extra_dummy_r", 7 0;
v0x5598b09dddb0_0 .net "is_write_i", 0 0, L_0x5598b0adef00;  alias, 1 drivers
v0x5598b09dde70_0 .var "is_write_r", 0 0;
v0x5598b09dd930_0 .net "len_o", 31 0, L_0x5598b0ae1160;  1 drivers
v0x5598b09dd9f0_0 .var "len_r", 31 0;
v0x5598b09dd4b0_0 .net "mode_bits_i", 7 0, L_0x5598b0adf200;  alias, 1 drivers
v0x5598b09dd570_0 .net "mode_bits_o", 7 0, L_0x5598b0ae0f50;  1 drivers
v0x5598b09dd030_0 .var "mode_bits_r", 7 0;
v0x5598b09dcbb0_0 .net "mode_en_i", 0 0, L_0x5598b0adec10;  alias, 1 drivers
v0x5598b09dcc70_0 .net "mode_en_o", 0 0, L_0x5598b0ae09c0;  1 drivers
v0x5598b09dc730_0 .var "mode_en_r", 0 0;
v0x5598b09dc7f0_0 .net "opcode_i", 7 0, L_0x5598b0adf0d0;  alias, 1 drivers
v0x5598b09dc340_0 .net "opcode_o", 7 0, L_0x5598b0ae0e80;  1 drivers
v0x5598b09d75b0_0 .var "opcode_r", 7 0;
v0x5598b09ee0a0_0 .net "quad_en_i", 0 0, L_0x5598b0add2b0;  alias, 1 drivers
v0x5598b09ee160_0 .net "quad_en_o", 0 0, L_0x5598b0ae0c10;  1 drivers
v0x5598b09eca20_0 .var "quad_en_r", 0 0;
v0x5598b09ecae0_0 .net "resetn", 0 0, v0x5598b0acb0d0_0;  1 drivers
v0x5598b09ec580_0 .var "start_o", 0 0;
v0x5598b09ec640_0 .var "state", 0 0;
L_0x7f8ef8b5f690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b09eb4e0_0 .net "xip_cont_read_i", 0 0, L_0x7f8ef8b5f690;  1 drivers
v0x5598b09eb5a0_0 .net "xip_cont_read_o", 0 0, L_0x5598b0ae0d80;  1 drivers
v0x5598b09eab90_0 .var "xip_cont_read_r", 0 0;
E_0x5598b0932f50/0 .event negedge, v0x5598b09ecae0_0;
E_0x5598b0932f50/1 .event posedge, v0x5598b0a59220_0;
E_0x5598b0932f50 .event/or E_0x5598b0932f50/0, E_0x5598b0932f50/1;
S_0x5598b0a17070 .scope module, "u_csr" "csr" 3 42, 6 10 0, S_0x5598b09e9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x5598b0aaf460 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x5598b0aaf4a0 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x5598b0aaf4e0 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x5598b0aaf520 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x5598b0aaf560 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x5598b0aaf5a0 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x5598b0aaf5e0 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x5598b0aaf620 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x5598b0aaf660 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x5598b0aaf6a0 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x5598b0aaf6e0 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x5598b0aaf720 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x5598b0aaf760 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x5598b0aaf7a0 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x5598b0aaf7e0 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x5598b0aaf820 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x5598b0aaf860 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x5598b0aaf8a0 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x5598b0aaf8e0 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x5598b0aaf920 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x5598b0aaf960 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x5598b0aaf9a0 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x5598b0aaf9e0 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x5598b0aafa20 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x5598b0aafa60 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x5598b0aafaa0 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x5598b0aafae0 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x5598b09f4750 .functor NOT 1, v0x5598b0acaae0_0, C4<0>, C4<0>, C4<0>;
L_0x5598b09f5140 .functor AND 1, v0x5598b0acacc0_0, L_0x5598b09f4750, C4<1>, C4<1>;
L_0x5598b09feb80 .functor AND 1, v0x5598b0acacc0_0, v0x5598b0acaae0_0, C4<1>, C4<1>;
L_0x5598b09b1320 .functor AND 1, L_0x5598b09feb80, v0x5598b0acaf40_0, C4<1>, C4<1>;
L_0x5598b09d4e20 .functor NOT 1, v0x5598b0acaf40_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0aade00 .functor AND 1, L_0x5598b09feb80, L_0x5598b09d4e20, C4<1>, C4<1>;
L_0x5598b0aade70 .functor BUFZ 12, v0x5598b0acaa20_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x5598b0acb5c0 .functor AND 1, L_0x5598b09b1320, v0x5598b09e4a70_0, C4<1>, C4<1>;
L_0x5598b0acb6d0 .functor NOT 1, v0x5598b09e8260_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0acb740 .functor AND 1, L_0x5598b0acb5c0, L_0x5598b0acb6d0, C4<1>, C4<1>;
L_0x5598b0adb9b0 .functor AND 1, L_0x5598b0acb740, L_0x5598b0adb8c0, C4<1>, C4<1>;
L_0x5598b0adbac0 .functor BUFZ 32, v0x5598b0acaea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0adbbf0 .functor AND 1, L_0x5598b0aade00, v0x5598b09e4a70_0, C4<1>, C4<1>;
L_0x5598b0adbdf0 .functor AND 1, L_0x5598b0adbbf0, L_0x5598b0adbd00, C4<1>, C4<1>;
L_0x5598b0adbb80 .functor AND 1, L_0x5598b0adbdf0, L_0x5598b0adbf80, C4<1>, C4<1>;
L_0x5598b0adc290 .functor AND 1, L_0x5598b0acb740, L_0x5598b0adc160, C4<1>, C4<1>;
L_0x5598b0adc480 .functor AND 1, L_0x5598b0adc290, L_0x5598b0adc390, C4<1>, C4<1>;
L_0x5598b0adc670 .functor AND 1, L_0x5598b0adc480, L_0x5598b0adc590, C4<1>, C4<1>;
L_0x5598b0adc8c0 .functor AND 1, L_0x5598b0adc670, L_0x5598b0adc820, C4<1>, C4<1>;
L_0x5598b0adcb10 .functor NOT 1, L_0x5598b0adc9d0, C4<0>, C4<0>, C4<0>;
L_0x5598b0adcc80 .functor AND 1, L_0x5598b0adc8c0, L_0x5598b0adcb10, C4<1>, C4<1>;
L_0x5598b0adcd90 .functor NOT 1, v0x5598b0ab3a60_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0adcec0 .functor AND 1, L_0x5598b0adcc80, L_0x5598b0adcd90, C4<1>, C4<1>;
L_0x5598b0adcfd0 .functor BUFZ 1, v0x5598b0a06ec0_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0add480 .functor BUFZ 32, v0x5598b0a08600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0adfb80 .functor BUFZ 32, v0x5598b0a03b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0adfbf0 .functor BUFZ 32, v0x5598b0a21150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0ae0100 .functor AND 5, L_0x5598b0adfdf0, L_0x5598b0ae0000, C4<11111>, C4<11111>;
L_0x7f8ef8b5f180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5598b09e6330_0 .net "CLKDIV_WMASK", 31 0, L_0x7f8ef8b5f180;  1 drivers
L_0x7f8ef8b5f2a0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x5598b09e5dc0_0 .net "CMDCFG_WMASK", 31 0, L_0x7f8ef8b5f2a0;  1 drivers
L_0x7f8ef8b5f330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x5598b09e5920_0 .net "CMDDMY_WMASK", 31 0, L_0x7f8ef8b5f330;  1 drivers
L_0x7f8ef8b5f2e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5598b0a06570_0 .net "CMDOP_WMASK", 31 0, L_0x7f8ef8b5f2e8;  1 drivers
L_0x7f8ef8b5f1c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x5598b0aa7670_0 .net "CSCTRL_WMASK", 31 0, L_0x7f8ef8b5f1c8;  1 drivers
L_0x7f8ef8b5f138 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x5598b0a58a60_0 .net "CTRL_WMASK", 31 0, L_0x7f8ef8b5f138;  1 drivers
L_0x7f8ef8b5f378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x5598b0a6c3f0_0 .net "DMACFG_WMASK", 31 0, L_0x7f8ef8b5f378;  1 drivers
L_0x7f8ef8b5f210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x5598b0a6c4d0_0 .net "XIPCFG_WMASK", 31 0, L_0x7f8ef8b5f210;  1 drivers
L_0x7f8ef8b5f258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5598b0a13640_0 .net "XIPCMD_WMASK", 31 0, L_0x7f8ef8b5f258;  1 drivers
v0x5598b0a13700_0 .net *"_ivl_0", 0 0, L_0x5598b09f4750;  1 drivers
v0x5598b0a5a920_0 .net *"_ivl_173", 4 0, L_0x5598b0adfdf0;  1 drivers
v0x5598b0a5aa00_0 .net *"_ivl_175", 4 0, L_0x5598b0ae0000;  1 drivers
v0x5598b0a60c90_0 .net *"_ivl_176", 4 0, L_0x5598b0ae0100;  1 drivers
v0x5598b0a60d70_0 .net *"_ivl_18", 0 0, L_0x5598b0acb5c0;  1 drivers
v0x5598b0a5d9e0_0 .net *"_ivl_20", 0 0, L_0x5598b0acb6d0;  1 drivers
L_0x7f8ef8b5f0a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x5598b0a5dac0_0 .net/2u *"_ivl_24", 11 0, L_0x7f8ef8b5f0a8;  1 drivers
v0x5598b0a6d990_0 .net *"_ivl_26", 0 0, L_0x5598b0adb8c0;  1 drivers
v0x5598b0a6da50_0 .net *"_ivl_33", 0 0, L_0x5598b0adbbf0;  1 drivers
L_0x7f8ef8b5f0f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x5598b0a6d610_0 .net/2u *"_ivl_34", 11 0, L_0x7f8ef8b5f0f0;  1 drivers
v0x5598b0a6d6f0_0 .net *"_ivl_36", 0 0, L_0x5598b0adbd00;  1 drivers
v0x5598b09e2640_0 .net *"_ivl_39", 0 0, L_0x5598b0adbdf0;  1 drivers
v0x5598b09e2700_0 .net *"_ivl_41", 0 0, L_0x5598b0adbf80;  1 drivers
L_0x7f8ef8b5f3c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x5598b09eda40_0 .net/2u *"_ivl_62", 11 0, L_0x7f8ef8b5f3c0;  1 drivers
v0x5598b09edb20_0 .net *"_ivl_64", 0 0, L_0x5598b0adc160;  1 drivers
v0x5598b09ed660_0 .net *"_ivl_66", 0 0, L_0x5598b0adc290;  1 drivers
v0x5598b09ed740_0 .net *"_ivl_69", 0 0, L_0x5598b0adc390;  1 drivers
v0x5598b09ebfb0_0 .net *"_ivl_70", 0 0, L_0x5598b0adc480;  1 drivers
v0x5598b09ec090_0 .net *"_ivl_73", 0 0, L_0x5598b0adc590;  1 drivers
v0x5598b09ebc60_0 .net *"_ivl_77", 0 0, L_0x5598b0adc820;  1 drivers
v0x5598b09ebd40_0 .net *"_ivl_78", 0 0, L_0x5598b0adc8c0;  1 drivers
v0x5598b0a05ef0_0 .net *"_ivl_8", 0 0, L_0x5598b09d4e20;  1 drivers
v0x5598b0a05fd0_0 .net *"_ivl_81", 0 0, L_0x5598b0adc9d0;  1 drivers
v0x5598b0a05b10_0 .net *"_ivl_82", 0 0, L_0x5598b0adcb10;  1 drivers
v0x5598b0815650_0 .net *"_ivl_84", 0 0, L_0x5598b0adcc80;  1 drivers
v0x5598b0815730_0 .net *"_ivl_86", 0 0, L_0x5598b0adcd90;  1 drivers
v0x5598b0815810_0 .net "a", 11 0, L_0x5598b0aade70;  1 drivers
v0x5598b0a05bb0_0 .net "access_phase", 0 0, L_0x5598b09feb80;  1 drivers
v0x5598b0a05730_0 .net "addr_bytes_o", 1 0, L_0x5598b0adea50;  alias, 1 drivers
v0x5598b0a057f0_0 .net "addr_lanes_o", 1 0, L_0x5598b0ade6e0;  alias, 1 drivers
v0x5598b0a08dc0_0 .net "axi_err_i", 0 0, v0x5598b0ab31a0_0;  alias, 1 drivers
v0x5598b0a08e60_0 .net "burst_size_o", 3 0, L_0x5598b0adf6f0;  alias, 1 drivers
v0x5598b0a089e0_0 .net "busy_i", 0 0, v0x5598b0ab3a60_0;  alias, 1 drivers
v0x5598b0a08aa0_0 .net "clk_div_o", 2 0, L_0x5598b0add910;  alias, 1 drivers
v0x5598b0a053e0_0 .var "clk_div_reg", 31 0;
v0x5598b0a054a0_0 .net "cmd_addr_o", 31 0, L_0x5598b0add480;  alias, 1 drivers
v0x5598b0a08600_0 .var "cmd_addr_reg", 31 0;
v0x5598b0a086c0_0 .var "cmd_cfg_reg", 31 0;
L_0x7f8ef8b5f528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b0a08220_0 .net "cmd_done_i", 0 0, L_0x7f8ef8b5f528;  1 drivers
v0x5598b0a082e0_0 .var "cmd_done_latched", 0 0;
v0x5598b0a07e40_0 .net "cmd_done_set_i", 0 0, L_0x5598b0ae45e0;  alias, 1 drivers
v0x5598b0a07f10_0 .var "cmd_dummy_reg", 31 0;
v0x5598b0a07a60_0 .net "cmd_lanes_o", 1 0, L_0x5598b0ade540;  alias, 1 drivers
v0x5598b0a07b50_0 .net "cmd_len_o", 31 0, v0x5598b0a07680_0;  alias, 1 drivers
v0x5598b0a07680_0 .var "cmd_len_reg", 31 0;
v0x5598b0a07740_0 .var "cmd_op_reg", 31 0;
v0x5598b0a072a0_0 .net "cmd_start_o", 0 0, L_0x5598b0adcfd0;  alias, 1 drivers
v0x5598b0a07370_0 .net "cmd_trig_ok", 0 0, L_0x5598b0adcec0;  1 drivers
v0x5598b0a06ec0_0 .var "cmd_trig_q", 0 0;
v0x5598b0a06f60_0 .net "cmd_trig_wr", 0 0, L_0x5598b0adc670;  1 drivers
v0x5598b0a06ae0_0 .net "cmd_trigger_clr_i", 0 0, v0x5598b0a1ca50_0;  alias, 1 drivers
v0x5598b0a06bb0_0 .net "cpha_o", 0 0, L_0x5598b0add4f0;  alias, 1 drivers
v0x5598b0a062d0_0 .net "cpol_o", 0 0, L_0x5598b0add350;  alias, 1 drivers
v0x5598b0a063a0_0 .net "cs_auto_o", 0 0, L_0x5598b0add9b0;  alias, 1 drivers
v0x5598b0995260_0 .var "cs_ctrl_reg", 31 0;
v0x5598b0995300_0 .net "cs_delay_o", 1 0, L_0x5598b0addb90;  1 drivers
v0x5598b08b3eb0_0 .net "cs_level_o", 1 0, L_0x5598b0addaf0;  1 drivers
v0x5598b0a02440_0 .var "ctrl_reg", 31 0;
v0x5598b0a024e0_0 .net "data_lanes_o", 1 0, L_0x5598b0ade810;  alias, 1 drivers
v0x5598b0a03a40_0 .net "dma_addr_o", 31 0, L_0x5598b0adfb80;  alias, 1 drivers
v0x5598b0a03b00_0 .var "dma_addr_reg", 31 0;
v0x5598b0a59620_0 .var "dma_cfg_reg", 31 0;
v0x5598b0a59700_0 .net "dma_dir_o", 0 0, L_0x5598b0adf8e0;  alias, 1 drivers
L_0x7f8ef8b5f570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b0a04ba0_0 .net "dma_done_i", 0 0, L_0x7f8ef8b5f570;  1 drivers
v0x5598b0a04c60_0 .var "dma_done_latched", 0 0;
v0x5598b0a043d0_0 .net "dma_done_set_i", 0 0, v0x5598b0ab3ee0_0;  alias, 1 drivers
v0x5598b0a04470_0 .net "dma_en_o", 0 0, L_0x5598b0add740;  alias, 1 drivers
v0x5598b0a21070_0 .net "dma_len_o", 31 0, L_0x5598b0adfbf0;  alias, 1 drivers
v0x5598b0a21150_0 .var "dma_len_reg", 31 0;
v0x5598b0a1ff10_0 .net "dummy_cycles_o", 3 0, L_0x5598b0adedd0;  alias, 1 drivers
v0x5598b0a1ffe0_0 .net "enable_o", 0 0, L_0x5598b0adc780;  alias, 1 drivers
v0x5598b0a1edb0_0 .net "err_set_i", 0 0, v0x5598b0ab31a0_0;  alias, 1 drivers
v0x5598b0a1ee50_0 .var "err_stat_reg", 31 0;
v0x5598b0a1dc50_0 .net "extra_dummy_o", 7 0, L_0x5598b0adf650;  alias, 1 drivers
v0x5598b0a1dd40_0 .net "fifo_rx_data_i", 31 0, L_0x5598b0ae20b0;  alias, 1 drivers
v0x5598b0a1b650_0 .var "fifo_rx_data_q", 31 0;
L_0x7f8ef8b5f498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b0a1b710_0 .net "fifo_rx_full_set_i", 0 0, L_0x7f8ef8b5f498;  1 drivers
v0x5598b0a1ae00_0 .var "fifo_rx_pop_seen", 0 0;
v0x5598b0a1aea0_0 .net "fifo_rx_re_o", 0 0, L_0x5598b0adbb80;  alias, 1 drivers
v0x5598b0a19fe0_0 .var "fifo_rx_re_q", 0 0;
v0x5598b0a1a0a0_0 .net "fifo_tx_data_o", 31 0, L_0x5598b0adbac0;  alias, 1 drivers
L_0x7f8ef8b5f450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b0a5f0d0_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7f8ef8b5f450;  1 drivers
v0x5598b0a5f190_0 .net "fifo_tx_we_o", 0 0, L_0x5598b0adb9b0;  alias, 1 drivers
v0x5598b0a5cef0_0 .net "hold_en_o", 0 0, L_0x5598b0add7e0;  1 drivers
v0x5598b0a5cf90_0 .net "incr_addr_o", 0 0, L_0x5598b0adf980;  alias, 1 drivers
v0x5598b0a5b3d0_0 .net "int_en_o", 4 0, L_0x5598b0adfd50;  1 drivers
v0x5598b0a5b4b0_0 .var "int_en_reg", 31 0;
v0x5598b09e3630_0 .var "int_stat_reg", 31 0;
v0x5598b09e36f0_0 .net "irq", 0 0, L_0x5598b0ae01a0;  1 drivers
v0x5598b09e3120_0 .net "is_write_o", 0 0, L_0x5598b0adef00;  alias, 1 drivers
v0x5598b09e31f0_0 .net "lsb_first_o", 0 0, L_0x5598b0add620;  1 drivers
v0x5598b09e2c10_0 .net "mode_bits_o", 7 0, L_0x5598b0adf200;  alias, 1 drivers
v0x5598b09e2cb0_0 .net "mode_en_cfg_o", 0 0, L_0x5598b0adec10;  alias, 1 drivers
v0x5598b09e2120_0 .net "opcode_o", 7 0, L_0x5598b0adf0d0;  alias, 1 drivers
L_0x7f8ef8b5f600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b09e21c0_0 .net "overrun_i", 0 0, L_0x7f8ef8b5f600;  1 drivers
v0x5598b09e0360_0 .net "paddr", 11 0, v0x5598b0acaa20_0;  1 drivers
v0x5598b09e0420_0 .net "pclk", 0 0, v0x5598b0ac7510_0;  alias, 1 drivers
v0x5598b09da550_0 .net "penable", 0 0, v0x5598b0acaae0_0;  1 drivers
v0x5598b09da5f0_0 .var "prdata", 31 0;
v0x5598b09d9ad0_0 .net "pready", 0 0, L_0x7f8ef8b5f018;  alias, 1 drivers
v0x5598b09d9b70_0 .net "presetn", 0 0, v0x5598b0acb0d0_0;  alias, 1 drivers
v0x5598b09d70c0_0 .net "psel", 0 0, v0x5598b0acacc0_0;  1 drivers
v0x5598b09d7160_0 .var "pslverr", 0 0;
v0x5598b09ecec0_0 .net "pstrb", 3 0, v0x5598b0acae00_0;  1 drivers
L_0x7f8ef8b5f060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5598b09ecfa0_0 .net "pstrb_eff", 3 0, L_0x7f8ef8b5f060;  1 drivers
v0x5598b09eafd0_0 .net "pwdata", 31 0, v0x5598b0acaea0_0;  1 drivers
v0x5598b09eb0b0_0 .net "pwrite", 0 0, v0x5598b0acaf40_0;  1 drivers
v0x5598b09ea680_0 .net "quad_en_o", 0 0, L_0x5598b0add2b0;  alias, 1 drivers
v0x5598b09ea750_0 .net "read_phase", 0 0, L_0x5598b0aade00;  1 drivers
v0x5598b09e8260_0 .var "ro_addr", 0 0;
v0x5598b09e8320_0 .net "rx_full_i", 0 0, L_0x5598b0ae1be0;  alias, 1 drivers
v0x5598b09e7d50_0 .net "rx_level_i", 3 0, L_0x5598b0ae0550;  1 drivers
v0x5598b09e7e30_0 .net "setup_phase", 0 0, L_0x5598b09f5140;  1 drivers
L_0x7f8ef8b5f5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b09e78d0_0 .net "timeout_i", 0 0, L_0x7f8ef8b5f5b8;  1 drivers
v0x5598b09e7990_0 .net "tx_empty_i", 0 0, L_0x5598b0ae1640;  alias, 1 drivers
v0x5598b09e4f80_0 .net "tx_level_i", 3 0, L_0x5598b0ae0480;  1 drivers
L_0x7f8ef8b5f648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b09e5040_0 .net "underrun_i", 0 0, L_0x7f8ef8b5f648;  1 drivers
v0x5598b09e4a70_0 .var "valid_addr", 0 0;
L_0x7f8ef8b5f408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b09e4b10_0 .net "wp_en_o", 0 0, L_0x7f8ef8b5f408;  1 drivers
v0x5598b09e4560_0 .net "wr_ok", 0 0, L_0x5598b0acb740;  1 drivers
v0x5598b09e4600_0 .net "write_phase", 0 0, L_0x5598b09b1320;  1 drivers
L_0x7f8ef8b5f4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b09e4050_0 .net "xip_active_i", 0 0, L_0x7f8ef8b5f4e0;  1 drivers
v0x5598b09e4110_0 .net "xip_addr_bytes_o", 1 0, L_0x5598b0adda50;  1 drivers
v0x5598b09e3b40_0 .var "xip_cfg_reg", 31 0;
v0x5598b09e3c20_0 .var "xip_cmd_reg", 31 0;
v0x5598b09d8160_0 .net "xip_cont_read_o", 0 0, L_0x5598b0addee0;  1 drivers
v0x5598b09d8200_0 .net "xip_data_lanes_o", 1 0, L_0x5598b0addce0;  1 drivers
v0x5598b0a59450_0 .net "xip_dummy_cycles_o", 3 0, L_0x5598b0adde40;  1 drivers
v0x5598b0a59510_0 .net "xip_en_o", 0 0, L_0x5598b0add160;  alias, 1 drivers
v0x5598b0a0ea20_0 .net "xip_mode_bits_o", 7 0, L_0x5598b0ade4a0;  1 drivers
v0x5598b0a0eb00_0 .net "xip_mode_en_o", 0 0, L_0x5598b0ade050;  1 drivers
v0x5598b0a23060_0 .net "xip_read_op_o", 7 0, L_0x5598b0ade270;  1 drivers
v0x5598b0a23140_0 .net "xip_write_en_o", 0 0, L_0x5598b0ade0f0;  1 drivers
v0x5598b0a380f0_0 .net "xip_write_op_o", 7 0, L_0x5598b0ade310;  1 drivers
E_0x5598b0aa74e0/0 .event edge, v0x5598b09ea750_0, v0x5598b09e4a70_0, v0x5598b0815810_0, v0x5598b0a02440_0;
E_0x5598b0aa74e0/1 .event edge, v0x5598b09e7d50_0, v0x5598b09e4f80_0, v0x5598b0a089e0_0, v0x5598b09e4050_0;
E_0x5598b0aa74e0/2 .event edge, v0x5598b0a082e0_0, v0x5598b0a04c60_0, v0x5598b0a5b4b0_0, v0x5598b09e3630_0;
E_0x5598b0aa74e0/3 .event edge, v0x5598b0a053e0_0, v0x5598b0995260_0, v0x5598b09e3b40_0, v0x5598b09e3c20_0;
E_0x5598b0aa74e0/4 .event edge, v0x5598b0a086c0_0, v0x5598b0a07740_0, v0x5598b0a08600_0, v0x5598b0a07680_0;
E_0x5598b0aa74e0/5 .event edge, v0x5598b0a07f10_0, v0x5598b0a59620_0, v0x5598b0a03b00_0, v0x5598b0a21150_0;
E_0x5598b0aa74e0/6 .event edge, v0x5598b0a1b650_0, v0x5598b09e8320_0, v0x5598b09e7990_0, v0x5598b0a1ee50_0;
E_0x5598b0aa74e0 .event/or E_0x5598b0aa74e0/0, E_0x5598b0aa74e0/1, E_0x5598b0aa74e0/2, E_0x5598b0aa74e0/3, E_0x5598b0aa74e0/4, E_0x5598b0aa74e0/5, E_0x5598b0aa74e0/6;
E_0x5598b0aa7310/0 .event edge, v0x5598b09e4600_0, v0x5598b09e4a70_0, v0x5598b09e8260_0, v0x5598b0815810_0;
E_0x5598b0aa7310/1 .event edge, v0x5598b09ecfa0_0, v0x5598b09eafd0_0, v0x5598b0a089e0_0;
E_0x5598b0aa7310 .event/or E_0x5598b0aa7310/0, E_0x5598b0aa7310/1;
E_0x5598b0a59c40 .event edge, v0x5598b0815810_0;
L_0x5598b0adb8c0 .cmp/eq 12, L_0x5598b0aade70, L_0x7f8ef8b5f0a8;
L_0x5598b0adbd00 .cmp/eq 12, L_0x5598b0aade70, L_0x7f8ef8b5f0f0;
L_0x5598b0adbf80 .reduce/nor v0x5598b0a1ae00_0;
L_0x5598b0adc160 .cmp/eq 12, L_0x5598b0aade70, L_0x7f8ef8b5f3c0;
L_0x5598b0adc390 .part L_0x7f8ef8b5f060, 1, 1;
L_0x5598b0adc590 .part v0x5598b0acaea0_0, 8, 1;
L_0x5598b0adc820 .part v0x5598b0a02440_0, 0, 1;
L_0x5598b0adc9d0 .part v0x5598b0a02440_0, 1, 1;
L_0x5598b0adc780 .part v0x5598b0a02440_0, 0, 1;
L_0x5598b0add160 .part v0x5598b0a02440_0, 1, 1;
L_0x5598b0add2b0 .part v0x5598b0a02440_0, 2, 1;
L_0x5598b0add350 .part v0x5598b0a02440_0, 3, 1;
L_0x5598b0add4f0 .part v0x5598b0a02440_0, 4, 1;
L_0x5598b0add620 .part v0x5598b0a02440_0, 5, 1;
L_0x5598b0add740 .part v0x5598b0a02440_0, 6, 1;
L_0x5598b0add7e0 .part v0x5598b0a02440_0, 9, 1;
L_0x5598b0add910 .part v0x5598b0a053e0_0, 0, 3;
L_0x5598b0add9b0 .part v0x5598b0995260_0, 0, 1;
L_0x5598b0addaf0 .part v0x5598b0995260_0, 1, 2;
L_0x5598b0addb90 .part v0x5598b0995260_0, 3, 2;
L_0x5598b0adda50 .part v0x5598b09e3b40_0, 0, 2;
L_0x5598b0addce0 .part v0x5598b09e3b40_0, 2, 2;
L_0x5598b0adde40 .part v0x5598b09e3b40_0, 4, 4;
L_0x5598b0addee0 .part v0x5598b09e3b40_0, 8, 1;
L_0x5598b0ade050 .part v0x5598b09e3b40_0, 9, 1;
L_0x5598b0ade0f0 .part v0x5598b09e3b40_0, 10, 1;
L_0x5598b0ade270 .part v0x5598b09e3c20_0, 0, 8;
L_0x5598b0ade310 .part v0x5598b09e3c20_0, 8, 8;
L_0x5598b0ade4a0 .part v0x5598b09e3c20_0, 16, 8;
L_0x5598b0ade540 .part v0x5598b0a086c0_0, 0, 2;
L_0x5598b0ade6e0 .part v0x5598b0a086c0_0, 2, 2;
L_0x5598b0ade810 .part v0x5598b0a086c0_0, 4, 2;
L_0x5598b0adea50 .part v0x5598b0a086c0_0, 6, 2;
L_0x5598b0adec10 .part v0x5598b0a086c0_0, 13, 1;
L_0x5598b0adedd0 .part v0x5598b0a086c0_0, 8, 4;
L_0x5598b0adef00 .part v0x5598b0a086c0_0, 12, 1;
L_0x5598b0adf0d0 .part v0x5598b0a07740_0, 0, 8;
L_0x5598b0adf200 .part v0x5598b0a07740_0, 8, 8;
L_0x5598b0adf650 .part v0x5598b0a07f10_0, 0, 8;
L_0x5598b0adf6f0 .part v0x5598b0a59620_0, 0, 4;
L_0x5598b0adf8e0 .part v0x5598b0a59620_0, 4, 1;
L_0x5598b0adf980 .part v0x5598b0a59620_0, 5, 1;
L_0x5598b0adfd50 .part v0x5598b0a5b4b0_0, 0, 5;
L_0x5598b0adfdf0 .part v0x5598b0a5b4b0_0, 0, 5;
L_0x5598b0ae0000 .part v0x5598b09e3630_0, 0, 5;
L_0x5598b0ae01a0 .reduce/or L_0x5598b0ae0100;
S_0x5598b0a5ad80 .scope begin, "$unm_blk_37" "$unm_blk_37" 6 310, 6 310 0, S_0x5598b0a17070;
 .timescale 0 0;
v0x5598b09e7070_0 .var "next_ctrl", 31 0;
S_0x5598b0a6dd10 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x5598b0a17070;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x5598b0a6dd10
v0x5598b09e6bb0_0 .var "cur", 31 0;
v0x5598b09e6770_0 .var "data", 31 0;
TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb ;
    %load/vec4 v0x5598b09ecfa0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x5598b09e6770_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5598b09e6bb0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %load/vec4 v0x5598b09ecfa0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x5598b09e6770_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x5598b09e6bb0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b09ecfa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x5598b09e6770_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x5598b09e6bb0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b09ecfa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x5598b09e6770_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x5598b09e6bb0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x5598b0a6e090 .scope module, "u_dma" "dma_engine" 3 103, 7 16 0, S_0x5598b09e9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 6 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 6 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x5598b0835eb0 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x5598b0835ef0 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000110>;
P_0x5598b0835f30 .param/l "S_DONE" 1 7 205, C4<101>;
P_0x5598b0835f70 .param/l "S_IDLE" 1 7 200, C4<000>;
P_0x5598b0835fb0 .param/l "S_RUN_RD" 1 7 202, C4<010>;
P_0x5598b0835ff0 .param/l "S_RUN_WR" 1 7 204, C4<100>;
P_0x5598b0836030 .param/l "S_WAIT_RD" 1 7 201, C4<001>;
P_0x5598b0836070 .param/l "S_WAIT_WR" 1 7 203, C4<011>;
P_0x5598b08360b0 .param/l "TX_DEPTH_LEVEL" 1 7 91, C4<010000>;
P_0x5598b08360f0 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x5598b0aeb260 .functor NOT 1, v0x5598b0ab3fb0_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0aeb2d0 .functor AND 1, L_0x5598b0add740, L_0x5598b0aeb260, C4<1>, C4<1>;
L_0x5598b0aebfd0 .functor NOT 1, v0x5598b0acb0d0_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0aec7f0 .functor NOT 1, v0x5598b0acb0d0_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0aec9b0 .functor BUFZ 32, v0x5598b09709d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0aeca70 .functor BUFZ 1, v0x5598b093f9d0_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0aecb30 .functor BUFZ 1, v0x5598b08f4f10_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0aecc40 .functor BUFZ 32, v0x5598b093fd20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0aecd00 .functor BUFZ 1, v0x5598b083fa30_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0aece20 .functor BUFZ 32, v0x5598b0930ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0aece90 .functor BUFZ 1, v0x5598b0aae6a0_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0aecfc0 .functor BUFZ 32, v0x5598b0ab1200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0aed080 .functor BUFZ 1, v0x5598b0ab1560_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0aecf50 .functor BUFZ 4, v0x5598b0ab1480_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5598b0aed210 .functor BUFZ 1, v0x5598b0aae760_0, C4<0>, C4<0>, C4<0>;
L_0x5598b0aed360 .functor BUFZ 1, v0x5598b0ab0c30_0, C4<0>, C4<0>, C4<0>;
L_0x7f8ef8b60380 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5598b0892cc0_0 .net/2u *"_ivl_0", 5 0, L_0x7f8ef8b60380;  1 drivers
v0x5598b0ab1980_0 .net *"_ivl_10", 0 0, L_0x5598b0aeb260;  1 drivers
v0x5598b0ab1a60_0 .net *"_ivl_16", 29 0, L_0x5598b0aeb3d0;  1 drivers
L_0x7f8ef8b60410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab1b50_0 .net *"_ivl_18", 1 0, L_0x7f8ef8b60410;  1 drivers
L_0x7f8ef8b60458 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab1c30_0 .net/2u *"_ivl_20", 3 0, L_0x7f8ef8b60458;  1 drivers
v0x5598b0ab1d10_0 .net *"_ivl_22", 0 0, L_0x5598b0aeb5f0;  1 drivers
L_0x7f8ef8b604a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab1dd0_0 .net/2u *"_ivl_24", 3 0, L_0x7f8ef8b604a0;  1 drivers
v0x5598b0ab1eb0_0 .net *"_ivl_28", 31 0, L_0x5598b0aeb8e0;  1 drivers
L_0x7f8ef8b604e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab1f90_0 .net *"_ivl_31", 27 0, L_0x7f8ef8b604e8;  1 drivers
v0x5598b0ab2070_0 .net *"_ivl_35", 3 0, L_0x5598b0aebbb0;  1 drivers
L_0x7f8ef8b60530 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab2150_0 .net/2u *"_ivl_38", 27 0, L_0x7f8ef8b60530;  1 drivers
L_0x7f8ef8b603c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab2230_0 .net/2u *"_ivl_4", 5 0, L_0x7f8ef8b603c8;  1 drivers
v0x5598b0ab2310_0 .net *"_ivl_40", 31 0, L_0x5598b0aebda0;  1 drivers
v0x5598b0ab23f0_0 .net *"_ivl_44", 29 0, L_0x5598b0aebee0;  1 drivers
L_0x7f8ef8b60578 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab24d0_0 .net *"_ivl_46", 1 0, L_0x7f8ef8b60578;  1 drivers
L_0x7f8ef8b605c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab25b0_0 .net/2u *"_ivl_48", 1 0, L_0x7f8ef8b605c0;  1 drivers
L_0x7f8ef8b60608 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab2690_0 .net/2u *"_ivl_52", 5 0, L_0x7f8ef8b60608;  1 drivers
v0x5598b0ab2880_0 .net *"_ivl_54", 5 0, L_0x5598b0aec2f0;  1 drivers
v0x5598b0ab2960_0 .var "addr_r", 31 0;
v0x5598b0ab2a20_0 .net "araddr_o", 31 0, L_0x5598b0aec9b0;  alias, 1 drivers
v0x5598b0ab2b00_0 .net "araddr_w", 31 0, v0x5598b09709d0_0;  1 drivers
v0x5598b0ab2bc0_0 .net "arready_i", 0 0, v0x5598b0ac59c0_0;  alias, 1 drivers
v0x5598b0ab2c60_0 .net "arvalid_o", 0 0, L_0x5598b0aeca70;  alias, 1 drivers
v0x5598b0ab2d00_0 .net "arvalid_w", 0 0, v0x5598b093f9d0_0;  1 drivers
v0x5598b0ab2dd0_0 .net "awaddr_o", 31 0, L_0x5598b0aece20;  alias, 1 drivers
v0x5598b0ab2e70_0 .net "awaddr_w", 31 0, v0x5598b0930ce0_0;  1 drivers
v0x5598b0ab2f60_0 .net "awready_i", 0 0, v0x5598b0ac5d40_0;  alias, 1 drivers
v0x5598b0ab3030_0 .net "awvalid_o", 0 0, L_0x5598b0aece90;  alias, 1 drivers
v0x5598b0ab30d0_0 .net "awvalid_w", 0 0, v0x5598b0aae6a0_0;  1 drivers
v0x5598b0ab31a0_0 .var "axi_err_o", 0 0;
v0x5598b0ab3290_0 .net "beats_level", 5 0, L_0x5598b0aec180;  1 drivers
v0x5598b0ab3330_0 .net "beats_w", 3 0, L_0x5598b0aebc50;  1 drivers
v0x5598b0ab3410_0 .net "bready_o", 0 0, L_0x5598b0aed210;  alias, 1 drivers
v0x5598b0ab34d0_0 .net "bready_w", 0 0, v0x5598b0aae760_0;  1 drivers
v0x5598b0ab3570_0 .net "bresp_i", 1 0, v0x5598b0ac5f70_0;  alias, 1 drivers
v0x5598b0ab3630_0 .var "burst_len_r", 31 0;
v0x5598b0ab3710_0 .net "burst_size_i", 3 0, L_0x5598b0adf6f0;  alias, 1 drivers
v0x5598b0ab3800_0 .var "burst_size_r", 3 0;
v0x5598b0ab38e0_0 .net "burst_words_w", 3 0, L_0x5598b0aeb710;  1 drivers
v0x5598b0ab39c0_0 .net "busy_o", 0 0, v0x5598b0ab3a60_0;  alias, 1 drivers
v0x5598b0ab3a60_0 .var "busy_r", 0 0;
v0x5598b0ab3b00_0 .net "bvalid_i", 0 0, v0x5598b0ac6040_0;  alias, 1 drivers
v0x5598b0ab3bd0_0 .net "clk", 0 0, v0x5598b0ac7510_0;  alias, 1 drivers
v0x5598b0ab3c70_0 .net "data_out_w", 31 0, v0x5598b093fd20_0;  1 drivers
v0x5598b0ab3d40_0 .net "dma_addr_i", 31 0, L_0x5598b0adfb80;  alias, 1 drivers
v0x5598b0ab3e10_0 .net "dma_dir_i", 0 0, L_0x5598b0adf8e0;  alias, 1 drivers
v0x5598b0ab3ee0_0 .var "dma_done_set_o", 0 0;
v0x5598b0ab3fb0_0 .var "dma_en_d", 0 0;
v0x5598b0ab4050_0 .net "dma_en_i", 0 0, L_0x5598b0add740;  alias, 1 drivers
v0x5598b0ab4120_0 .net "dma_len_i", 31 0, L_0x5598b0adfbf0;  alias, 1 drivers
v0x5598b0ab41f0_0 .net "fifo_rx_data_i", 31 0, L_0x5598b0ae20b0;  alias, 1 drivers
v0x5598b0ab4290_0 .net "fifo_rx_re_o", 0 0, L_0x5598b0aed360;  alias, 1 drivers
v0x5598b0ab4330_0 .net "fifo_tx_data_o", 31 0, L_0x5598b0aecc40;  1 drivers
v0x5598b0ab43f0_0 .net "fifo_tx_we_o", 0 0, L_0x5598b0aecd00;  1 drivers
v0x5598b0ab44b0_0 .net "incr_addr_i", 0 0, L_0x5598b0adf980;  alias, 1 drivers
v0x5598b0ab4550_0 .var "incr_addr_r", 0 0;
v0x5598b0ab45f0_0 .net "len_w", 31 0, L_0x5598b0aec040;  1 drivers
v0x5598b0ab46d0_0 .net "rd_done", 0 0, v0x5598b08f4bf0_0;  1 drivers
v0x5598b0ab47a0_0 .net "rd_en_w", 0 0, v0x5598b0ab0c30_0;  1 drivers
v0x5598b0ab4870_0 .var "rd_start", 0 0;
v0x5598b0ab4940_0 .net "rdata_i", 31 0, v0x5598b0ac6550_0;  alias, 1 drivers
v0x5598b0ab4a10_0 .var "rem_bytes_r", 31 0;
v0x5598b0ab4ab0_0 .net "rem_lt_burst", 0 0, L_0x5598b0aeba20;  1 drivers
v0x5598b0ab4b50_0 .net "rem_words_w", 31 0, L_0x5598b0aeb4a0;  1 drivers
v0x5598b0ab4c30_0 .net "resetn", 0 0, v0x5598b0acb0d0_0;  alias, 1 drivers
v0x5598b0ab4d20_0 .net "rready_o", 0 0, L_0x5598b0aecb30;  alias, 1 drivers
v0x5598b0ab4de0_0 .net "rready_w", 0 0, v0x5598b08f4f10_0;  1 drivers
v0x5598b0ab4e80_0 .net "rresp_i", 1 0, v0x5598b0ac68b0_0;  alias, 1 drivers
v0x5598b0ab4f40_0 .net "rvalid_i", 0 0, v0x5598b0ac6950_0;  alias, 1 drivers
v0x5598b0ab5010_0 .net "rx_data_ok", 0 0, L_0x5598b0aec5b0;  1 drivers
v0x5598b0ab50b0_0 .net "rx_empty", 0 0, L_0x5598b0aeafe0;  1 drivers
v0x5598b0ab5180_0 .net "rx_level_i", 5 0, L_0x5598b0ae21e0;  alias, 1 drivers
v0x5598b0ab5260_0 .net "start_pulse", 0 0, L_0x5598b0aeb2d0;  1 drivers
v0x5598b0ab5320_0 .var "start_q", 0 0;
v0x5598b0ab53e0_0 .var "state", 2 0;
v0x5598b0ab54c0_0 .net "tx_full", 0 0, L_0x5598b0aeae60;  1 drivers
v0x5598b0ab5560_0 .net "tx_level_i", 5 0, L_0x5598b0ae1aa0;  alias, 1 drivers
v0x5598b0ab5620_0 .net "tx_space_ok", 0 0, L_0x5598b0aec430;  1 drivers
v0x5598b0ab56e0_0 .net "wdata_o", 31 0, L_0x5598b0aecfc0;  alias, 1 drivers
v0x5598b0ab57c0_0 .net "wdata_w", 31 0, v0x5598b0ab1200_0;  1 drivers
v0x5598b0ab58b0_0 .net "wr_done", 0 0, v0x5598b0aaebe0_0;  1 drivers
v0x5598b0ab5980_0 .net "wr_en_w", 0 0, v0x5598b083fa30_0;  1 drivers
v0x5598b0ab5a50_0 .var "wr_start", 0 0;
v0x5598b0ab5b20_0 .net "wready_i", 0 0, v0x5598b0ac6ae0_0;  alias, 1 drivers
v0x5598b0ab5bf0_0 .net "wstrb_o", 3 0, L_0x5598b0aecf50;  alias, 1 drivers
v0x5598b0ab5c90_0 .net "wstrb_w", 3 0, v0x5598b0ab1480_0;  1 drivers
v0x5598b0ab5d60_0 .net "wvalid_o", 0 0, L_0x5598b0aed080;  alias, 1 drivers
v0x5598b0ab5e00_0 .net "wvalid_w", 0 0, v0x5598b0ab1560_0;  1 drivers
L_0x5598b0aeae60 .cmp/eq 6, L_0x5598b0ae1aa0, L_0x7f8ef8b60380;
L_0x5598b0aeafe0 .cmp/eq 6, L_0x5598b0ae21e0, L_0x7f8ef8b603c8;
L_0x5598b0aeb3d0 .part v0x5598b0ab4a10_0, 2, 30;
L_0x5598b0aeb4a0 .concat [ 30 2 0 0], L_0x5598b0aeb3d0, L_0x7f8ef8b60410;
L_0x5598b0aeb5f0 .cmp/eq 4, v0x5598b0ab3800_0, L_0x7f8ef8b60458;
L_0x5598b0aeb710 .functor MUXZ 4, v0x5598b0ab3800_0, L_0x7f8ef8b604a0, L_0x5598b0aeb5f0, C4<>;
L_0x5598b0aeb8e0 .concat [ 4 28 0 0], L_0x5598b0aeb710, L_0x7f8ef8b604e8;
L_0x5598b0aeba20 .cmp/gt 32, L_0x5598b0aeb8e0, L_0x5598b0aeb4a0;
L_0x5598b0aebbb0 .part L_0x5598b0aeb4a0, 0, 4;
L_0x5598b0aebc50 .functor MUXZ 4, L_0x5598b0aeb710, L_0x5598b0aebbb0, L_0x5598b0aeba20, C4<>;
L_0x5598b0aebda0 .concat [ 4 28 0 0], L_0x5598b0aebc50, L_0x7f8ef8b60530;
L_0x5598b0aebee0 .part L_0x5598b0aebda0, 0, 30;
L_0x5598b0aec040 .concat [ 2 30 0 0], L_0x7f8ef8b60578, L_0x5598b0aebee0;
L_0x5598b0aec180 .concat [ 4 2 0 0], L_0x5598b0aebc50, L_0x7f8ef8b605c0;
L_0x5598b0aec2f0 .arith/sub 6, L_0x7f8ef8b60608, L_0x5598b0aec180;
L_0x5598b0aec430 .cmp/ge 6, L_0x5598b0aec2f0, L_0x5598b0ae1aa0;
L_0x5598b0aec5b0 .cmp/ge 6, L_0x5598b0ae21e0, L_0x5598b0aec180;
L_0x5598b0aec680 .part v0x5598b0ab3630_0, 0, 16;
L_0x5598b0aec890 .part v0x5598b0ab3630_0, 0, 16;
S_0x5598b0a6e410 .scope module, "u_axi_read_block" "axi_read_block" 7 142, 7 315 0, S_0x5598b0a6e090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x5598b08e6e30 .param/l "ADDR" 1 7 337, C4<01>;
P_0x5598b08e6e70 .param/l "DATA" 1 7 337, C4<10>;
P_0x5598b08e6eb0 .param/l "IDLE" 1 7 337, C4<00>;
P_0x5598b08e6ef0 .param/l "RESP" 1 7 337, C4<11>;
v0x5598b0970810_0 .net "addr", 31 0, v0x5598b0ab2960_0;  1 drivers
v0x5598b09708f0_0 .var "addr_reg", 31 0;
v0x5598b09709d0_0 .var "araddr", 31 0;
v0x5598b093f910_0 .net "arready", 0 0, v0x5598b0ac59c0_0;  alias, 1 drivers
v0x5598b093f9d0_0 .var "arvalid", 0 0;
v0x5598b093fa90_0 .var "busy", 0 0;
v0x5598b093fb50_0 .net "clk", 0 0, v0x5598b0ac7510_0;  alias, 1 drivers
v0x5598b093fc40_0 .var "count", 15 0;
v0x5598b093fd20_0 .var "data_out", 31 0;
v0x5598b08f4bf0_0 .var "done", 0 0;
v0x5598b08f4cb0_0 .net "full", 0 0, L_0x5598b0aeae60;  alias, 1 drivers
v0x5598b08f4d70_0 .net "rdata", 31 0, v0x5598b0ac6550_0;  alias, 1 drivers
v0x5598b08f4e50_0 .net "reset", 0 0, L_0x5598b0aebfd0;  1 drivers
v0x5598b08f4f10_0 .var "rready", 0 0;
v0x5598b08f4fd0_0 .net "rvalid", 0 0, v0x5598b0ac6950_0;  alias, 1 drivers
v0x5598b083f7b0_0 .net "start", 0 0, v0x5598b0ab4870_0;  1 drivers
v0x5598b083f870_0 .var "state", 1 0;
v0x5598b083f950_0 .net "transfer_size", 15 0, L_0x5598b0aec680;  1 drivers
v0x5598b083fa30_0 .var "wr_en", 0 0;
S_0x5598b0a6eb10 .scope module, "u_axi_write_block" "axi_write_block" 7 161, 7 404 0, S_0x5598b0a6e090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x5598b0aa7dc0 .param/l "ADDR" 1 7 433, C4<01>;
P_0x5598b0aa7e00 .param/l "DATA" 1 7 433, C4<10>;
P_0x5598b0aa7e40 .param/l "IDLE" 1 7 433, C4<00>;
P_0x5598b0aa7e80 .param/l "RESP" 1 7 433, C4<11>;
v0x5598b0930a90_0 .net "addr", 31 0, v0x5598b0ab2960_0;  alias, 1 drivers
v0x5598b0930b50_0 .var "addr_reg", 31 0;
v0x5598b0930c10_0 .var "aw_seen", 0 0;
v0x5598b0930ce0_0 .var "awaddr", 31 0;
v0x5598b0892da0_0 .net "awready", 0 0, v0x5598b0ac5d40_0;  alias, 1 drivers
v0x5598b0aae6a0_0 .var "awvalid", 0 0;
v0x5598b0aae760_0 .var "bready", 0 0;
v0x5598b0aae820_0 .var "busy", 0 0;
v0x5598b0aae8e0_0 .net "bvalid", 0 0, v0x5598b0ac6040_0;  alias, 1 drivers
v0x5598b0aae9a0_0 .net "clk", 0 0, v0x5598b0ac7510_0;  alias, 1 drivers
v0x5598b0aaea40_0 .var "count", 15 0;
v0x5598b0aaeb20_0 .net "data_in", 31 0, L_0x5598b0ae20b0;  alias, 1 drivers
v0x5598b0aaebe0_0 .var "done", 0 0;
v0x5598b0ab0a50_0 .net "empty", 0 0, L_0x5598b0aeafe0;  alias, 1 drivers
v0x5598b0ab0af0_0 .var "have_word", 0 0;
v0x5598b0ab0b90_0 .var "hold_bready", 0 0;
v0x5598b0ab0c30_0 .var "rd_en", 0 0;
v0x5598b0ab0e00_0 .var "rd_pending", 0 0;
v0x5598b0ab0ec0_0 .net "reset", 0 0, L_0x5598b0aec7f0;  1 drivers
v0x5598b0ab0f80_0 .net "start", 0 0, v0x5598b0ab5a50_0;  1 drivers
v0x5598b0ab1040_0 .var "state", 1 0;
v0x5598b0ab1120_0 .net "transfer_size", 15 0, L_0x5598b0aec890;  1 drivers
v0x5598b0ab1200_0 .var "wdata", 31 0;
v0x5598b0ab12e0_0 .var "word_q", 31 0;
v0x5598b0ab13c0_0 .net "wready", 0 0, v0x5598b0ac6ae0_0;  alias, 1 drivers
v0x5598b0ab1480_0 .var "wstrb", 3 0;
v0x5598b0ab1560_0 .var "wvalid", 0 0;
S_0x5598b0a6ee90 .scope module, "u_frx" "fifo_rx" 3 83, 8 2 0, S_0x5598b09e9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x5598b0aadc20 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x5598b0aadc60 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x5598b0ae20b0 .functor BUFZ 32, L_0x5598b0ae1ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0ae2170 .functor BUFZ 5, v0x5598b0ab6b40_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f8ef8b5f7f8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab65c0_0 .net/2u *"_ivl_0", 4 0, L_0x7f8ef8b5f7f8;  1 drivers
v0x5598b0ab66c0_0 .net *"_ivl_10", 5 0, L_0x5598b0ae1f40;  1 drivers
L_0x7f8ef8b5f888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab67a0_0 .net *"_ivl_13", 1 0, L_0x7f8ef8b5f888;  1 drivers
L_0x7f8ef8b5f840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab6890_0 .net/2u *"_ivl_4", 4 0, L_0x7f8ef8b5f840;  1 drivers
v0x5598b0ab6970_0 .net *"_ivl_8", 31 0, L_0x5598b0ae1ea0;  1 drivers
v0x5598b0ab6aa0_0 .net "clk", 0 0, v0x5598b0ac7510_0;  alias, 1 drivers
v0x5598b0ab6b40_0 .var "count", 4 0;
v0x5598b0ab6c20_0 .net "empty_o", 0 0, L_0x5598b0ae1d10;  alias, 1 drivers
v0x5598b0ab6ce0_0 .net "full_o", 0 0, L_0x5598b0ae1be0;  alias, 1 drivers
v0x5598b0ab6d80_0 .net "level_o", 4 0, L_0x5598b0ae2170;  1 drivers
v0x5598b0ab6e60 .array "mem", 15 0, 31 0;
v0x5598b0ab6f20_0 .net "rd_data_o", 31 0, L_0x5598b0ae20b0;  alias, 1 drivers
v0x5598b0ab6fe0_0 .net "rd_en_i", 0 0, L_0x5598b0ae2350;  1 drivers
v0x5598b0ab70a0_0 .var "rd_ptr", 3 0;
v0x5598b0ab7180_0 .net "resetn", 0 0, v0x5598b0acb0d0_0;  alias, 1 drivers
v0x5598b0ab7220_0 .net "wr_data_i", 31 0, v0x5598b0ac2250_0;  alias, 1 drivers
v0x5598b0ab7300_0 .net "wr_en_i", 0 0, v0x5598b0ac23b0_0;  alias, 1 drivers
v0x5598b0ab73c0_0 .var "wr_ptr", 3 0;
L_0x5598b0ae1be0 .cmp/eq 5, v0x5598b0ab6b40_0, L_0x7f8ef8b5f7f8;
L_0x5598b0ae1d10 .cmp/eq 5, v0x5598b0ab6b40_0, L_0x7f8ef8b5f840;
L_0x5598b0ae1ea0 .array/port v0x5598b0ab6e60, L_0x5598b0ae1f40;
L_0x5598b0ae1f40 .concat [ 4 2 0 0], v0x5598b0ab70a0_0, L_0x7f8ef8b5f888;
S_0x5598b0a6f210 .scope module, "u_fsm" "qspi_fsm" 3 91, 9 7 0, S_0x5598b09e9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x5598b0a43140 .param/l "ADDR_BIT" 1 9 221, C4<0011>;
P_0x5598b0a43180 .param/l "ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
P_0x5598b0a431c0 .param/l "CMD_BIT" 1 9 220, C4<0010>;
P_0x5598b0a43200 .param/l "CS_DONE" 1 9 226, C4<1000>;
P_0x5598b0a43240 .param/l "CS_HOLD" 1 9 225, C4<0111>;
P_0x5598b0a43280 .param/l "CS_SETUP" 1 9 219, C4<0001>;
P_0x5598b0a432c0 .param/l "DATA_BIT" 1 9 224, C4<0110>;
P_0x5598b0a43300 .param/l "DUMMY_BIT" 1 9 223, C4<0101>;
P_0x5598b0a43340 .param/l "ERASE" 1 9 227, C4<1001>;
P_0x5598b0a43380 .param/l "IDLE" 1 9 218, C4<0000>;
P_0x5598b0a433c0 .param/l "MODE_BIT" 1 9 222, C4<0100>;
P_0x5598b0a43400 .param/l "POST_WRITE_HOLD_CYCLES" 1 9 244, +C4<00000000000000000000000000001000>;
P_0x5598b0a43440 .param/l "RD_SETUP" 1 9 229, C4<1011>;
P_0x5598b0a43480 .param/l "WR_SETUP" 1 9 228, C4<1010>;
L_0x5598b0ae2aa0 .functor XNOR 1, v0x5598b0ac2ab0_0, L_0x5598b0add350, C4<0>, C4<0>;
L_0x5598b0ae2b10 .functor AND 1, v0x5598b0ac27b0_0, L_0x5598b0ae2aa0, C4<1>, C4<1>;
L_0x5598b0ae2c00 .functor XOR 1, v0x5598b0ac2ab0_0, L_0x5598b0add350, C4<0>, C4<0>;
L_0x5598b0ae2cc0 .functor AND 1, v0x5598b0ac27b0_0, L_0x5598b0ae2c00, C4<1>, C4<1>;
L_0x5598b0ae3020 .functor BUFZ 1, L_0x5598b0ae2e00, C4<0>, C4<0>, C4<0>;
L_0x5598b0ae36f0 .functor AND 1, L_0x5598b0ae3ef0, L_0x5598b0ae4220, C4<1>, C4<1>;
L_0x5598b0ae45e0 .functor OR 1, L_0x5598b0ae36f0, L_0x5598b0ae44a0, C4<0>, C4<0>;
L_0x5598b0ae4bb0 .functor AND 1, L_0x5598b0ae48a0, L_0x5598b0ae4990, C4<1>, C4<1>;
L_0x5598b0ae4db0 .functor AND 1, L_0x5598b0ae4bb0, L_0x5598b0ae4d10, C4<1>, C4<1>;
L_0x5598b0ae50a0 .functor AND 1, L_0x5598b0ae4db0, L_0x5598b0ae4ec0, C4<1>, C4<1>;
L_0x5598b0ae52b0 .functor AND 1, L_0x5598b0ae50a0, L_0x5598b0ae5210, C4<1>, C4<1>;
L_0x5598b0ae53c0 .functor AND 1, L_0x5598b0ae52b0, L_0x5598b0ae3020, C4<1>, C4<1>;
L_0x5598b0ae57d0 .functor AND 1, L_0x5598b0ae53c0, L_0x5598b0ae58c0, C4<1>, C4<1>;
L_0x5598b0ae5c80 .functor AND 1, L_0x5598b0ae57d0, L_0x5598b0ae5be0, C4<1>, C4<1>;
L_0x5598b0ae54d0 .functor AND 1, L_0x5598b0ae5e10, L_0x5598b0ae3020, C4<1>, C4<1>;
L_0x5598b0ae6290 .functor AND 1, L_0x5598b0ae54d0, L_0x5598b0ae64d0, C4<1>, C4<1>;
L_0x5598b0ae6920 .functor AND 1, L_0x5598b0ae6290, L_0x5598b0ae66f0, C4<1>, C4<1>;
L_0x5598b0ae6b20 .functor AND 1, L_0x5598b0ae6920, L_0x5598b0ae6a30, C4<1>, C4<1>;
L_0x5598b0ae6f10 .functor AND 1, L_0x5598b0ae6b20, L_0x5598b0ae6cd0, C4<1>, C4<1>;
L_0x5598b0ae70c0 .functor AND 1, L_0x5598b0ae6f10, L_0x5598b0ae7020, C4<1>, C4<1>;
L_0x5598b0ae7280 .functor OR 1, L_0x5598b0ae5c80, L_0x5598b0ae70c0, C4<0>, C4<0>;
L_0x5598b0ae7540 .functor AND 1, L_0x5598b0ae6c30, L_0x5598b0ae3020, C4<1>, C4<1>;
L_0x5598b0ae7800 .functor AND 1, L_0x5598b0ae7540, L_0x5598b0ae7a30, C4<1>, C4<1>;
L_0x5598b0ae7e80 .functor AND 1, L_0x5598b0ae7800, L_0x5598b0ae7c10, C4<1>, C4<1>;
L_0x5598b0ae8150 .functor AND 1, L_0x5598b0ae7e80, L_0x5598b0ae8060, C4<1>, C4<1>;
L_0x5598b0ae8490 .functor AND 1, L_0x5598b0ae8150, L_0x5598b0ae8260, C4<1>, C4<1>;
L_0x5598b0ae8680 .functor OR 1, L_0x5598b0ae7280, L_0x5598b0ae8490, C4<0>, C4<0>;
L_0x5598b0ae8880 .functor AND 1, L_0x5598b0ae8790, L_0x5598b0ae3020, C4<1>, C4<1>;
L_0x5598b0ae8cc0 .functor AND 1, L_0x5598b0ae8880, L_0x5598b0ae8a30, C4<1>, C4<1>;
L_0x5598b0ae8ec0 .functor AND 1, L_0x5598b0ae8cc0, L_0x5598b0ae8dd0, C4<1>, C4<1>;
L_0x5598b0ae9320 .functor AND 1, L_0x5598b0ae8ec0, L_0x5598b0ae90d0, C4<1>, C4<1>;
L_0x5598b0ae9430 .functor OR 1, L_0x5598b0ae8680, L_0x5598b0ae9320, C4<0>, C4<0>;
L_0x5598b0ae9a40 .functor AND 1, L_0x5598b0ae9650, L_0x5598b0ae9ab0, C4<1>, C4<1>;
L_0x5598b0ae9f00 .functor AND 1, L_0x5598b0ae9a40, L_0x5598b0ae9fc0, C4<1>, C4<1>;
L_0x5598b0aea4f0 .functor AND 1, L_0x5598b0ae9f00, L_0x5598b0aea450, C4<1>, C4<1>;
L_0x5598b0aea600 .functor OR 1, L_0x5598b0ae9430, L_0x5598b0aea4f0, C4<0>, C4<0>;
L_0x5598b0aea330 .functor AND 1, L_0x5598b0ae4730, L_0x5598b0aea600, C4<1>, C4<1>;
L_0x7f8ef8b5f918 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab88a0_0 .net/2u *"_ivl_0", 1 0, L_0x7f8ef8b5f918;  1 drivers
L_0x7f8ef8b5f9f0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab89a0_0 .net/2u *"_ivl_10", 5 0, L_0x7f8ef8b5f9f0;  1 drivers
L_0x7f8ef8b5fbe8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab8a80_0 .net/2u *"_ivl_100", 3 0, L_0x7f8ef8b5fbe8;  1 drivers
v0x5598b0ab8b70_0 .net *"_ivl_102", 0 0, L_0x5598b0ae4ec0;  1 drivers
v0x5598b0ab8c30_0 .net *"_ivl_105", 0 0, L_0x5598b0ae50a0;  1 drivers
L_0x7f8ef8b5fc30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab8d40_0 .net/2u *"_ivl_106", 31 0, L_0x7f8ef8b5fc30;  1 drivers
v0x5598b0ab8e20_0 .net *"_ivl_108", 0 0, L_0x5598b0ae5210;  1 drivers
v0x5598b0ab8ee0_0 .net *"_ivl_111", 0 0, L_0x5598b0ae52b0;  1 drivers
v0x5598b0ab8fa0_0 .net *"_ivl_113", 0 0, L_0x5598b0ae53c0;  1 drivers
L_0x7f8ef8b5fc78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab9060_0 .net/2u *"_ivl_114", 2 0, L_0x7f8ef8b5fc78;  1 drivers
v0x5598b0ab9140_0 .net *"_ivl_116", 5 0, L_0x5598b0ae5540;  1 drivers
v0x5598b0ab9220_0 .net *"_ivl_118", 5 0, L_0x5598b0ae5730;  1 drivers
L_0x7f8ef8b5fa38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab9300_0 .net/2u *"_ivl_12", 5 0, L_0x7f8ef8b5fa38;  1 drivers
L_0x7f8ef8b5fcc0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab93e0_0 .net/2u *"_ivl_120", 5 0, L_0x7f8ef8b5fcc0;  1 drivers
v0x5598b0ab94c0_0 .net *"_ivl_122", 0 0, L_0x5598b0ae58c0;  1 drivers
v0x5598b0ab9580_0 .net *"_ivl_125", 0 0, L_0x5598b0ae57d0;  1 drivers
v0x5598b0ab9640_0 .net *"_ivl_127", 0 0, L_0x5598b0ae5be0;  1 drivers
v0x5598b0ab9810_0 .net *"_ivl_129", 0 0, L_0x5598b0ae5c80;  1 drivers
L_0x7f8ef8b5fd08 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab98d0_0 .net/2u *"_ivl_130", 3 0, L_0x7f8ef8b5fd08;  1 drivers
v0x5598b0ab99b0_0 .net *"_ivl_132", 0 0, L_0x5598b0ae5e10;  1 drivers
v0x5598b0ab9a70_0 .net *"_ivl_135", 0 0, L_0x5598b0ae54d0;  1 drivers
L_0x7f8ef8b5fd50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ab9b30_0 .net/2u *"_ivl_136", 2 0, L_0x7f8ef8b5fd50;  1 drivers
v0x5598b0ab9c10_0 .net *"_ivl_138", 5 0, L_0x5598b0ae60b0;  1 drivers
v0x5598b0ab9cf0_0 .net *"_ivl_14", 5 0, L_0x5598b0ae2680;  1 drivers
v0x5598b0ab9dd0_0 .net *"_ivl_140", 5 0, L_0x5598b0ae61f0;  1 drivers
v0x5598b0ab9eb0_0 .net *"_ivl_142", 0 0, L_0x5598b0ae64d0;  1 drivers
v0x5598b0ab9f70_0 .net *"_ivl_145", 0 0, L_0x5598b0ae6290;  1 drivers
v0x5598b0aba030_0 .net *"_ivl_147", 0 0, L_0x5598b0ae66f0;  1 drivers
v0x5598b0aba0f0_0 .net *"_ivl_149", 0 0, L_0x5598b0ae6920;  1 drivers
L_0x7f8ef8b5fd98 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5598b0aba1b0_0 .net/2u *"_ivl_150", 3 0, L_0x7f8ef8b5fd98;  1 drivers
v0x5598b0aba290_0 .net *"_ivl_152", 0 0, L_0x5598b0ae6a30;  1 drivers
v0x5598b0aba350_0 .net *"_ivl_155", 0 0, L_0x5598b0ae6b20;  1 drivers
L_0x7f8ef8b5fde0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0aba410_0 .net/2u *"_ivl_156", 31 0, L_0x7f8ef8b5fde0;  1 drivers
v0x5598b0aba4f0_0 .net *"_ivl_158", 0 0, L_0x5598b0ae6cd0;  1 drivers
v0x5598b0aba5b0_0 .net *"_ivl_161", 0 0, L_0x5598b0ae6f10;  1 drivers
v0x5598b0aba670_0 .net *"_ivl_163", 0 0, L_0x5598b0ae7020;  1 drivers
v0x5598b0aba730_0 .net *"_ivl_165", 0 0, L_0x5598b0ae70c0;  1 drivers
v0x5598b0aba7f0_0 .net *"_ivl_167", 0 0, L_0x5598b0ae7280;  1 drivers
L_0x7f8ef8b5fe28 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5598b0aba8b0_0 .net/2u *"_ivl_168", 3 0, L_0x7f8ef8b5fe28;  1 drivers
v0x5598b0aba990_0 .net *"_ivl_170", 0 0, L_0x5598b0ae6c30;  1 drivers
v0x5598b0abaa50_0 .net *"_ivl_173", 0 0, L_0x5598b0ae7540;  1 drivers
L_0x7f8ef8b5fe70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abab10_0 .net/2u *"_ivl_174", 2 0, L_0x7f8ef8b5fe70;  1 drivers
v0x5598b0ababf0_0 .net *"_ivl_176", 5 0, L_0x5598b0ae76c0;  1 drivers
v0x5598b0abacd0_0 .net *"_ivl_178", 5 0, L_0x5598b0ae7760;  1 drivers
L_0x7f8ef8b5feb8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abadb0_0 .net/2u *"_ivl_180", 5 0, L_0x7f8ef8b5feb8;  1 drivers
v0x5598b0abae90_0 .net *"_ivl_182", 0 0, L_0x5598b0ae7a30;  1 drivers
v0x5598b0abaf50_0 .net *"_ivl_185", 0 0, L_0x5598b0ae7800;  1 drivers
L_0x7f8ef8b5ff00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abb010_0 .net/2u *"_ivl_186", 3 0, L_0x7f8ef8b5ff00;  1 drivers
v0x5598b0abb0f0_0 .net *"_ivl_188", 0 0, L_0x5598b0ae7c10;  1 drivers
v0x5598b0abb1b0_0 .net *"_ivl_191", 0 0, L_0x5598b0ae7e80;  1 drivers
L_0x7f8ef8b5ff48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abb270_0 .net/2u *"_ivl_192", 31 0, L_0x7f8ef8b5ff48;  1 drivers
v0x5598b0abb350_0 .net *"_ivl_194", 0 0, L_0x5598b0ae8060;  1 drivers
v0x5598b0abb410_0 .net *"_ivl_197", 0 0, L_0x5598b0ae8150;  1 drivers
v0x5598b0abb4d0_0 .net *"_ivl_199", 0 0, L_0x5598b0ae8260;  1 drivers
v0x5598b0abb590_0 .net *"_ivl_2", 0 0, L_0x5598b0ae2410;  1 drivers
v0x5598b0abb650_0 .net *"_ivl_20", 0 0, L_0x5598b0ae2aa0;  1 drivers
v0x5598b0abb710_0 .net *"_ivl_201", 0 0, L_0x5598b0ae8490;  1 drivers
v0x5598b0abb7d0_0 .net *"_ivl_203", 0 0, L_0x5598b0ae8680;  1 drivers
L_0x7f8ef8b5ff90 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5598b0abb890_0 .net/2u *"_ivl_204", 3 0, L_0x7f8ef8b5ff90;  1 drivers
v0x5598b0abb970_0 .net *"_ivl_206", 0 0, L_0x5598b0ae8790;  1 drivers
v0x5598b0abba30_0 .net *"_ivl_209", 0 0, L_0x5598b0ae8880;  1 drivers
L_0x7f8ef8b5ffd8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5598b0abbaf0_0 .net/2u *"_ivl_210", 3 0, L_0x7f8ef8b5ffd8;  1 drivers
v0x5598b0abbbd0_0 .net *"_ivl_212", 0 0, L_0x5598b0ae8a30;  1 drivers
v0x5598b0abbc90_0 .net *"_ivl_215", 0 0, L_0x5598b0ae8cc0;  1 drivers
L_0x7f8ef8b60020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abbd50_0 .net/2u *"_ivl_216", 31 0, L_0x7f8ef8b60020;  1 drivers
v0x5598b0abc240_0 .net *"_ivl_218", 0 0, L_0x5598b0ae8dd0;  1 drivers
v0x5598b0abc300_0 .net *"_ivl_221", 0 0, L_0x5598b0ae8ec0;  1 drivers
v0x5598b0abc3c0_0 .net *"_ivl_223", 0 0, L_0x5598b0ae90d0;  1 drivers
v0x5598b0abc480_0 .net *"_ivl_225", 0 0, L_0x5598b0ae9320;  1 drivers
v0x5598b0abc540_0 .net *"_ivl_227", 0 0, L_0x5598b0ae9430;  1 drivers
L_0x7f8ef8b60068 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5598b0abc600_0 .net/2u *"_ivl_228", 3 0, L_0x7f8ef8b60068;  1 drivers
v0x5598b0abc6e0_0 .net *"_ivl_230", 0 0, L_0x5598b0ae9650;  1 drivers
L_0x7f8ef8b600b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abc7a0_0 .net/2u *"_ivl_232", 2 0, L_0x7f8ef8b600b0;  1 drivers
v0x5598b0abc880_0 .net *"_ivl_234", 5 0, L_0x5598b0ae9740;  1 drivers
v0x5598b0abc960_0 .net *"_ivl_236", 5 0, L_0x5598b0ae99a0;  1 drivers
L_0x7f8ef8b600f8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abca40_0 .net/2u *"_ivl_238", 5 0, L_0x7f8ef8b600f8;  1 drivers
v0x5598b0abcb20_0 .net *"_ivl_24", 0 0, L_0x5598b0ae2c00;  1 drivers
v0x5598b0abcbe0_0 .net *"_ivl_240", 0 0, L_0x5598b0ae9ab0;  1 drivers
v0x5598b0abcca0_0 .net *"_ivl_243", 0 0, L_0x5598b0ae9a40;  1 drivers
L_0x7f8ef8b60140 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5598b0abcd60_0 .net/2u *"_ivl_244", 31 0, L_0x7f8ef8b60140;  1 drivers
v0x5598b0abce40_0 .net *"_ivl_246", 31 0, L_0x5598b0ae9e60;  1 drivers
v0x5598b0abcf20_0 .net *"_ivl_248", 0 0, L_0x5598b0ae9fc0;  1 drivers
v0x5598b0abcfe0_0 .net *"_ivl_251", 0 0, L_0x5598b0ae9f00;  1 drivers
v0x5598b0abd0a0_0 .net *"_ivl_253", 0 0, L_0x5598b0aea450;  1 drivers
v0x5598b0abd160_0 .net *"_ivl_255", 0 0, L_0x5598b0aea4f0;  1 drivers
v0x5598b0abd220_0 .net *"_ivl_257", 0 0, L_0x5598b0aea600;  1 drivers
v0x5598b0abd2e0_0 .net *"_ivl_37", 0 0, L_0x5598b0ae3260;  1 drivers
v0x5598b0abd3c0_0 .net *"_ivl_39", 0 0, L_0x5598b0ae3360;  1 drivers
L_0x7f8ef8b5f960 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abd4a0_0 .net/2u *"_ivl_4", 5 0, L_0x7f8ef8b5f960;  1 drivers
o0x7f8ef8baf668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5598b0abd580_0 name=_ivl_40
v0x5598b0abd660_0 .net *"_ivl_45", 0 0, L_0x5598b0ae3600;  1 drivers
v0x5598b0abd740_0 .net *"_ivl_47", 0 0, L_0x5598b0ae3760;  1 drivers
o0x7f8ef8baf6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5598b0abd820_0 name=_ivl_48
v0x5598b0abd900_0 .net *"_ivl_53", 0 0, L_0x5598b0ae3a60;  1 drivers
v0x5598b0abd9e0_0 .net *"_ivl_55", 0 0, L_0x5598b0ae3b00;  1 drivers
o0x7f8ef8baf788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5598b0abdac0_0 name=_ivl_56
L_0x7f8ef8b5f9a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5598b0abdba0_0 .net/2u *"_ivl_6", 1 0, L_0x7f8ef8b5f9a8;  1 drivers
v0x5598b0abdc80_0 .net *"_ivl_61", 0 0, L_0x5598b0ae3dc0;  1 drivers
v0x5598b0abdd60_0 .net *"_ivl_63", 0 0, L_0x5598b0ae3f90;  1 drivers
o0x7f8ef8baf848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5598b0abde40_0 name=_ivl_64
L_0x7f8ef8b5fa80 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abdf20_0 .net/2u *"_ivl_68", 3 0, L_0x7f8ef8b5fa80;  1 drivers
v0x5598b0abe000_0 .net *"_ivl_70", 0 0, L_0x5598b0ae3ef0;  1 drivers
L_0x7f8ef8b5fac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abe0c0_0 .net/2u *"_ivl_72", 7 0, L_0x7f8ef8b5fac8;  1 drivers
v0x5598b0abe1a0_0 .net *"_ivl_74", 0 0, L_0x5598b0ae4220;  1 drivers
v0x5598b0abe260_0 .net *"_ivl_77", 0 0, L_0x5598b0ae36f0;  1 drivers
L_0x7f8ef8b5fb10 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5598b0abe320_0 .net/2u *"_ivl_78", 3 0, L_0x7f8ef8b5fb10;  1 drivers
v0x5598b0abe400_0 .net *"_ivl_8", 0 0, L_0x5598b0ae2530;  1 drivers
v0x5598b0abe4c0_0 .net *"_ivl_80", 0 0, L_0x5598b0ae44a0;  1 drivers
v0x5598b0abe580_0 .net *"_ivl_85", 0 0, L_0x5598b0ae4730;  1 drivers
L_0x7f8ef8b5fb58 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5598b0abe640_0 .net/2u *"_ivl_86", 3 0, L_0x7f8ef8b5fb58;  1 drivers
v0x5598b0abe720_0 .net *"_ivl_88", 0 0, L_0x5598b0ae48a0;  1 drivers
L_0x7f8ef8b5fba0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0abe7e0_0 .net/2u *"_ivl_90", 5 0, L_0x7f8ef8b5fba0;  1 drivers
v0x5598b0abe8c0_0 .net *"_ivl_92", 0 0, L_0x5598b0ae4990;  1 drivers
v0x5598b0abe980_0 .net *"_ivl_95", 0 0, L_0x5598b0ae4bb0;  1 drivers
v0x5598b0abea40_0 .net *"_ivl_97", 0 0, L_0x5598b0ae4d10;  1 drivers
v0x5598b0abeb00_0 .net *"_ivl_99", 0 0, L_0x5598b0ae4db0;  1 drivers
v0x5598b0abebc0_0 .net "addr", 31 0, L_0x5598b0add480;  alias, 1 drivers
v0x5598b0abec80_0 .net "addr_bits", 5 0, L_0x5598b0ae2840;  1 drivers
v0x5598b0abed60_0 .net "addr_bytes_sel", 1 0, L_0x5598b0adea50;  alias, 1 drivers
v0x5598b0abee70_0 .var "addr_lanes_eff", 2 0;
v0x5598b0abef50_0 .net "addr_lanes_sel", 1 0, L_0x5598b0ade6e0;  alias, 1 drivers
v0x5598b0abf060_0 .var "bit_cnt", 5 0;
v0x5598b0abf140_0 .var "bit_cnt_n", 5 0;
v0x5598b0abf220_0 .net "bit_tick", 0 0, L_0x5598b0ae3020;  1 drivers
v0x5598b0abf2e0_0 .var "byte_cnt", 31 0;
v0x5598b0abf3c0_0 .var "byte_cnt_n", 31 0;
v0x5598b0abf4a0_0 .net "clk", 0 0, v0x5598b0ac7510_0;  alias, 1 drivers
v0x5598b0abf540_0 .net "clk_div", 31 0, L_0x5598b0aeaca0;  1 drivers
v0x5598b0abf620_0 .var "cmd_lanes_eff", 2 0;
v0x5598b0abff10_0 .net "cmd_lanes_sel", 1 0, L_0x5598b0ade540;  alias, 1 drivers
v0x5598b0ac0020_0 .net "cmd_opcode", 7 0, L_0x5598b0adf0d0;  alias, 1 drivers
v0x5598b0ac0130_0 .net "cpha", 0 0, L_0x5598b0add4f0;  alias, 1 drivers
v0x5598b0ac0220_0 .net "cpol", 0 0, L_0x5598b0add350;  alias, 1 drivers
L_0x7f8ef8b60260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac0310_0 .net "cs_auto", 0 0, L_0x7f8ef8b60260;  1 drivers
v0x5598b0ac03d0_0 .var "cs_cnt", 7 0;
v0x5598b0ac04b0_0 .var "cs_cnt_n", 7 0;
o0x7f8ef8bafdb8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5598b0ac0590_0 .net "cs_delay", 1 0, o0x7f8ef8bafdb8;  0 drivers
v0x5598b0ac0670_0 .var "cs_n", 0 0;
v0x5598b0ac0710_0 .var "cs_n_n", 0 0;
v0x5598b0ac07b0_0 .var "data_lanes_eff", 2 0;
v0x5598b0ac0890_0 .net "data_lanes_sel", 1 0, L_0x5598b0ade810;  alias, 1 drivers
L_0x7f8ef8b601d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac09a0_0 .net "dir", 0 0, L_0x7f8ef8b601d0;  1 drivers
v0x5598b0ac0a60_0 .net "done", 0 0, L_0x5598b0ae45e0;  alias, 1 drivers
v0x5598b0ac0b50_0 .var "dummy_cnt", 3 0;
v0x5598b0ac0c30_0 .var "dummy_cnt_n", 3 0;
v0x5598b0ac0d10_0 .net "dummy_cycles", 3 0, L_0x5598b0adedd0;  alias, 1 drivers
v0x5598b0ac0e20_0 .var "in_bits", 3 0;
v0x5598b0ac0f00_0 .net8 "io0", 0 0, p0x7f8ef8baff08;  1 drivers, strength-aware
v0x5598b0ac0fc0_0 .net8 "io1", 0 0, p0x7f8ef8baff38;  1 drivers, strength-aware
v0x5598b0ac1080_0 .net8 "io2", 0 0, p0x7f8ef8baff68;  1 drivers, strength-aware
v0x5598b0ac1140_0 .net8 "io3", 0 0, p0x7f8ef8baff98;  1 drivers, strength-aware
v0x5598b0ac1200_0 .net "io_di", 3 0, L_0x5598b0ae30e0;  1 drivers
v0x5598b0ac12e0_0 .var "io_oe", 3 0;
v0x5598b0ac13c0_0 .var "io_oe_n", 3 0;
v0x5598b0ac14a0_0 .var "is_write_cmd", 0 0;
v0x5598b0ac1560_0 .var "is_write_cmd_n", 0 0;
v0x5598b0ac1620_0 .var "lanes", 2 0;
v0x5598b0ac1700_0 .var "lanes_n", 2 0;
v0x5598b0ac17e0_0 .net "leading_edge", 0 0, L_0x5598b0ae2b10;  1 drivers
v0x5598b0ac18a0_0 .net "len_bytes", 31 0, v0x5598b0a07680_0;  alias, 1 drivers
L_0x7f8ef8b602f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac19b0_0 .net "mode_bits", 7 0, L_0x7f8ef8b602f0;  1 drivers
L_0x7f8ef8b60188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac1a90_0 .net "mode_en", 0 0, L_0x7f8ef8b60188;  1 drivers
v0x5598b0ac1b50_0 .var "out_bits", 3 0;
v0x5598b0ac1c30_0 .var "post_hold_write", 0 0;
v0x5598b0ac1cf0_0 .var "post_hold_write_n", 0 0;
L_0x7f8ef8b60218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac1db0_0 .net "quad_en", 0 0, L_0x7f8ef8b60218;  1 drivers
v0x5598b0ac1e70_0 .var "rd_warmup", 0 0;
v0x5598b0ac1f30_0 .var "rd_warmup_cnt", 3 0;
v0x5598b0ac2010_0 .var "rd_warmup_cnt_n", 3 0;
v0x5598b0ac20f0_0 .var "rd_warmup_n", 0 0;
v0x5598b0ac21b0_0 .net "resetn", 0 0, v0x5598b0acb0d0_0;  alias, 1 drivers
v0x5598b0ac2250_0 .var "rx_data_fifo", 31 0;
v0x5598b0ac2310_0 .net "rx_full", 0 0, L_0x5598b0ae1be0;  alias, 1 drivers
v0x5598b0ac23b0_0 .var "rx_wen", 0 0;
v0x5598b0ac2450_0 .var "rx_wen_q", 0 0;
v0x5598b0ac24f0_0 .net "sample_pulse", 0 0, L_0x5598b0ae2e00;  1 drivers
v0x5598b0ac2590_0 .net "sclk", 0 0, L_0x5598b0ae2a00;  alias, 1 drivers
v0x5598b0ac2630_0 .var "sclk_armed", 0 0;
v0x5598b0ac26d0_0 .var "sclk_cnt", 31 0;
v0x5598b0ac27b0_0 .var "sclk_edge", 0 0;
v0x5598b0ac2870_0 .var "sclk_en", 0 0;
v0x5598b0ac2930_0 .var "sclk_en_n", 0 0;
v0x5598b0ac29f0_0 .var "sclk_q", 0 0;
v0x5598b0ac2ab0_0 .var "sclk_q_prev", 0 0;
v0x5598b0ac2b70_0 .net "shift_pulse", 0 0, L_0x5598b0ae2f80;  1 drivers
v0x5598b0ac2c30_0 .var "shreg", 31 0;
v0x5598b0ac2d10_0 .var "shreg_n", 31 0;
v0x5598b0ac2df0_0 .net "start", 0 0, v0x5598b09ec580_0;  alias, 1 drivers
v0x5598b0ac2e90_0 .var "state", 3 0;
v0x5598b0ac2f50_0 .var "state_n", 3 0;
v0x5598b0ac3030_0 .var "state_q", 3 0;
v0x5598b0ac3110_0 .net "trailing_edge", 0 0, L_0x5598b0ae2cc0;  1 drivers
v0x5598b0ac31d0_0 .net "tx_data_fifo", 31 0, L_0x5598b0ae1970;  alias, 1 drivers
v0x5598b0ac32b0_0 .net "tx_empty", 0 0, L_0x5598b0ae1640;  alias, 1 drivers
v0x5598b0ac3350_0 .net "tx_ren", 0 0, L_0x5598b0aea330;  alias, 1 drivers
L_0x7f8ef8b602a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac33f0_0 .net "xip_cont_read", 0 0, L_0x7f8ef8b602a8;  1 drivers
E_0x5598b09e3790/0 .event edge, v0x5598b0ac2e90_0, v0x5598b0ac1620_0, v0x5598b0ac2c30_0, v0x5598b0abf060_0;
E_0x5598b09e3790/1 .event edge, v0x5598b0abf2e0_0, v0x5598b0ac0b50_0, v0x5598b0a56890_0, v0x5598b0ac03d0_0;
E_0x5598b09e3790/2 .event edge, v0x5598b0ac14a0_0, v0x5598b0ac1c30_0, v0x5598b0ac1e70_0, v0x5598b0ac1f30_0;
E_0x5598b09e3790/3 .event edge, v0x5598b09ec580_0, v0x5598b0abf620_0, v0x5598b09dc7f0_0, v0x5598b0ac0590_0;
E_0x5598b09e3790/4 .event edge, v0x5598b0ac09a0_0, v0x5598b0ac24f0_0, v0x5598b0abf220_0, v0x5598b0ac1b50_0;
E_0x5598b09e3790/5 .event edge, v0x5598b0abf140_0, v0x5598b0abec80_0, v0x5598b0abee70_0, v0x5598b08e3720_0;
E_0x5598b09e3790/6 .event edge, v0x5598b0a17390_0, v0x5598b0ac1a90_0, v0x5598b0ac07b0_0, v0x5598b0ac19b0_0;
E_0x5598b09e3790/7 .event edge, v0x5598b0a5e5b0_0, v0x5598b0a04090_0, v0x5598b0ac2b70_0, v0x5598b0ac31d0_0;
E_0x5598b09e3790/8 .event edge, v0x5598b0ac0e20_0, v0x5598b09e8320_0, v0x5598b0ac2d10_0, v0x5598b0abf3c0_0;
E_0x5598b09e3790/9 .event edge, v0x5598b0ac33f0_0, v0x5598b0ac0310_0, v0x5598b09e7990_0;
E_0x5598b09e3790 .event/or E_0x5598b09e3790/0, E_0x5598b09e3790/1, E_0x5598b09e3790/2, E_0x5598b09e3790/3, E_0x5598b09e3790/4, E_0x5598b09e3790/5, E_0x5598b09e3790/6, E_0x5598b09e3790/7, E_0x5598b09e3790/8, E_0x5598b09e3790/9;
E_0x5598b0a59920 .event edge, v0x5598b0ac1620_0, v0x5598b0ac2c30_0, v0x5598b0ac1200_0;
E_0x5598b0ab8090/0 .event edge, v0x5598b09dc7f0_0, v0x5598b0ac1db0_0, v0x5598b0a0d940_0, v0x5598b0a5a1c0_0;
E_0x5598b0ab8090/1 .event edge, v0x5598b0a65b50_0;
E_0x5598b0ab8090 .event/or E_0x5598b0ab8090/0, E_0x5598b0ab8090/1;
L_0x5598b0ae2410 .cmp/eq 2, L_0x5598b0adea50, L_0x7f8ef8b5f918;
L_0x5598b0ae2530 .cmp/eq 2, L_0x5598b0adea50, L_0x7f8ef8b5f9a8;
L_0x5598b0ae2680 .functor MUXZ 6, L_0x7f8ef8b5fa38, L_0x7f8ef8b5f9f0, L_0x5598b0ae2530, C4<>;
L_0x5598b0ae2840 .functor MUXZ 6, L_0x5598b0ae2680, L_0x7f8ef8b5f960, L_0x5598b0ae2410, C4<>;
L_0x5598b0ae2a00 .functor MUXZ 1, L_0x5598b0add350, v0x5598b0ac29f0_0, v0x5598b0ac2870_0, C4<>;
L_0x5598b0ae2e00 .functor MUXZ 1, L_0x5598b0ae2b10, L_0x5598b0ae2cc0, L_0x5598b0add4f0, C4<>;
L_0x5598b0ae2f80 .functor MUXZ 1, L_0x5598b0ae2cc0, L_0x5598b0ae2b10, L_0x5598b0add4f0, C4<>;
L_0x5598b0ae30e0 .concat [ 1 1 1 1], p0x7f8ef8baff08, p0x7f8ef8baff38, p0x7f8ef8baff68, p0x7f8ef8baff98;
L_0x5598b0ae3260 .part v0x5598b0ac12e0_0, 0, 1;
L_0x5598b0ae3360 .part v0x5598b0ac1b50_0, 0, 1;
L_0x5598b0ae34c0 .functor MUXZ 1, o0x7f8ef8baf668, L_0x5598b0ae3360, L_0x5598b0ae3260, C4<>;
L_0x5598b0ae3600 .part v0x5598b0ac12e0_0, 1, 1;
L_0x5598b0ae3760 .part v0x5598b0ac1b50_0, 1, 1;
L_0x5598b0ae3850 .functor MUXZ 1, o0x7f8ef8baf6f8, L_0x5598b0ae3760, L_0x5598b0ae3600, C4<>;
L_0x5598b0ae3a60 .part v0x5598b0ac12e0_0, 2, 1;
L_0x5598b0ae3b00 .part v0x5598b0ac1b50_0, 2, 1;
L_0x5598b0ae3c30 .functor MUXZ 1, o0x7f8ef8baf788, L_0x5598b0ae3b00, L_0x5598b0ae3a60, C4<>;
L_0x5598b0ae3dc0 .part v0x5598b0ac12e0_0, 3, 1;
L_0x5598b0ae3f90 .part v0x5598b0ac1b50_0, 3, 1;
L_0x5598b0ae4030 .functor MUXZ 1, o0x7f8ef8baf848, L_0x5598b0ae3f90, L_0x5598b0ae3dc0, C4<>;
L_0x5598b0ae3ef0 .cmp/eq 4, v0x5598b0ac2e90_0, L_0x7f8ef8b5fa80;
L_0x5598b0ae4220 .cmp/eq 8, v0x5598b0ac03d0_0, L_0x7f8ef8b5fac8;
L_0x5598b0ae44a0 .cmp/eq 4, v0x5598b0ac2e90_0, L_0x7f8ef8b5fb10;
L_0x5598b0ae4730 .reduce/nor L_0x7f8ef8b601d0;
L_0x5598b0ae48a0 .cmp/eq 4, v0x5598b0ac2e90_0, L_0x7f8ef8b5fb58;
L_0x5598b0ae4990 .cmp/eq 6, L_0x5598b0ae2840, L_0x7f8ef8b5fba0;
L_0x5598b0ae4d10 .reduce/nor L_0x7f8ef8b60188;
L_0x5598b0ae4ec0 .cmp/eq 4, L_0x5598b0adedd0, L_0x7f8ef8b5fbe8;
L_0x5598b0ae5210 .cmp/ne 32, v0x5598b0a07680_0, L_0x7f8ef8b5fc30;
L_0x5598b0ae5540 .concat [ 3 3 0 0], v0x5598b0ac1620_0, L_0x7f8ef8b5fc78;
L_0x5598b0ae5730 .arith/sum 6, v0x5598b0abf060_0, L_0x5598b0ae5540;
L_0x5598b0ae58c0 .cmp/ge 6, L_0x5598b0ae5730, L_0x7f8ef8b5fcc0;
L_0x5598b0ae5be0 .reduce/nor L_0x5598b0ae1640;
L_0x5598b0ae5e10 .cmp/eq 4, v0x5598b0ac2e90_0, L_0x7f8ef8b5fd08;
L_0x5598b0ae60b0 .concat [ 3 3 0 0], v0x5598b0ac1620_0, L_0x7f8ef8b5fd50;
L_0x5598b0ae61f0 .arith/sum 6, v0x5598b0abf060_0, L_0x5598b0ae60b0;
L_0x5598b0ae64d0 .cmp/ge 6, L_0x5598b0ae61f0, L_0x5598b0ae2840;
L_0x5598b0ae66f0 .reduce/nor L_0x7f8ef8b60188;
L_0x5598b0ae6a30 .cmp/eq 4, L_0x5598b0adedd0, L_0x7f8ef8b5fd98;
L_0x5598b0ae6cd0 .cmp/ne 32, v0x5598b0a07680_0, L_0x7f8ef8b5fde0;
L_0x5598b0ae7020 .reduce/nor L_0x5598b0ae1640;
L_0x5598b0ae6c30 .cmp/eq 4, v0x5598b0ac2e90_0, L_0x7f8ef8b5fe28;
L_0x5598b0ae76c0 .concat [ 3 3 0 0], v0x5598b0ac1620_0, L_0x7f8ef8b5fe70;
L_0x5598b0ae7760 .arith/sum 6, v0x5598b0abf060_0, L_0x5598b0ae76c0;
L_0x5598b0ae7a30 .cmp/ge 6, L_0x5598b0ae7760, L_0x7f8ef8b5feb8;
L_0x5598b0ae7c10 .cmp/eq 4, L_0x5598b0adedd0, L_0x7f8ef8b5ff00;
L_0x5598b0ae8060 .cmp/ne 32, v0x5598b0a07680_0, L_0x7f8ef8b5ff48;
L_0x5598b0ae8260 .reduce/nor L_0x5598b0ae1640;
L_0x5598b0ae8790 .cmp/eq 4, v0x5598b0ac2e90_0, L_0x7f8ef8b5ff90;
L_0x5598b0ae8a30 .cmp/eq 4, v0x5598b0ac0b50_0, L_0x7f8ef8b5ffd8;
L_0x5598b0ae8dd0 .cmp/ne 32, v0x5598b0a07680_0, L_0x7f8ef8b60020;
L_0x5598b0ae90d0 .reduce/nor L_0x5598b0ae1640;
L_0x5598b0ae9650 .cmp/eq 4, v0x5598b0ac2e90_0, L_0x7f8ef8b60068;
L_0x5598b0ae9740 .concat [ 3 3 0 0], v0x5598b0ac1620_0, L_0x7f8ef8b600b0;
L_0x5598b0ae99a0 .arith/sum 6, v0x5598b0abf060_0, L_0x5598b0ae9740;
L_0x5598b0ae9ab0 .cmp/ge 6, L_0x5598b0ae99a0, L_0x7f8ef8b600f8;
L_0x5598b0ae9e60 .arith/sum 32, v0x5598b0abf2e0_0, L_0x7f8ef8b60140;
L_0x5598b0ae9fc0 .cmp/gt 32, v0x5598b0a07680_0, L_0x5598b0ae9e60;
L_0x5598b0aea450 .reduce/nor L_0x5598b0ae1640;
S_0x5598b0ab8100 .scope function.vec4.s3, "lane_decode" "lane_decode" 9 63, 9 63 0, S_0x5598b0a6f210;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x5598b0ab8100
v0x5598b0ab8400_0 .var "sel", 1 0;
TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode ;
    %load/vec4 v0x5598b0ab8400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v0x5598b0ac1db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %end;
S_0x5598b0ab84e0 .scope function.vec4.s4, "lane_mask" "lane_mask" 9 74, 9 74 0, S_0x5598b0a6f210;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x5598b0ab84e0
v0x5598b0ab87c0_0 .var "lanes", 2 0;
TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask ;
    %load/vec4 v0x5598b0ab87c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %end;
S_0x5598b0ac38f0 .scope module, "u_ftx" "fifo_tx" 3 77, 10 2 0, S_0x5598b09e9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x5598b0ac3ad0 .param/l "DEPTH" 0 10 4, +C4<00000000000000000000000000010000>;
P_0x5598b0ac3b10 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
L_0x5598b0ae1970 .functor BUFZ 32, L_0x5598b0ae1730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5598b0ae1a30 .functor BUFZ 5, v0x5598b0ac4310_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f8ef8b5f6d8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac3dc0_0 .net/2u *"_ivl_0", 4 0, L_0x7f8ef8b5f6d8;  1 drivers
v0x5598b0ac3ec0_0 .net *"_ivl_10", 5 0, L_0x5598b0ae17d0;  1 drivers
L_0x7f8ef8b5f768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac3fa0_0 .net *"_ivl_13", 1 0, L_0x7f8ef8b5f768;  1 drivers
L_0x7f8ef8b5f720 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5598b0ac4060_0 .net/2u *"_ivl_4", 4 0, L_0x7f8ef8b5f720;  1 drivers
v0x5598b0ac4140_0 .net *"_ivl_8", 31 0, L_0x5598b0ae1730;  1 drivers
v0x5598b0ac4270_0 .net "clk", 0 0, v0x5598b0ac7510_0;  alias, 1 drivers
v0x5598b0ac4310_0 .var "count", 4 0;
v0x5598b0ac43f0_0 .net "empty_o", 0 0, L_0x5598b0ae1640;  alias, 1 drivers
v0x5598b0ac44e0_0 .net "full_o", 0 0, L_0x5598b0ae15a0;  alias, 1 drivers
v0x5598b0ac45a0_0 .net "level_o", 4 0, L_0x5598b0ae1a30;  1 drivers
v0x5598b0ac4680 .array "mem", 15 0, 31 0;
v0x5598b0ac4740_0 .net "rd_data_o", 31 0, L_0x5598b0ae1970;  alias, 1 drivers
v0x5598b0ac4800_0 .net "rd_en_i", 0 0, L_0x5598b0aea330;  alias, 1 drivers
v0x5598b0ac48a0_0 .var "rd_ptr", 3 0;
v0x5598b0ac4940_0 .net "resetn", 0 0, v0x5598b0acb0d0_0;  alias, 1 drivers
v0x5598b0ac49e0_0 .net "wr_data_i", 31 0, L_0x5598b0adbac0;  alias, 1 drivers
v0x5598b0ac4aa0_0 .net "wr_en_i", 0 0, L_0x5598b0adb9b0;  alias, 1 drivers
v0x5598b0ac4b40_0 .var "wr_ptr", 3 0;
L_0x5598b0ae15a0 .cmp/eq 5, v0x5598b0ac4310_0, L_0x7f8ef8b5f6d8;
L_0x5598b0ae1640 .cmp/eq 5, v0x5598b0ac4310_0, L_0x7f8ef8b5f720;
L_0x5598b0ae1730 .array/port v0x5598b0ac4680, L_0x5598b0ae17d0;
L_0x5598b0ae17d0 .concat [ 4 2 0 0], v0x5598b0ac48a0_0, L_0x7f8ef8b5f768;
S_0x5598b0ac4d00 .scope module, "u_ram" "axi4_ram_slave" 3 116, 11 3 0, S_0x5598b09e9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x5598b0ac4e90 .param/l "ADDR_WIDTH" 0 11 4, +C4<00000000000000000000000000100000>;
P_0x5598b0ac4ed0 .param/l "MEM_WORDS" 0 11 5, +C4<00000000000000000100000000000000>;
v0x5598b0ac58b0_0 .net "araddr", 31 0, L_0x5598b0aec9b0;  alias, 1 drivers
v0x5598b0ac59c0_0 .var "arready", 0 0;
v0x5598b0ac5ab0_0 .net "arvalid", 0 0, L_0x5598b0aeca70;  alias, 1 drivers
v0x5598b0ac5b80_0 .net "awaddr", 31 0, L_0x5598b0aece20;  alias, 1 drivers
v0x5598b0ac5c50_0 .var "awaddr_q", 31 0;
v0x5598b0ac5d40_0 .var "awready", 0 0;
v0x5598b0ac5e30_0 .net "awvalid", 0 0, L_0x5598b0aece90;  alias, 1 drivers
v0x5598b0ac5ed0_0 .net "bready", 0 0, L_0x5598b0aed210;  alias, 1 drivers
v0x5598b0ac5f70_0 .var "bresp", 1 0;
v0x5598b0ac6040_0 .var "bvalid", 0 0;
v0x5598b0ac60e0_0 .net "clk", 0 0, v0x5598b0ac7510_0;  alias, 1 drivers
v0x5598b0ac6290_0 .var "have_aw", 0 0;
v0x5598b0ac6330_0 .var "have_w", 0 0;
v0x5598b0ac63d0_0 .var/i "i", 31 0;
v0x5598b0ac6490 .array "mem", 16383 0, 31 0;
v0x5598b0ac6550_0 .var "rdata", 31 0;
v0x5598b0ac6660_0 .net "resetn", 0 0, v0x5598b0acb0d0_0;  alias, 1 drivers
v0x5598b0ac6810_0 .net "rready", 0 0, L_0x5598b0aecb30;  alias, 1 drivers
v0x5598b0ac68b0_0 .var "rresp", 1 0;
v0x5598b0ac6950_0 .var "rvalid", 0 0;
v0x5598b0ac6a40_0 .net "wdata", 31 0, L_0x5598b0aecfc0;  alias, 1 drivers
v0x5598b0ac6ae0_0 .var "wready", 0 0;
v0x5598b0ac6bd0_0 .net "wstrb", 3 0, L_0x5598b0aecf50;  alias, 1 drivers
v0x5598b0ac6c70_0 .net "wvalid", 0 0, L_0x5598b0aed080;  alias, 1 drivers
S_0x5598b0ac5320 .scope begin, "$unm_blk_276" "$unm_blk_276" 11 76, 11 76 0, S_0x5598b0ac4d00;
 .timescale 0 0;
v0x5598b0ac54d0_0 .var/i "widx", 31 0;
S_0x5598b0ac55d0 .scope begin, "$unm_blk_278" "$unm_blk_278" 11 97, 11 97 0, S_0x5598b0ac4d00;
 .timescale 0 0;
v0x5598b0ac57d0_0 .var/i "ridx", 31 0;
    .scope S_0x5598b0a17070;
T_4 ;
    %wait E_0x5598b0a59c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b09e8260_0, 0, 1;
    %load/vec4 v0x5598b0815810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b09e8260_0, 0, 1;
    %jmp T_4.22;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e8260_0, 0, 1;
    %jmp T_4.22;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e8260_0, 0, 1;
    %jmp T_4.22;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e8260_0, 0, 1;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e8260_0, 0, 1;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09e4a70_0, 0, 1;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5598b0a17070;
T_5 ;
    %wait E_0x5598b0aa7310;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b09d7160_0, 0, 1;
    %load/vec4 v0x5598b09e4600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5598b09e4a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5598b09e8260_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09d7160_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b09ecfa0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x5598b09eafd0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x5598b0a089e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b09d7160_0, 0, 1;
T_5.4 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5598b0a17070;
T_6 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b09d9b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a1ae00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5598b09ea750_0;
    %load/vec4 v0x5598b09e4a70_0;
    %and;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a1ae00_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5598b0a1ae00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a1ae00_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5598b0a17070;
T_7 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b09d9b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a06ec0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5598b0a06ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a06ec0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5598b0a07370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a06ec0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5598b0a17070;
T_8 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b09d9b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a1b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a19fe0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5598b0a1aea0_0;
    %assign/vec4 v0x5598b0a19fe0_0, 0;
    %load/vec4 v0x5598b0a19fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5598b0a1dd40_0;
    %assign/vec4 v0x5598b0a1b650_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5598b0a17070;
T_9 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b09d9b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a02440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a5b4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b09e3630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a053e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5598b0995260_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x5598b09e3b40_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x5598b09e3c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a086c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a07740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a08600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a07680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a07f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a59620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a03b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a21150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a1ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a082e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a04c60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %fork t_1, S_0x5598b0a5ad80;
    %jmp t_0;
    .scope S_0x5598b0a5ad80;
t_1 ;
    %load/vec4 v0x5598b0a02440_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %store/vec4 v0x5598b09e7070_0, 0, 32;
    %load/vec4 v0x5598b09e7070_0;
    %load/vec4 v0x5598b0a58a60_0;
    %and;
    %load/vec4 v0x5598b0a02440_0;
    %load/vec4 v0x5598b0a58a60_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x5598b09e7070_0, 0, 32;
    %load/vec4 v0x5598b0a089e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5598b09e7070_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.4, 9;
    %load/vec4 v0x5598b0a02440_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b09e7070_0, 4, 1;
T_9.4 ;
    %load/vec4 v0x5598b09e7070_0;
    %assign/vec4 v0x5598b0a02440_0, 0;
    %end;
    .scope S_0x5598b0a17070;
t_0 %join;
T_9.2 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x5598b09ecfa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x5598b09eafd0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x5598b0a5b4b0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b0a5b4b0_0, 4, 5;
T_9.6 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x5598b0a053e0_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %load/vec4 v0x5598b09e6330_0;
    %and;
    %assign/vec4 v0x5598b0a053e0_0, 0;
T_9.10 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v0x5598b0995260_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %load/vec4 v0x5598b0aa7670_0;
    %and;
    %assign/vec4 v0x5598b0995260_0, 0;
T_9.12 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x5598b09e3b40_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %load/vec4 v0x5598b0a6c4d0_0;
    %and;
    %assign/vec4 v0x5598b09e3b40_0, 0;
T_9.14 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v0x5598b09e3c20_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %load/vec4 v0x5598b0a13640_0;
    %and;
    %assign/vec4 v0x5598b09e3c20_0, 0;
T_9.16 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %load/vec4 v0x5598b0a086c0_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %load/vec4 v0x5598b09e5dc0_0;
    %and;
    %assign/vec4 v0x5598b0a086c0_0, 0;
T_9.18 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %load/vec4 v0x5598b0a07740_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %load/vec4 v0x5598b0a06570_0;
    %and;
    %assign/vec4 v0x5598b0a07740_0, 0;
T_9.20 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %load/vec4 v0x5598b0a08600_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %assign/vec4 v0x5598b0a08600_0, 0;
T_9.22 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %load/vec4 v0x5598b0a07680_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %assign/vec4 v0x5598b0a07680_0, 0;
T_9.24 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.26, 8;
    %load/vec4 v0x5598b0a07f10_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %load/vec4 v0x5598b09e5920_0;
    %and;
    %assign/vec4 v0x5598b0a07f10_0, 0;
T_9.26 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %load/vec4 v0x5598b0a59620_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %load/vec4 v0x5598b0a6c3f0_0;
    %and;
    %assign/vec4 v0x5598b0a59620_0, 0;
T_9.28 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %load/vec4 v0x5598b0a03b00_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %assign/vec4 v0x5598b0a03b00_0, 0;
T_9.30 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %load/vec4 v0x5598b0a21150_0;
    %load/vec4 v0x5598b09eafd0_0;
    %store/vec4 v0x5598b09e6770_0, 0, 32;
    %store/vec4 v0x5598b09e6bb0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x5598b0a6dd10;
    %assign/vec4 v0x5598b0a21150_0, 0;
T_9.32 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.34, 8;
    %load/vec4 v0x5598b09e3630_0;
    %load/vec4 v0x5598b09eafd0_0;
    %inv;
    %and;
    %assign/vec4 v0x5598b09e3630_0, 0;
T_9.34 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %load/vec4 v0x5598b0a1ee50_0;
    %load/vec4 v0x5598b09eafd0_0;
    %inv;
    %and;
    %assign/vec4 v0x5598b0a1ee50_0, 0;
T_9.36 ;
    %load/vec4 v0x5598b0a07e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b09e3630_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a082e0_0, 0;
T_9.38 ;
    %load/vec4 v0x5598b0a043d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b09e3630_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a04c60_0, 0;
T_9.40 ;
    %load/vec4 v0x5598b0a1edb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b09e3630_0, 4, 5;
T_9.42 ;
    %load/vec4 v0x5598b0a5f0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b09e3630_0, 4, 5;
T_9.44 ;
    %load/vec4 v0x5598b0a1b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b09e3630_0, 4, 5;
T_9.46 ;
    %load/vec4 v0x5598b09e78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b0a1ee50_0, 4, 5;
T_9.48 ;
    %load/vec4 v0x5598b09e21c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b0a1ee50_0, 4, 5;
T_9.50 ;
    %load/vec4 v0x5598b09e5040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b0a1ee50_0, 4, 5;
T_9.52 ;
    %load/vec4 v0x5598b0a08dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b0a1ee50_0, 4, 5;
T_9.54 ;
    %load/vec4 v0x5598b09e4560_0;
    %load/vec4 v0x5598b0815810_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5598b09ecfa0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.56, 8;
    %load/vec4 v0x5598b09eafd0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a082e0_0, 0;
T_9.58 ;
    %load/vec4 v0x5598b09eafd0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a04c60_0, 0;
T_9.60 ;
T_9.56 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5598b0a17070;
T_10 ;
    %wait E_0x5598b0aa74e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %load/vec4 v0x5598b09ea750_0;
    %load/vec4 v0x5598b09e4a70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5598b0815810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.3 ;
    %load/vec4 v0x5598b0a02440_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5598b09e7d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b09e4f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0a089e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b09e4050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0a082e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0a04c60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.5 ;
    %load/vec4 v0x5598b0a5b4b0_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.6 ;
    %load/vec4 v0x5598b09e3630_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.7 ;
    %load/vec4 v0x5598b0a053e0_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.8 ;
    %load/vec4 v0x5598b0995260_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.9 ;
    %load/vec4 v0x5598b09e3b40_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.10 ;
    %load/vec4 v0x5598b09e3c20_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.11 ;
    %load/vec4 v0x5598b0a086c0_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.12 ;
    %load/vec4 v0x5598b0a07740_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.13 ;
    %load/vec4 v0x5598b0a08600_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.14 ;
    %load/vec4 v0x5598b0a07680_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.15 ;
    %load/vec4 v0x5598b0a07f10_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.16 ;
    %load/vec4 v0x5598b0a59620_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.17 ;
    %load/vec4 v0x5598b0a03b00_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.18 ;
    %load/vec4 v0x5598b0a21150_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.19 ;
    %load/vec4 v0x5598b0a1b650_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x5598b09e8320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b09e7990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b09e7d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b09e4f80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.21 ;
    %load/vec4 v0x5598b0a1ee50_0;
    %store/vec4 v0x5598b09da5f0_0, 0, 32;
    %jmp T_10.23;
T_10.23 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5598b0a12520;
T_11 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b09ecae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a1ca50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a0d880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b09ec580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a050d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b09ec640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0a045a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b09e53d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0a60260_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0a61110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b09dc730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b09de6b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b09de230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b09dde70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b09d75b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b09dd030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a6d120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b09dd9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b09eca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a65ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b09eab90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5598b0a57240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a1a620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a1bbb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a1ca50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a0d880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b09ec580_0, 0;
    %load/vec4 v0x5598b09ec640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a050d0_0, 0;
    %load/vec4 v0x5598b0a1c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0x5598b0a0d940_0;
    %assign/vec4 v0x5598b0a045a0_0, 0;
    %load/vec4 v0x5598b0a5a1c0_0;
    %assign/vec4 v0x5598b09e53d0_0, 0;
    %load/vec4 v0x5598b0a65b50_0;
    %assign/vec4 v0x5598b0a60260_0, 0;
    %load/vec4 v0x5598b08e3720_0;
    %assign/vec4 v0x5598b0a61110_0, 0;
    %load/vec4 v0x5598b09dcbb0_0;
    %assign/vec4 v0x5598b09dc730_0, 0;
    %load/vec4 v0x5598b0a5e5b0_0;
    %assign/vec4 v0x5598b09de6b0_0, 0;
    %load/vec4 v0x5598b09d79f0_0;
    %assign/vec4 v0x5598b09de230_0, 0;
    %load/vec4 v0x5598b09dddb0_0;
    %assign/vec4 v0x5598b09dde70_0, 0;
    %load/vec4 v0x5598b09dc7f0_0;
    %assign/vec4 v0x5598b09d75b0_0, 0;
    %load/vec4 v0x5598b09dd4b0_0;
    %assign/vec4 v0x5598b09dd030_0, 0;
    %load/vec4 v0x5598b0a17390_0;
    %assign/vec4 v0x5598b0a6d120_0, 0;
    %load/vec4 v0x5598b0a04090_0;
    %assign/vec4 v0x5598b09dd9f0_0, 0;
    %load/vec4 v0x5598b09ee0a0_0;
    %assign/vec4 v0x5598b09eca20_0, 0;
    %load/vec4 v0x5598b0a6cae0_0;
    %assign/vec4 v0x5598b0a65ab0_0, 0;
    %load/vec4 v0x5598b09eb4e0_0;
    %assign/vec4 v0x5598b09eab90_0, 0;
    %load/vec4 v0x5598b0a592e0_0;
    %assign/vec4 v0x5598b0a57240_0, 0;
    %load/vec4 v0x5598b0a1bc50_0;
    %assign/vec4 v0x5598b0a1a620_0, 0;
    %load/vec4 v0x5598b0a1c0a0_0;
    %assign/vec4 v0x5598b0a1bbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b09ec580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a1ca50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a050d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b09ec640_0, 0;
T_11.5 ;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a050d0_0, 0;
    %load/vec4 v0x5598b0a5e510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a0d880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a050d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b09ec640_0, 0;
T_11.7 ;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5598b0ac38f0;
T_12 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b0ac4940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0ac4b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0ac48a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598b0ac4310_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5598b0ac4aa0_0;
    %load/vec4 v0x5598b0ac44e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5598b0ac49e0_0;
    %load/vec4 v0x5598b0ac4b40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598b0ac4680, 0, 4;
    %load/vec4 v0x5598b0ac4b40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5598b0ac4b40_0, 0;
T_12.2 ;
    %load/vec4 v0x5598b0ac4800_0;
    %load/vec4 v0x5598b0ac43f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x5598b0ac48a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5598b0ac48a0_0, 0;
T_12.4 ;
    %load/vec4 v0x5598b0ac4aa0_0;
    %load/vec4 v0x5598b0ac44e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5598b0ac4800_0;
    %load/vec4 v0x5598b0ac43f0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %load/vec4 v0x5598b0ac4310_0;
    %assign/vec4 v0x5598b0ac4310_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x5598b0ac4310_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5598b0ac4310_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x5598b0ac4310_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5598b0ac4310_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5598b0a6ee90;
T_13 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b0ab7180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0ab73c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0ab70a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598b0ab6b40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5598b0ab7300_0;
    %load/vec4 v0x5598b0ab6ce0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5598b0ab7220_0;
    %load/vec4 v0x5598b0ab73c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598b0ab6e60, 0, 4;
    %load/vec4 v0x5598b0ab73c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5598b0ab73c0_0, 0;
T_13.2 ;
    %load/vec4 v0x5598b0ab6fe0_0;
    %load/vec4 v0x5598b0ab6c20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5598b0ab70a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5598b0ab70a0_0, 0;
T_13.4 ;
    %load/vec4 v0x5598b0ab7300_0;
    %load/vec4 v0x5598b0ab6ce0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5598b0ab6fe0_0;
    %load/vec4 v0x5598b0ab6c20_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x5598b0ab6b40_0;
    %assign/vec4 v0x5598b0ab6b40_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x5598b0ab6b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5598b0ab6b40_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x5598b0ab6b40_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5598b0ab6b40_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5598b0a6f210;
T_14 ;
    %wait E_0x5598b0ab8090;
    %load/vec4 v0x5598b0ac0020_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %load/vec4 v0x5598b0abff10_0;
    %store/vec4 v0x5598b0ab8400_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x5598b0ab8100;
    %store/vec4 v0x5598b0abf620_0, 0, 3;
    %load/vec4 v0x5598b0abef50_0;
    %store/vec4 v0x5598b0ab8400_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x5598b0ab8100;
    %store/vec4 v0x5598b0abee70_0, 0, 3;
    %load/vec4 v0x5598b0ac0890_0;
    %store/vec4 v0x5598b0ab8400_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x5598b0ab8100;
    %store/vec4 v0x5598b0ac07b0_0, 0, 3;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5598b0abf620_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5598b0abee70_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5598b0ac07b0_0, 0, 3;
    %jmp T_14.5;
T_14.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5598b0abf620_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5598b0abee70_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5598b0ac07b0_0, 0, 3;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5598b0abf620_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5598b0abee70_0, 0, 3;
    %load/vec4 v0x5598b0ac1db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %store/vec4 v0x5598b0ac07b0_0, 0, 3;
    %jmp T_14.5;
T_14.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5598b0abf620_0, 0, 3;
    %load/vec4 v0x5598b0ac1db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0x5598b0abee70_0, 0, 3;
    %load/vec4 v0x5598b0ac1db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %store/vec4 v0x5598b0ac07b0_0, 0, 3;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5598b0a6f210;
T_15 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b0ac21b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ac26d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac29f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac2ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac27b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac2630_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac27b0_0, 0;
    %load/vec4 v0x5598b0ac2870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ac26d0_0, 0;
    %load/vec4 v0x5598b0ac0220_0;
    %assign/vec4 v0x5598b0ac29f0_0, 0;
    %load/vec4 v0x5598b0ac0220_0;
    %assign/vec4 v0x5598b0ac2ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac2630_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5598b0ac2630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ac2630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ac26d0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5598b0abf540_0;
    %load/vec4 v0x5598b0ac26d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_15.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ac26d0_0, 0;
    %load/vec4 v0x5598b0ac29f0_0;
    %assign/vec4 v0x5598b0ac2ab0_0, 0;
    %load/vec4 v0x5598b0ac29f0_0;
    %inv;
    %assign/vec4 v0x5598b0ac29f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ac27b0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x5598b0ac26d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5598b0ac26d0_0, 0;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5598b0a6f210;
T_16 ;
    %wait E_0x5598b0a59920;
    %load/vec4 v0x5598b0ac1620_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0ac1b50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0ac0e20_0, 0, 4;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5598b0ac2c30_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5598b0ac1b50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5598b0ac1200_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5598b0ac0e20_0, 0, 4;
    %jmp T_16.4;
T_16.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5598b0ac2c30_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0ac2c30_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5598b0ac1b50_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5598b0ac1200_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5598b0ac0e20_0, 0, 4;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x5598b0ac2c30_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x5598b0ac1b50_0, 0, 4;
    %load/vec4 v0x5598b0ac1200_0;
    %store/vec4 v0x5598b0ac0e20_0, 0, 4;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5598b0a6f210;
T_17 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b0ac21b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0ac2e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ac0670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5598b0ac1620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ac2c30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5598b0abf060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0abf2e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0ac0b50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0ac12e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac2870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b0ac03d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac1e70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0ac1f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac14a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac1c30_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5598b0ac2f50_0;
    %assign/vec4 v0x5598b0ac2e90_0, 0;
    %load/vec4 v0x5598b0ac0710_0;
    %assign/vec4 v0x5598b0ac0670_0, 0;
    %load/vec4 v0x5598b0ac1700_0;
    %assign/vec4 v0x5598b0ac1620_0, 0;
    %load/vec4 v0x5598b0ac2d10_0;
    %assign/vec4 v0x5598b0ac2c30_0, 0;
    %load/vec4 v0x5598b0abf140_0;
    %assign/vec4 v0x5598b0abf060_0, 0;
    %load/vec4 v0x5598b0abf3c0_0;
    %assign/vec4 v0x5598b0abf2e0_0, 0;
    %load/vec4 v0x5598b0ac0c30_0;
    %assign/vec4 v0x5598b0ac0b50_0, 0;
    %load/vec4 v0x5598b0ac13c0_0;
    %assign/vec4 v0x5598b0ac12e0_0, 0;
    %load/vec4 v0x5598b0ac2930_0;
    %assign/vec4 v0x5598b0ac2870_0, 0;
    %load/vec4 v0x5598b0ac04b0_0;
    %assign/vec4 v0x5598b0ac03d0_0, 0;
    %load/vec4 v0x5598b0ac20f0_0;
    %assign/vec4 v0x5598b0ac1e70_0, 0;
    %load/vec4 v0x5598b0ac2010_0;
    %assign/vec4 v0x5598b0ac1f30_0, 0;
    %load/vec4 v0x5598b0ac1560_0;
    %assign/vec4 v0x5598b0ac14a0_0, 0;
    %load/vec4 v0x5598b0ac1cf0_0;
    %assign/vec4 v0x5598b0ac1c30_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5598b0a6f210;
T_18 ;
    %wait E_0x5598b09e3790;
    %load/vec4 v0x5598b0ac2e90_0;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %load/vec4 v0x5598b0ac1620_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac2c30_0;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
    %load/vec4 v0x5598b0abf060_0;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0abf2e0_0;
    %store/vec4 v0x5598b0abf3c0_0, 0, 32;
    %load/vec4 v0x5598b0ac0b50_0;
    %store/vec4 v0x5598b0ac0c30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0ac2930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0ac23b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0ac2250_0, 0, 32;
    %load/vec4 v0x5598b0ac0670_0;
    %store/vec4 v0x5598b0ac0710_0, 0, 1;
    %load/vec4 v0x5598b0ac03d0_0;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
    %load/vec4 v0x5598b0ac14a0_0;
    %store/vec4 v0x5598b0ac1560_0, 0, 1;
    %load/vec4 v0x5598b0ac1c30_0;
    %store/vec4 v0x5598b0ac1cf0_0, 0, 1;
    %load/vec4 v0x5598b0ac1e70_0;
    %store/vec4 v0x5598b0ac20f0_0, 0, 1;
    %load/vec4 v0x5598b0ac1f30_0;
    %store/vec4 v0x5598b0ac2010_0, 0, 4;
    %load/vec4 v0x5598b0ac2e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %jmp T_18.13;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac0710_0, 0, 1;
    %load/vec4 v0x5598b0ac2df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %load/vec4 v0x5598b0abf620_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac0020_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5598b0ac0590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
    %load/vec4 v0x5598b0ac09a0_0;
    %inv;
    %store/vec4 v0x5598b0ac1560_0, 0, 1;
    %load/vec4 v0x5598b0ac09a0_0;
    %inv;
    %load/vec4 v0x5598b0ac0020_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5598b0ac0020_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5598b0ac0020_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5598b0ac0020_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5598b0ac0020_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5598b0ac0020_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5598b0ac0020_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x5598b0ac1cf0_0, 0, 1;
T_18.14 ;
    %jmp T_18.13;
T_18.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0ac0710_0, 0, 1;
    %load/vec4 v0x5598b0ac03d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.16, 4;
    %load/vec4 v0x5598b0ac03d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
    %jmp T_18.17;
T_18.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
T_18.17 ;
    %jmp T_18.13;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac2930_0, 0, 1;
    %load/vec4 v0x5598b0ac1620_0;
    %store/vec4 v0x5598b0ab87c0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x5598b0ab84e0;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %load/vec4 v0x5598b0ac24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %load/vec4 v0x5598b0ac2c30_0;
    %ix/getv 4, v0x5598b0ac1620_0;
    %shiftl 4;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
T_18.18 ;
    %load/vec4 v0x5598b0abf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %vpi_call/w 9 348 "$display", "[FSM] %0t CMD bit=%0d out=%b", $time, v0x5598b0abf060_0, &PV<v0x5598b0ac1b50_0, 0, 1> {0 0 0};
    %load/vec4 v0x5598b0abf060_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5598b0ac1620_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0abf140_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0abec80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %load/vec4 v0x5598b0abee70_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0abed60_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_18.26, 8;
    %load/vec4 v0x5598b0abebc0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_18.27, 8;
T_18.26 ; End of true expr.
    %load/vec4 v0x5598b0abed60_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_18.28, 9;
    %load/vec4 v0x5598b0abebc0_0;
    %jmp/1 T_18.29, 9;
T_18.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.29, 9;
 ; End of false expr.
    %blend;
T_18.29;
    %jmp/0 T_18.27, 8;
 ; End of false expr.
    %blend;
T_18.27;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
    %jmp T_18.25;
T_18.24 ;
    %load/vec4 v0x5598b0ac1a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac19b0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
    %jmp T_18.31;
T_18.30 ;
    %load/vec4 v0x5598b0ac0d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac0d10_0;
    %store/vec4 v0x5598b0ac0c30_0, 0, 4;
    %jmp T_18.33;
T_18.32 ;
    %load/vec4 v0x5598b0ac18a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.34, 4;
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac09a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.37, 8;
T_18.36 ; End of true expr.
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ab87c0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x5598b0ab84e0;
    %jmp/0 T_18.37, 8;
 ; End of false expr.
    %blend;
T_18.37;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0abf3c0_0, 0, 32;
    %load/vec4 v0x5598b0ac09a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac20f0_0, 0, 1;
    %jmp T_18.39;
T_18.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
T_18.39 ;
    %jmp T_18.35;
T_18.34 ;
    %load/vec4 v0x5598b0ac0020_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0ac0020_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0ac0020_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0ac0020_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_18.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %jmp T_18.41;
T_18.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5598b0ac0590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0ac1c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.42, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.43, 8;
T_18.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.43, 8;
 ; End of false expr.
    %blend;
T_18.43;
    %add;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
T_18.41 ;
T_18.35 ;
T_18.33 ;
T_18.31 ;
T_18.25 ;
T_18.22 ;
T_18.20 ;
    %jmp T_18.13;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac2930_0, 0, 1;
    %load/vec4 v0x5598b0ac1620_0;
    %store/vec4 v0x5598b0ab87c0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x5598b0ab84e0;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %load/vec4 v0x5598b0ac2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.44, 8;
    %load/vec4 v0x5598b0ac2c30_0;
    %ix/getv 4, v0x5598b0ac1620_0;
    %shiftl 4;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
T_18.44 ;
    %load/vec4 v0x5598b0abf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.46, 8;
    %load/vec4 v0x5598b0abf060_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5598b0ac1620_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0abec80_0;
    %load/vec4 v0x5598b0abf140_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0ac1a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac19b0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
    %jmp T_18.51;
T_18.50 ;
    %load/vec4 v0x5598b0ac0d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac0d10_0;
    %store/vec4 v0x5598b0ac0c30_0, 0, 4;
    %jmp T_18.53;
T_18.52 ;
    %load/vec4 v0x5598b0ac18a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.54, 4;
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac09a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.57, 8;
T_18.56 ; End of true expr.
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ab87c0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x5598b0ab84e0;
    %jmp/0 T_18.57, 8;
 ; End of false expr.
    %blend;
T_18.57;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0abf3c0_0, 0, 32;
    %load/vec4 v0x5598b0ac09a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac20f0_0, 0, 1;
    %jmp T_18.59;
T_18.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
T_18.59 ;
    %jmp T_18.55;
T_18.54 ;
    %load/vec4 v0x5598b0ac0020_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0ac0020_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_18.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %jmp T_18.61;
T_18.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5598b0ac0590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0ac1c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.62, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.63, 8;
T_18.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.63, 8;
 ; End of false expr.
    %blend;
T_18.63;
    %add;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
T_18.61 ;
T_18.55 ;
T_18.53 ;
T_18.51 ;
T_18.48 ;
T_18.46 ;
    %jmp T_18.13;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac2930_0, 0, 1;
    %load/vec4 v0x5598b0ac1620_0;
    %store/vec4 v0x5598b0ab87c0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x5598b0ab84e0;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %load/vec4 v0x5598b0ac2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.64, 8;
    %load/vec4 v0x5598b0ac2c30_0;
    %ix/getv 4, v0x5598b0ac1620_0;
    %shiftl 4;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
T_18.64 ;
    %load/vec4 v0x5598b0abf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.66, 8;
    %load/vec4 v0x5598b0abf060_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5598b0ac1620_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0abf140_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0ac0d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac0d10_0;
    %store/vec4 v0x5598b0ac0c30_0, 0, 4;
    %jmp T_18.71;
T_18.70 ;
    %load/vec4 v0x5598b0ac18a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.72, 4;
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac09a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.75, 8;
T_18.74 ; End of true expr.
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ab87c0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x5598b0ab84e0;
    %jmp/0 T_18.75, 8;
 ; End of false expr.
    %blend;
T_18.75;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0abf3c0_0, 0, 32;
    %load/vec4 v0x5598b0ac09a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac20f0_0, 0, 1;
    %jmp T_18.77;
T_18.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
T_18.77 ;
    %jmp T_18.73;
T_18.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5598b0ac0590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0ac1c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.78, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.79, 8;
T_18.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.79, 8;
 ; End of false expr.
    %blend;
T_18.79;
    %add;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
T_18.73 ;
T_18.71 ;
T_18.68 ;
T_18.66 ;
    %jmp T_18.13;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0ac2930_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %load/vec4 v0x5598b0ac0020_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_18.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5598b0ac2010_0, 0, 4;
    %jmp T_18.81;
T_18.80 ;
    %load/vec4 v0x5598b0ac0020_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_18.82, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5598b0ac2010_0, 0, 4;
    %jmp T_18.83;
T_18.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0ac2010_0, 0, 4;
T_18.83 ;
T_18.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %jmp T_18.13;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac2930_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %load/vec4 v0x5598b0abf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.84, 8;
    %load/vec4 v0x5598b0ac0b50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.86, 4;
    %load/vec4 v0x5598b0ac0b50_0;
    %subi 1, 0, 4;
    %store/vec4 v0x5598b0ac0c30_0, 0, 4;
T_18.86 ;
    %load/vec4 v0x5598b0ac0b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.88, 4;
    %load/vec4 v0x5598b0ac18a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ac1700_0, 0, 3;
    %load/vec4 v0x5598b0ac09a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_18.93, 8;
T_18.92 ; End of true expr.
    %load/vec4 v0x5598b0ac31d0_0;
    %jmp/0 T_18.93, 8;
 ; End of false expr.
    %blend;
T_18.93;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
    %load/vec4 v0x5598b0ac09a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.95, 8;
T_18.94 ; End of true expr.
    %load/vec4 v0x5598b0ac07b0_0;
    %store/vec4 v0x5598b0ab87c0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x5598b0ab84e0;
    %jmp/0 T_18.95, 8;
 ; End of false expr.
    %blend;
T_18.95;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0abf3c0_0, 0, 32;
    %jmp T_18.91;
T_18.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5598b0ac0590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0ac1c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.96, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.97, 8;
T_18.96 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.97, 8;
 ; End of false expr.
    %blend;
T_18.97;
    %add;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
T_18.91 ;
T_18.88 ;
T_18.84 ;
    %jmp T_18.13;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac2930_0, 0, 1;
    %load/vec4 v0x5598b0ac09a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.98, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.99, 8;
T_18.98 ; End of true expr.
    %load/vec4 v0x5598b0ac1620_0;
    %store/vec4 v0x5598b0ab87c0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x5598b0ab84e0;
    %jmp/0 T_18.99, 8;
 ; End of false expr.
    %blend;
T_18.99;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %load/vec4 v0x5598b0ac09a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.100, 8;
    %load/vec4 v0x5598b0ac1f30_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0ac1e70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.102, 8;
    %load/vec4 v0x5598b0ac24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.104, 8;
    %load/vec4 v0x5598b0ac2c30_0;
    %ix/getv 4, v0x5598b0ac1620_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x5598b0ac0e20_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
T_18.104 ;
T_18.102 ;
    %load/vec4 v0x5598b0abf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.106, 8;
    %load/vec4 v0x5598b0ac1f30_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_18.108, 4;
    %load/vec4 v0x5598b0ac1f30_0;
    %subi 1, 0, 4;
    %store/vec4 v0x5598b0ac2010_0, 0, 4;
    %jmp T_18.109;
T_18.108 ;
    %load/vec4 v0x5598b0ac1e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.110, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0ac20f0_0, 0, 1;
    %jmp T_18.111;
T_18.110 ;
    %load/vec4 v0x5598b0abf060_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5598b0ac1620_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0abf140_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.112, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0abf2e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5598b0abf3c0_0, 0, 32;
    %load/vec4 v0x5598b0ac2310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.114, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac23b0_0, 0, 1;
    %load/vec4 v0x5598b0ac2d10_0;
    %store/vec4 v0x5598b0ac2250_0, 0, 32;
T_18.114 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
T_18.112 ;
    %load/vec4 v0x5598b0ac18a0_0;
    %load/vec4 v0x5598b0abf3c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.116, 5;
    %load/vec4 v0x5598b0ac33f0_0;
    %load/vec4 v0x5598b0ac0310_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.118, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %jmp T_18.119;
T_18.118 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5598b0ac0590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0ac1c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.120, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.121, 8;
T_18.120 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.121, 8;
 ; End of false expr.
    %blend;
T_18.121;
    %add;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
T_18.119 ;
T_18.116 ;
T_18.111 ;
T_18.109 ;
T_18.106 ;
    %jmp T_18.101;
T_18.100 ;
    %load/vec4 v0x5598b0abf060_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0abf2e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.122, 8;
    %vpi_call/w 9 530 "$display", "[FSM] %0t WRITE start shreg=%08h lanes=%0d", $time, v0x5598b0ac2c30_0, v0x5598b0ac1620_0 {0 0 0};
T_18.122 ;
    %load/vec4 v0x5598b0ac2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.124, 8;
    %vpi_call/w 9 535 "$display", "[FSM] %0t WRITE shift out=%b shreg=%08h", $time, &PV<v0x5598b0ac1b50_0, 0, 1>, v0x5598b0ac2c30_0 {0 0 0};
    %load/vec4 v0x5598b0ac2c30_0;
    %ix/getv 4, v0x5598b0ac1620_0;
    %shiftl 4;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
T_18.124 ;
    %load/vec4 v0x5598b0abf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.126, 8;
    %load/vec4 v0x5598b0abf060_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5598b0ac1620_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0abf140_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.128, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5598b0abf140_0, 0, 6;
    %load/vec4 v0x5598b0abf2e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5598b0abf3c0_0, 0, 32;
    %load/vec4 v0x5598b0abf2e0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x5598b0ac18a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5598b0ac32b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.130, 8;
    %load/vec4 v0x5598b0ac31d0_0;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
    %jmp T_18.131;
T_18.130 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
T_18.131 ;
T_18.128 ;
    %load/vec4 v0x5598b0ac18a0_0;
    %load/vec4 v0x5598b0abf3c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.132, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5598b0ac0590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0ac1c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.134, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.135, 8;
T_18.134 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.135, 8;
 ; End of false expr.
    %blend;
T_18.135;
    %add;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
T_18.132 ;
T_18.126 ;
T_18.101 ;
    %jmp T_18.13;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0ac2930_0, 0, 1;
    %load/vec4 v0x5598b0ac1620_0;
    %store/vec4 v0x5598b0ab87c0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x5598b0ab84e0;
    %store/vec4 v0x5598b0ac13c0_0, 0, 4;
    %load/vec4 v0x5598b0ac31d0_0;
    %store/vec4 v0x5598b0ac2d10_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %jmp T_18.13;
T_18.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0ac0710_0, 0, 1;
    %load/vec4 v0x5598b0ac0310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.136, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %load/vec4 v0x5598b0ac0590_0;
    %pad/u 8;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
T_18.136 ;
    %jmp T_18.13;
T_18.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0ac0710_0, 0, 1;
    %load/vec4 v0x5598b0ac03d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.138, 4;
    %load/vec4 v0x5598b0ac03d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
    %jmp T_18.139;
T_18.138 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
T_18.139 ;
    %jmp T_18.13;
T_18.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0ac0710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0ac2930_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5598b0ac2f50_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5598b0ac0590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5598b0ac1c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.140, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.141, 8;
T_18.140 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.141, 8;
 ; End of false expr.
    %blend;
T_18.141;
    %add;
    %store/vec4 v0x5598b0ac04b0_0, 0, 8;
    %jmp T_18.13;
T_18.13 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5598b0a6f210;
T_19 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b0ac21b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0ac3030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac2450_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5598b0ac2e90_0;
    %load/vec4 v0x5598b0ac3030_0;
    %cmp/ne;
    %jmp/0xz  T_19.2, 4;
    %vpi_call/w 9 623 "$display", "[FSM] %0t state %0d -> %0d (op=%02h len=%0d lanes_cmd=%0d/addr=%0d/data=%0d dir=%0d)", $time, v0x5598b0ac3030_0, v0x5598b0ac2e90_0, v0x5598b0ac0020_0, v0x5598b0ac18a0_0, v0x5598b0abf620_0, v0x5598b0abee70_0, v0x5598b0ac07b0_0, v0x5598b0ac09a0_0 {0 0 0};
T_19.2 ;
    %load/vec4 v0x5598b0ac23b0_0;
    %load/vec4 v0x5598b0ac2450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %vpi_call/w 9 627 "$display", "[FSM] %0t RX_WEN data=%08h io1=%b lanes=%0d", $time, v0x5598b0ac2250_0, v0x5598b0ac0fc0_0, v0x5598b0ac1620_0 {0 0 0};
T_19.4 ;
    %load/vec4 v0x5598b0ac2e90_0;
    %assign/vec4 v0x5598b0ac3030_0, 0;
    %load/vec4 v0x5598b0ac23b0_0;
    %assign/vec4 v0x5598b0ac2450_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5598b0a6e410;
T_20 ;
    %wait E_0x5598b0932d00;
    %load/vec4 v0x5598b08f4e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b083f870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b09709d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b093f9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b08f4f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b093fd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b083fa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b093fa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b08f4bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b09708f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5598b093fc40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b093f9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b08f4f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b083fa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b08f4bf0_0, 0;
    %load/vec4 v0x5598b083f870_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x5598b093fa90_0, 0;
    %load/vec4 v0x5598b083f870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x5598b083f7b0_0;
    %load/vec4 v0x5598b08f4cb0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5598b083f950_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %load/vec4 v0x5598b0970810_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5598b09708f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5598b093fc40_0, 0;
    %load/vec4 v0x5598b0970810_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5598b09709d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b093f9d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5598b083f870_0, 0;
T_20.7 ;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x5598b093f910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b08f4f10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5598b083f870_0, 0;
T_20.9 ;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x5598b08f4fd0_0;
    %load/vec4 v0x5598b08f4cb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x5598b08f4d70_0;
    %assign/vec4 v0x5598b093fd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b083fa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b08f4f10_0, 0;
    %load/vec4 v0x5598b093fc40_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x5598b093fc40_0, 0;
    %load/vec4 v0x5598b093fc40_0;
    %addi 4, 0, 16;
    %load/vec4 v0x5598b083f950_0;
    %cmp/u;
    %jmp/0xz  T_20.13, 5;
    %load/vec4 v0x5598b09708f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5598b09708f0_0, 0;
    %load/vec4 v0x5598b09708f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5598b09709d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b093f9d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5598b083f870_0, 0;
    %jmp T_20.14;
T_20.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5598b083f870_0, 0;
T_20.14 ;
T_20.11 ;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b08f4bf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b083f870_0, 0;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5598b0a6eb10;
T_21 ;
    %wait E_0x5598b0932d00;
    %load/vec4 v0x5598b0ab0ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0ab1040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0930ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0aae6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ab1200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab1560_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5598b0ab1480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0aae760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab0c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0aae820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0aaebe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0930b50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5598b0aaea40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab0af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab0e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ab12e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab0b90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0aae6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab1560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0aae760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab0c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0aaebe0_0, 0;
    %load/vec4 v0x5598b0ab1040_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x5598b0aae820_0, 0;
    %load/vec4 v0x5598b0ab1040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0x5598b0ab0f80_0;
    %load/vec4 v0x5598b0ab0a50_0;
    %nor/r;
    %and;
    %load/vec4 v0x5598b0ab1120_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %load/vec4 v0x5598b0930a90_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0930b50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5598b0aaea40_0, 0;
    %load/vec4 v0x5598b0930a90_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0930ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0aae6a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5598b0ab1040_0, 0;
T_21.7 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x5598b0892da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %vpi_call/w 7 483 "$display", "[DMA] AW @%0t addr=%08h", $time, v0x5598b0930ce0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0930c10_0, 0;
    %load/vec4 v0x5598b0ab0a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab0c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab0af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab0e00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5598b0ab1040_0, 0;
T_21.11 ;
T_21.9 ;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0x5598b0ab0e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab0e00_0, 0;
    %jmp T_21.14;
T_21.13 ;
    %load/vec4 v0x5598b0ab0af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %load/vec4 v0x5598b0aaeb20_0;
    %assign/vec4 v0x5598b0ab12e0_0, 0;
    %load/vec4 v0x5598b0aaeb20_0;
    %assign/vec4 v0x5598b0ab1200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab1560_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5598b0ab1480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab0af0_0, 0;
    %jmp T_21.16;
T_21.15 ;
    %load/vec4 v0x5598b0ab12e0_0;
    %assign/vec4 v0x5598b0ab1200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab1560_0, 0;
T_21.16 ;
T_21.14 ;
    %load/vec4 v0x5598b0ab1560_0;
    %load/vec4 v0x5598b0ab13c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.17, 8;
    %vpi_call/w 7 515 "$display", "[DMA]  W @%0t data=%08h", $time, v0x5598b0ab1200_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0aae760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab0b90_0, 0;
    %load/vec4 v0x5598b0aaea40_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x5598b0aaea40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5598b0ab1040_0, 0;
T_21.17 ;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0x5598b0ab0b90_0;
    %assign/vec4 v0x5598b0aae760_0, 0;
    %load/vec4 v0x5598b0aae8e0_0;
    %load/vec4 v0x5598b0aae760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.19, 8;
    %vpi_call/w 7 529 "$display", "[DMA]  B @%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab0b90_0, 0;
    %load/vec4 v0x5598b0aaea40_0;
    %load/vec4 v0x5598b0ab1120_0;
    %cmp/u;
    %jmp/0xz  T_21.21, 5;
    %load/vec4 v0x5598b0930b50_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5598b0930ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0aae6a0_0, 0;
    %load/vec4 v0x5598b0930b50_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5598b0930b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab0af0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5598b0ab1040_0, 0;
    %jmp T_21.22;
T_21.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0aaebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0ab1040_0, 0;
T_21.22 ;
T_21.19 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5598b0a6e090;
T_22 ;
    %wait E_0x5598b0932d00;
    %load/vec4 v0x5598b0ab4c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab5320_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5598b0ab5260_0;
    %load/vec4 v0x5598b0ab5320_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %vpi_call/w 7 81 "$display", "[DMA] start: dir=%0d addr=%08h len=%0d burst=%0d @%0t", v0x5598b0ab3e10_0, v0x5598b0ab3d40_0, v0x5598b0ab4120_0, v0x5598b0ab3710_0, $time {0 0 0};
T_22.2 ;
    %load/vec4 v0x5598b0ab5260_0;
    %assign/vec4 v0x5598b0ab5320_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5598b0a6e090;
T_23 ;
    %wait E_0x5598b0932d00;
    %load/vec4 v0x5598b0ab4c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab3fb0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5598b0ab4050_0;
    %assign/vec4 v0x5598b0ab3fb0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5598b0a6e090;
T_24 ;
    %wait E_0x5598b0932d00;
    %load/vec4 v0x5598b0ab4c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab3ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab3a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab4550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0ab3800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ab2960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ab4a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ab3630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab4870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab5a50_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab3ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab4870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab5a50_0, 0;
    %load/vec4 v0x5598b0ab53e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
    %jmp T_24.9;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab31a0_0, 0;
    %load/vec4 v0x5598b0ab5260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v0x5598b0ab44b0_0;
    %assign/vec4 v0x5598b0ab4550_0, 0;
    %load/vec4 v0x5598b0ab3710_0;
    %assign/vec4 v0x5598b0ab3800_0, 0;
    %load/vec4 v0x5598b0ab3d40_0;
    %assign/vec4 v0x5598b0ab2960_0, 0;
    %load/vec4 v0x5598b0ab4120_0;
    %assign/vec4 v0x5598b0ab4a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab3a60_0, 0;
    %load/vec4 v0x5598b0ab3e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.12, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_24.13, 8;
T_24.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_24.13, 8;
 ; End of false expr.
    %blend;
T_24.13;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
T_24.10 ;
    %jmp T_24.9;
T_24.3 ;
    %load/vec4 v0x5598b0ab4a10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v0x5598b0ab5620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0x5598b0ab45f0_0;
    %assign/vec4 v0x5598b0ab3630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab4870_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
T_24.16 ;
T_24.15 ;
    %jmp T_24.9;
T_24.4 ;
    %load/vec4 v0x5598b0ab4f40_0;
    %load/vec4 v0x5598b0ab4d20_0;
    %and;
    %load/vec4 v0x5598b0ab4e80_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab31a0_0, 0;
T_24.18 ;
    %load/vec4 v0x5598b0ab46d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v0x5598b0ab4550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v0x5598b0ab2960_0;
    %load/vec4 v0x5598b0ab3630_0;
    %add;
    %assign/vec4 v0x5598b0ab2960_0, 0;
T_24.22 ;
    %load/vec4 v0x5598b0ab31a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5598b0ab4a10_0;
    %load/vec4 v0x5598b0ab3630_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_24.24, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ab4a10_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v0x5598b0ab4a10_0;
    %load/vec4 v0x5598b0ab3630_0;
    %sub;
    %assign/vec4 v0x5598b0ab4a10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
T_24.25 ;
T_24.20 ;
    %jmp T_24.9;
T_24.5 ;
    %load/vec4 v0x5598b0ab4a10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0ab5010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %vpi_call/w 7 269 "$display", "[DMA] WR: rx_ok beats=%0d len=%0d @%0t", v0x5598b0ab3330_0, v0x5598b0ab45f0_0, $time {0 0 0};
T_24.26 ;
    %load/vec4 v0x5598b0ab4a10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
    %jmp T_24.29;
T_24.28 ;
    %load/vec4 v0x5598b0ab5010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.30, 8;
    %load/vec4 v0x5598b0ab45f0_0;
    %assign/vec4 v0x5598b0ab3630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab5a50_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
T_24.30 ;
T_24.29 ;
    %jmp T_24.9;
T_24.6 ;
    %load/vec4 v0x5598b0ab3b00_0;
    %load/vec4 v0x5598b0ab3410_0;
    %and;
    %load/vec4 v0x5598b0ab3570_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab31a0_0, 0;
T_24.32 ;
    %load/vec4 v0x5598b0ab58b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.34, 8;
    %vpi_call/w 7 285 "$display", "[DMA] WR done beat bytes=%0d rem_before=%0d @%0t", v0x5598b0ab3630_0, v0x5598b0ab4a10_0, $time {0 0 0};
    %load/vec4 v0x5598b0ab4550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.36, 8;
    %load/vec4 v0x5598b0ab2960_0;
    %load/vec4 v0x5598b0ab3630_0;
    %add;
    %assign/vec4 v0x5598b0ab2960_0, 0;
T_24.36 ;
    %load/vec4 v0x5598b0ab31a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5598b0ab4a10_0;
    %load/vec4 v0x5598b0ab3630_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_24.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ab4a10_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
    %jmp T_24.39;
T_24.38 ;
    %load/vec4 v0x5598b0ab4a10_0;
    %load/vec4 v0x5598b0ab3630_0;
    %sub;
    %assign/vec4 v0x5598b0ab4a10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
T_24.39 ;
T_24.34 ;
    %jmp T_24.9;
T_24.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ab3ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ab3a60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5598b0ab53e0_0, 0;
    %jmp T_24.9;
T_24.9 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5598b0ac4d00;
T_25 ;
    %wait E_0x5598b0932f50;
    %load/vec4 v0x5598b0ac6660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0ac63d0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x5598b0ac63d0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 2779054080, 0, 32;
    %load/vec4 v0x5598b0ac63d0_0;
    %add;
    %ix/getv/s 3, v0x5598b0ac63d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598b0ac6490, 0, 4;
    %load/vec4 v0x5598b0ac63d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5598b0ac63d0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac5d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac6ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac6040_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0ac5f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac59c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac6950_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0ac68b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ac6550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0ac5c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac6290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac6330_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5598b0ac6290_0;
    %nor/r;
    %assign/vec4 v0x5598b0ac5d40_0, 0;
    %load/vec4 v0x5598b0ac6330_0;
    %nor/r;
    %assign/vec4 v0x5598b0ac6ae0_0, 0;
    %load/vec4 v0x5598b0ac6950_0;
    %nor/r;
    %assign/vec4 v0x5598b0ac59c0_0, 0;
    %load/vec4 v0x5598b0ac5d40_0;
    %load/vec4 v0x5598b0ac5e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x5598b0ac5b80_0;
    %assign/vec4 v0x5598b0ac5c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ac6290_0, 0;
T_25.4 ;
    %load/vec4 v0x5598b0ac6ae0_0;
    %load/vec4 v0x5598b0ac6c70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ac6330_0, 0;
    %load/vec4 v0x5598b0ac6290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %fork t_3, S_0x5598b0ac5320;
    %jmp t_2;
    .scope S_0x5598b0ac5320;
t_3 ;
    %load/vec4 v0x5598b0ac5c50_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x5598b0ac54d0_0, 0, 32;
    %load/vec4 v0x5598b0ac6bd0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %load/vec4 v0x5598b0ac6a40_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 3, v0x5598b0ac54d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598b0ac6490, 0, 4;
T_25.10 ;
    %load/vec4 v0x5598b0ac6bd0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %load/vec4 v0x5598b0ac6a40_0;
    %parti/s 8, 8, 5;
    %ix/getv/s 3, v0x5598b0ac54d0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598b0ac6490, 4, 5;
T_25.12 ;
    %load/vec4 v0x5598b0ac6bd0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %load/vec4 v0x5598b0ac6a40_0;
    %parti/s 8, 16, 6;
    %ix/getv/s 3, v0x5598b0ac54d0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598b0ac6490, 4, 5;
T_25.14 ;
    %load/vec4 v0x5598b0ac6bd0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %load/vec4 v0x5598b0ac6a40_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 3, v0x5598b0ac54d0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598b0ac6490, 4, 5;
T_25.16 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0ac5f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ac6040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac6290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac6330_0, 0;
    %end;
    .scope S_0x5598b0ac4d00;
t_2 %join;
T_25.8 ;
T_25.6 ;
    %load/vec4 v0x5598b0ac6040_0;
    %load/vec4 v0x5598b0ac5ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac6040_0, 0;
T_25.18 ;
    %load/vec4 v0x5598b0ac59c0_0;
    %load/vec4 v0x5598b0ac5ab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %fork t_5, S_0x5598b0ac55d0;
    %jmp t_4;
    .scope S_0x5598b0ac55d0;
t_5 ;
    %load/vec4 v0x5598b0ac58b0_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x5598b0ac57d0_0, 0, 32;
    %ix/getv/s 4, v0x5598b0ac57d0_0;
    %load/vec4a v0x5598b0ac6490, 4;
    %assign/vec4 v0x5598b0ac6550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5598b0ac68b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0ac6950_0, 0;
    %end;
    .scope S_0x5598b0ac4d00;
t_4 %join;
T_25.20 ;
    %load/vec4 v0x5598b0ac6950_0;
    %load/vec4 v0x5598b0ac6810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0ac6950_0, 0;
T_25.22 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5598b0a143e0;
T_26 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5598b0a16b20_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x5598b0a588a0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5598b0a7e620_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5598b0a16830_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5598b09d4f80_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5598b09f5260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5598b0a7c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5598b0a03760_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0aa7400_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5598b0a01d40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b09d91c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0a58ce0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0a808e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b09f4100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b09f48b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0a7f780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0a11fd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0a03540_0, 0, 32;
    %end;
    .thread T_26, $init;
    .scope S_0x5598b0a143e0;
T_27 ;
    %fork t_7, S_0x5598b0a14750;
    %jmp t_6;
    .scope S_0x5598b0a14750;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0a1ec10_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x5598b0a1ec10_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_27.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5598b0a1ec10_0;
    %store/vec4a v0x5598b09fece0, 4, 0;
    %load/vec4 v0x5598b0a1ec10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5598b0a1ec10_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0a11fd0_0, 0, 1;
    %end;
    .scope S_0x5598b0a143e0;
t_6 %join;
    %end;
    .thread T_27;
    .scope S_0x5598b0a143e0;
T_28 ;
    %wait E_0x5598b0aad7f0;
    %load/vec4 v0x5598b0a11fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5598b0a03540_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5598b0a03540_0, 0;
    %load/vec4 v0x5598b0a03540_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b0a11fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a03540_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b0a16b20_0, 4, 5;
T_28.2 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5598b0a143e0;
T_29 ;
    %wait E_0x5598b0aad7b0;
    %load/vec4 v0x5598b0a56890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598b09d91c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5598b0a58ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %jmp T_29.12;
T_29.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %jmp T_29.12;
T_29.3 ;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_29.13, 4;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7e620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a7f780_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_29.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_29.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_29.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_29.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_29.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_29.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_29.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %jmp T_29.32;
T_29.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598b0a01d40_0, 0;
    %load/vec4 v0x5598b0a588a0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5598b0a03760_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %jmp T_29.32;
T_29.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %load/vec4 v0x5598b0a16b20_0;
    %assign/vec4 v0x5598b0a03760_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %jmp T_29.32;
T_29.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b0a16b20_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %jmp T_29.32;
T_29.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598b0a16b20_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %jmp T_29.32;
T_29.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5598b09d4f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_29.34, 8;
T_29.33 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_29.36, 9;
T_29.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_29.36, 9;
 ; End of false expr.
    %blend;
T_29.36;
    %jmp/0 T_29.34, 8;
 ; End of false expr.
    %blend;
T_29.34;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_29.38, 8;
T_29.37 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.40, 9;
T_29.39 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_29.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.42, 10;
T_29.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_29.42, 10;
 ; End of false expr.
    %blend;
T_29.42;
    %jmp/0 T_29.40, 9;
 ; End of false expr.
    %blend;
T_29.40;
    %jmp/0 T_29.38, 8;
 ; End of false expr.
    %blend;
T_29.38;
    %assign/vec4 v0x5598b0a01d40_0, 0;
    %jmp T_29.32;
T_29.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5598b09d4f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_29.44, 8;
T_29.43 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_29.46, 9;
T_29.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_29.46, 9;
 ; End of false expr.
    %blend;
T_29.46;
    %jmp/0 T_29.44, 8;
 ; End of false expr.
    %blend;
T_29.44;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_29.48, 8;
T_29.47 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.50, 9;
T_29.49 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_29.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.52, 10;
T_29.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_29.52, 10;
 ; End of false expr.
    %blend;
T_29.52;
    %jmp/0 T_29.50, 9;
 ; End of false expr.
    %blend;
T_29.50;
    %jmp/0 T_29.48, 8;
 ; End of false expr.
    %blend;
T_29.48;
    %assign/vec4 v0x5598b0a01d40_0, 0;
    %jmp T_29.32;
T_29.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5598b09d4f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_29.54, 8;
T_29.53 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_29.56, 9;
T_29.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_29.56, 9;
 ; End of false expr.
    %blend;
T_29.56;
    %jmp/0 T_29.54, 8;
 ; End of false expr.
    %blend;
T_29.54;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_29.58, 8;
T_29.57 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.60, 9;
T_29.59 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_29.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.62, 10;
T_29.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_29.62, 10;
 ; End of false expr.
    %blend;
T_29.62;
    %jmp/0 T_29.60, 9;
 ; End of false expr.
    %blend;
T_29.60;
    %jmp/0 T_29.58, 8;
 ; End of false expr.
    %blend;
T_29.58;
    %assign/vec4 v0x5598b0a01d40_0, 0;
    %jmp T_29.32;
T_29.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5598b09d4f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_29.64, 8;
T_29.63 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_29.66, 9;
T_29.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_29.66, 9;
 ; End of false expr.
    %blend;
T_29.66;
    %jmp/0 T_29.64, 8;
 ; End of false expr.
    %blend;
T_29.64;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_29.68, 8;
T_29.67 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.70, 9;
T_29.69 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_29.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.72, 10;
T_29.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_29.72, 10;
 ; End of false expr.
    %blend;
T_29.72;
    %jmp/0 T_29.70, 9;
 ; End of false expr.
    %blend;
T_29.70;
    %jmp/0 T_29.68, 8;
 ; End of false expr.
    %blend;
T_29.68;
    %assign/vec4 v0x5598b0a01d40_0, 0;
    %jmp T_29.32;
T_29.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5598b09d4f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_29.74, 8;
T_29.73 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_29.76, 9;
T_29.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_29.76, 9;
 ; End of false expr.
    %blend;
T_29.76;
    %jmp/0 T_29.74, 8;
 ; End of false expr.
    %blend;
T_29.74;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_29.78, 8;
T_29.77 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.80, 9;
T_29.79 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_29.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.82, 10;
T_29.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_29.82, 10;
 ; End of false expr.
    %blend;
T_29.82;
    %jmp/0 T_29.80, 9;
 ; End of false expr.
    %blend;
T_29.80;
    %jmp/0 T_29.78, 8;
 ; End of false expr.
    %blend;
T_29.78;
    %assign/vec4 v0x5598b0a01d40_0, 0;
    %jmp T_29.32;
T_29.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5598b09d4f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_29.84, 8;
T_29.83 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_29.86, 9;
T_29.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_29.86, 9;
 ; End of false expr.
    %blend;
T_29.86;
    %jmp/0 T_29.84, 8;
 ; End of false expr.
    %blend;
T_29.84;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_29.88, 8;
T_29.87 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_29.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.90, 9;
T_29.89 ; End of true expr.
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_29.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_29.92, 10;
T_29.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_29.92, 10;
 ; End of false expr.
    %blend;
T_29.92;
    %jmp/0 T_29.90, 9;
 ; End of false expr.
    %blend;
T_29.90;
    %jmp/0 T_29.88, 8;
 ; End of false expr.
    %blend;
T_29.88;
    %assign/vec4 v0x5598b0a01d40_0, 0;
    %jmp T_29.32;
T_29.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598b0a01d40_0, 0;
    %load/vec4 v0x5598b0a16b20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.93, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_29.96, 8;
T_29.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_29.96, 8;
 ; End of false expr.
    %blend;
T_29.96;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %jmp T_29.94;
T_29.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
T_29.94 ;
    %jmp T_29.32;
T_29.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598b0a01d40_0, 0;
    %load/vec4 v0x5598b0a16b20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.97, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.99, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_29.100, 8;
T_29.99 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_29.100, 8;
 ; End of false expr.
    %blend;
T_29.100;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %jmp T_29.98;
T_29.97 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
T_29.98 ;
    %jmp T_29.32;
T_29.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598b0a01d40_0, 0;
    %load/vec4 v0x5598b0a16b20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.101, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a16830_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.103, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_29.104, 8;
T_29.103 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_29.104, 8;
 ; End of false expr.
    %blend;
T_29.104;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %jmp T_29.102;
T_29.101 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
T_29.102 ;
    %jmp T_29.32;
T_29.28 ;
    %load/vec4 v0x5598b0a16b20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.105, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %jmp T_29.106;
T_29.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
T_29.106 ;
    %jmp T_29.32;
T_29.29 ;
    %load/vec4 v0x5598b0a16b20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.107, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %jmp T_29.108;
T_29.107 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
T_29.108 ;
    %jmp T_29.32;
T_29.30 ;
    %load/vec4 v0x5598b0a16b20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.109, 8;
    %fork t_9, S_0x5598b0a1c550;
    %jmp t_8;
    .scope S_0x5598b0a1c550;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0a1dab0_0, 0, 32;
T_29.111 ;
    %load/vec4 v0x5598b0a1dab0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_29.112, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5598b0a1dab0_0;
    %store/vec4a v0x5598b09fece0, 4, 0;
    %load/vec4 v0x5598b0a1dab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5598b0a1dab0_0, 0, 32;
    %jmp T_29.111;
T_29.112 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a11fd0_0, 0;
    %end;
    .scope S_0x5598b0a143e0;
t_8 %join;
    %jmp T_29.110;
T_29.109 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
T_29.110 ;
    %jmp T_29.32;
T_29.32 ;
    %pop/vec4 1;
T_29.13 ;
    %jmp T_29.12;
T_29.4 ;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_29.113, 4;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %jmp T_29.114;
T_29.113 ;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_29.115, 4;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %jmp T_29.116;
T_29.115 ;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_29.117, 4;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
T_29.117 ;
T_29.116 ;
T_29.114 ;
    %load/vec4 v0x5598b0a808e0_0;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0aa7400_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5598b0a808e0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0aa7400_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5598b0a808e0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0aa7400_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_29.119, 8;
    %load/vec4 v0x5598b09d4f80_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_29.121, 8;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.122, 8;
T_29.121 ; End of true expr.
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_29.123, 9;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.124, 9;
T_29.123 ; End of true expr.
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.124, 9;
 ; End of false expr.
    %blend;
T_29.124;
    %jmp/0 T_29.122, 8;
 ; End of false expr.
    %blend;
T_29.122;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b09d4f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %load/vec4 v0x5598b0a7f780_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5598b0a7f780_0, 0;
    %load/vec4 v0x5598b0a7f780_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_29.125, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_29.127, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %jmp T_29.128;
T_29.127 ;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_29.129, 4;
    %fork t_11, S_0x5598b0a0fa20;
    %jmp t_10;
    .scope S_0x5598b0a0fa20;
t_11 ;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_29.131, 4;
    %load/vec4 v0x5598b09f48b0_0;
    %store/vec4 v0x5598b08e74c0_0, 0, 32;
T_29.133 ;
    %load/vec4 v0x5598b08e74c0_0;
    %load/vec4 v0x5598b09f48b0_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_29.134, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x5598b08e74c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598b09fece0, 0, 4;
    %load/vec4 v0x5598b08e74c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5598b08e74c0_0, 0, 32;
    %jmp T_29.133;
T_29.134 ;
    %jmp T_29.132;
T_29.131 ;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_29.135, 4;
    %load/vec4 v0x5598b09f48b0_0;
    %store/vec4 v0x5598b08e74c0_0, 0, 32;
T_29.137 ;
    %load/vec4 v0x5598b08e74c0_0;
    %load/vec4 v0x5598b09f48b0_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_29.138, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x5598b08e74c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598b09fece0, 0, 4;
    %load/vec4 v0x5598b08e74c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5598b08e74c0_0, 0, 32;
    %jmp T_29.137;
T_29.138 ;
T_29.135 ;
T_29.132 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a11fd0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %end;
    .scope S_0x5598b0a143e0;
t_10 %join;
    %jmp T_29.130;
T_29.129 ;
    %load/vec4 v0x5598b0a01d40_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.139, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %jmp T_29.140;
T_29.139 ;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.141, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_29.142, 8;
T_29.141 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_29.142, 8;
 ; End of false expr.
    %blend;
T_29.142;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a7f780_0, 0;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_29.143, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %jmp T_29.144;
T_29.143 ;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_29.145, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %jmp T_29.146;
T_29.145 ;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_29.147, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %jmp T_29.148;
T_29.147 ;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_29.149, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %jmp T_29.150;
T_29.149 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
T_29.150 ;
T_29.148 ;
T_29.146 ;
T_29.144 ;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_29.151, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5598b0aa7400_0, 0;
T_29.151 ;
    %ix/getv 4, v0x5598b09d4f80_0;
    %load/vec4a v0x5598b09fece0, 4;
    %assign/vec4 v0x5598b0a03760_0, 0;
T_29.140 ;
T_29.130 ;
T_29.128 ;
T_29.125 ;
T_29.119 ;
    %jmp T_29.12;
T_29.5 ;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_29.153, 4;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %jmp T_29.154;
T_29.153 ;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_29.155, 4;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %jmp T_29.156;
T_29.155 ;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_29.157, 4;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
T_29.157 ;
T_29.156 ;
T_29.154 ;
    %load/vec4 v0x5598b0a808e0_0;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_29.159, 5;
    %load/vec4 v0x5598b0a7c5a0_0;
    %assign/vec4 v0x5598b09f5260_0, 0;
    %load/vec4 v0x5598b0a7c5a0_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5598b09d91c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
T_29.159 ;
    %jmp T_29.12;
T_29.6 ;
    %load/vec4 v0x5598b0a808e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %load/vec4 v0x5598b0a01d40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_29.161, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_29.163, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_29.164, 8;
T_29.163 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_29.164, 8;
 ; End of false expr.
    %blend;
T_29.164;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_29.165, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5598b0aa7400_0, 0;
    %jmp T_29.166;
T_29.165 ;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_29.167, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0aa7400_0, 0;
T_29.167 ;
T_29.166 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_29.169, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %jmp T_29.170;
T_29.169 ;
    %load/vec4 v0x5598b0a7e620_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_29.171, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %jmp T_29.172;
T_29.171 ;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_29.173, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %jmp T_29.174;
T_29.173 ;
    %load/vec4 v0x5598b0aa7400_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_29.175, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
    %jmp T_29.176;
T_29.175 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5598b0aa7230_0, 0;
T_29.176 ;
T_29.174 ;
T_29.172 ;
T_29.170 ;
    %ix/getv 4, v0x5598b09d4f80_0;
    %load/vec4a v0x5598b09fece0, 4;
    %assign/vec4 v0x5598b0a03760_0, 0;
T_29.161 ;
    %jmp T_29.12;
T_29.7 ;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.177, 4;
    %load/vec4 v0x5598b0a03760_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b0a59b60_0, 4, 1;
    %jmp T_29.178;
T_29.177 ;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_29.179, 4;
    %load/vec4 v0x5598b0a03760_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b0a59b60_0, 4, 1;
    %load/vec4 v0x5598b0a03760_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b0a59b60_0, 4, 1;
    %jmp T_29.180;
T_29.179 ;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_29.181, 4;
    %load/vec4 v0x5598b0a03760_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b0a59b60_0, 4, 1;
    %load/vec4 v0x5598b0a03760_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b0a59b60_0, 4, 1;
    %load/vec4 v0x5598b0a03760_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b0a59b60_0, 4, 1;
    %load/vec4 v0x5598b0a03760_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b0a59b60_0, 4, 1;
T_29.181 ;
T_29.180 ;
T_29.178 ;
    %load/vec4 v0x5598b0a03760_0;
    %ix/getv 4, v0x5598b0aa7400_0;
    %shiftl 4;
    %assign/vec4 v0x5598b0a03760_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5598b0a808e0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5598b0a808e0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_29.183, 8;
    %load/vec4 v0x5598b09d4f80_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x5598b09d4f80_0, 0;
    %load/vec4 v0x5598b09d4f80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5598b09fece0, 4;
    %assign/vec4 v0x5598b0a03760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b09d91c0_0;
    %nor/r;
    %load/vec4 v0x5598b0a7f780_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x5598b09d4f80_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.185, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
T_29.185 ;
    %load/vec4 v0x5598b0a7f780_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5598b0a7f780_0, 0;
T_29.183 ;
    %jmp T_29.12;
T_29.8 ;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.187, 4;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %jmp T_29.188;
T_29.187 ;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_29.189, 4;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
    %jmp T_29.190;
T_29.189 ;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_29.191, 4;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5598b0a7c5a0_0, 0;
T_29.191 ;
T_29.190 ;
T_29.188 ;
    %load/vec4 v0x5598b0a808e0_0;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5598b0a808e0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5598b0a808e0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_29.193, 8;
    %load/vec4 v0x5598b09d4f80_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x5598b09d4f80_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.195, 8;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.197, 8;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.198, 8;
T_29.197 ; End of true expr.
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_29.199, 9;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.200, 9;
T_29.199 ; End of true expr.
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.200, 9;
 ; End of false expr.
    %blend;
T_29.200;
    %jmp/0 T_29.198, 8;
 ; End of false expr.
    %blend;
T_29.198;
    %ix/getv 3, v0x5598b09d4f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5598b09fece0, 0, 4;
    %load/vec4 v0x5598b09d4f80_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x5598b09d4f80_0, 0;
T_29.195 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b0a7f780_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5598b0a7f780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598b0a11fd0_0, 0;
T_29.193 ;
    %jmp T_29.12;
T_29.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
    %jmp T_29.12;
T_29.10 ;
    %load/vec4 v0x5598b0a03760_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b0a59b60_0, 4, 1;
    %load/vec4 v0x5598b0a03760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5598b0a03760_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_29.201, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
T_29.201 ;
    %jmp T_29.12;
T_29.11 ;
    %load/vec4 v0x5598b0a03760_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b0a59b60_0, 4, 1;
    %load/vec4 v0x5598b0a03760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5598b0a03760_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %load/vec4 v0x5598b0a808e0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_29.203, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5598b0a808e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598b0a58ce0_0, 0;
T_29.203 ;
    %jmp T_29.12;
T_29.12 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5598b0a143e0;
T_30 ;
    %wait E_0x5598b07b3390;
    %load/vec4 v0x5598b0a11fd0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5598b0a16b20_0, 4, 1;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5598b0a16830_0, 0, 8;
    %load/vec4 v0x5598b0a808e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5598b09f4100_0, 0, 32;
    %load/vec4 v0x5598b09d4f80_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_30.0, 8;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0x5598b0aa7400_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_30.3, 9;
T_30.2 ; End of true expr.
    %load/vec4 v0x5598b0a7c5a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5598b0a59840_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_30.3, 9;
 ; End of false expr.
    %blend;
T_30.3;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5598b09f48b0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5598b09e9520;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0ac7510_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x5598b09e9520;
T_32 ;
    %delay 5000, 0;
    %load/vec4 v0x5598b0ac7510_0;
    %inv;
    %store/vec4 v0x5598b0ac7510_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5598b09e9520;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0acb0d0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x5598b09e9520;
T_34 ;
    %vpi_call/w 3 132 "$dumpfile", "int_csr_ce_fsm_dma_tb.vcd" {0 0 0};
    %vpi_call/w 3 132 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5598b09e9520 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x5598b09e9520;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0acacc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0acaae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598b0acaf40_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5598b0acaa20_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0acaea0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5598b0acae00_0, 0, 4;
    %pushi/vec4 10, 0, 32;
T_35.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.1, 5;
    %jmp/1 T_35.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5598b0932d00;
    %jmp T_35.0;
T_35.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598b0acb0d0_0, 0, 1;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 49, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 6208, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x5598b0a7d670_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x5598b0a20ed0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x5598b0a6f590;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5598b0ac94d0_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x5598b0ac94d0_0;
    %cmpi/s 20000, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x5598b0ac8310_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_35.3, 8;
    %wait E_0x5598b0932d00;
    %load/vec4 v0x5598b0ac94d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5598b0ac94d0_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %load/vec4 v0x5598b0ac8310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %vpi_call/w 3 163 "$fatal", 32'sb00000000000000000000000000000001, "DMA did not complete" {0 0 0};
T_35.4 ;
    %pushi/vec4 10, 0, 32;
T_35.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.7, 5;
    %jmp/1 T_35.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5598b0932d00;
    %jmp T_35.6;
T_35.7 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5598b0ac6490, 4;
    %pushi/vec4 2147483647, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5598b0ac6490, 4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %vpi_call/w 3 167 "$fatal", 32'sb00000000000000000000000000000001, "DMA read mismatch: %h", &A<v0x5598b0ac6490, 0> {0 0 0};
T_35.8 ;
    %vpi_call/w 3 168 "$display", "CSR+CE+FSM+DMA integration test passed" {0 0 0};
    %vpi_call/w 3 169 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x5598b09e9520;
T_36 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 175 "$display", "[int_csr_ce_fsm_dma_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 176 "$finish" {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb/int_csr_ce_fsm_dma_tb.v";
    "src/qspi_device.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/qspi_fsm.v";
    "src/fifo_tx.v";
    "src/axi4_ram_slave.v";
