#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Tue Oct 24 18:18:28 2017
# Process ID: 9212
# Current directory: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11224 C:\Users\Torgeir Leithe\Google Drive\stor-skole\TFE4141 Design av digitale system 1\RSA\Git\DD1_project\VHDL-code\Shell\Shell.xpr
# Log file: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/vivado.log
# Journal file: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
set_property source_mgmt_mode None [current_project]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/RSACoreTestBench_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Torgeir -notrace
couldn't read file "C:/Users/Torgeir": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 24 18:18:54 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_behav -key {Behavioral:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /RSACoreTestBench/ComFile was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 793.348 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 793.348 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z030fbv484-1
Top: RSACore
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 868.445 ; gain = 45.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:88]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:99]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
WARNING: [Synth 8-614] signal 'a_bit' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
WARNING: [Synth 8-3848] Net CoreFinished in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:43]
WARNING: [Synth 8-3848] Net reset_ME in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
WARNING: [Synth 8-3331] design RSACore has unconnected port CoreFinished
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 904.770 ; gain = 82.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ModExp:reset_n to constant 0 [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 904.770 ; gain = 82.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030fbv484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1270.199 ; gain = 447.715
12 Infos, 44 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1270.199 ; gain = 447.715
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1316.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:96]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:106]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
WARNING: [Synth 8-614] signal 'a_bit' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
WARNING: [Synth 8-3848] Net reset_ME in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1316.801 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ModExp:reset_n to constant 0 [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1316.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1324.645 ; gain = 7.844
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.645 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 163.83 us
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1324.645 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1324.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:98]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:108]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
WARNING: [Synth 8-614] signal 'a_bit' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
WARNING: [Synth 8-3848] Net reset_ME in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1324.645 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ModExp:reset_n to constant 0 [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1324.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1340.387 ; gain = 15.742
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1340.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:105]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:98]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1340.387 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1340.387 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1340.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:115]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
WARNING: [Synth 8-614] signal 'a_bit' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
WARNING: [Synth 8-3848] Net reset_ME in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1340.387 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ModExp:reset_n to constant 0 [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1340.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1351.504 ; gain = 11.117
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1351.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'StartRSA' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:90]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:115]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
WARNING: [Synth 8-614] signal 'a_bit' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
WARNING: [Synth 8-3848] Net reset_ME in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1351.504 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ModExp:reset_n to constant 0 [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1351.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1360.293 ; gain = 8.789
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.293 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.293 ; gain = 0.000
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
ERROR: [filemgmt 56-220] Caught exception before/during exec of srcscanner. (ERROR: [Common 17-70] Application Exception: Failed to open logFile
)
run 163.83 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.293 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1360.293 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
run 163.83 us
run 163.83 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-673] unsupported clock expression [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:93]
WARNING: [Synth 8-614] signal 'StartRSA' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:90]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-673] unsupported clock expression [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:93]
WARNING: [Synth 8-614] signal 'StartRSA' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:90]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:36]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:49]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:96]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:108]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:121]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:134]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:187]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:201]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:215]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:243]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:257]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:278]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:422]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:452]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:471]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:492]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:529]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:546]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:567]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:577]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:592]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:617]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:632]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:643]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:661]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:696]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:709]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:722]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:736]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:750]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:760]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:780]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_PS [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:796]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:806]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:816]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:831]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:841]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:859]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:869]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:884]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:900]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:911]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:921]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:931]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:941]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:951]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:979]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:1028]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMACE4 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:1838]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:2754]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:2764]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:2810]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:2881]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:2929]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:2987]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3032]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3046]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DPHY_DIFFINBUF [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3063]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3085]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3158]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3232]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3311]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3428]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3562]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3714]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3748]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3768]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3782]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3799]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3817]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3835]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3852]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3865]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3878]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3891]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3904]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3924]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3938]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3951]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3984]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3998]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4016]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4036]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-673] unsupported clock expression [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:93]
WARNING: [Synth 8-614] signal 'StartRSA' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:90]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.293 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-673] unsupported clock expression [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:93]
WARNING: [Synth 8-614] signal 'StartRSA' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:90]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.293 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-673] unsupported clock expression [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:93]
WARNING: [Synth 8-614] signal 'StartRSA' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:90]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.293 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-673] unsupported clock expression [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:94]
WARNING: [Synth 8-614] signal 'StartRSA' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:91]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.293 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-673] unsupported clock expression [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.293 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
run 163.83 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-673] unsupported clock expression [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-673] unsupported clock expression [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.293 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:122]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
WARNING: [Synth 8-614] signal 'a_bit' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1406.359 ; gain = 46.066
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
ERROR: [Synth 8-673] unsupported clock expression [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1406.359 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1406.359 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:122]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
WARNING: [Synth 8-614] signal 'a_bit' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1406.359 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1406.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1409.672 ; gain = 3.313
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1409.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
WARNING: [Synth 8-614] signal 'a_bit' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1409.672 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1409.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1423.637 ; gain = 13.965
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
run 163.83 us
run 163.83 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
run 163.83 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1423.637 ; gain = 0.000
run 163.83 us
run 163.83 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/RSACoreTestBench_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Torgeir -notrace
couldn't read file "C:/Users/Torgeir": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 24 23:30:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RSACoreTestBench_behav -key {Behavioral:sim_1:Functional:RSACoreTestBench} -tclbatch {RSACoreTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source RSACoreTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /RSACoreTestBench/ComFile was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RSACoreTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.637 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.637 ; gain = 0.000
run 163.83 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.637 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
run 163.83 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
run 163.83 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
run 163.83 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1423.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ModExp' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-614] signal 'rr_n' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MonPro' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
WARNING: [Synth 8-614] signal 'a_bit' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MonPro_loop' [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MonPro_loop' (1#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:38]
WARNING: [Synth 8-614] signal 'n_in' is read in the process but is not in the sensitivity list [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (2#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ModExp' (3#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd:51]
WARNING: [Synth 8-3848] Net DataOut in module/entity RSACore does not have driver. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd:47]
WARNING: [Synth 8-3331] design MonPro_loop has unconnected port a_bit[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design RSACore has unconnected port DataOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.637 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/constrs_1/imports/new/ModExp_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1431.852 ; gain = 8.215
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
run 163.83 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RSACoreTestBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/ComFile.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFileFasit.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav/SmallComFile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RSACoreTestBench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_loop
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/imports/new/ModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ModExp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sources_1/new/Shell.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSAParameters.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/CompDecl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.srcs/sim_1/imports/RSA/RSACoreTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RSACoreTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 34ca5ff7945d4538a3f6dbaea213c66c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MonPro_loop [monpro_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.MonPro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.ModExp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
run 163.83 us
launch_runs synth_1 -jobs 2
[Tue Oct 24 23:52:19 2017] Launched synth_1...
Run output will be captured here: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Oct 24 23:53:41 2017] Launched synth_1...
Run output will be captured here: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 2
[Wed Oct 25 00:12:42 2017] Launched synth_1...
Run output will be captured here: C:/Users/Torgeir Leithe/Google Drive/stor-skole/TFE4141 Design av digitale system 1/RSA/Git/DD1_project/VHDL-code/Shell/Shell.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 00:14:29 2017...
