Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 13 10:17:13 2025
| Host         : A53WS031 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TS_CTRL_control_sets_placed.rpt
| Design       : TS_CTRL
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |              37 |            7 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |              41 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+------------------------+------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | UART01/s_LED1          |                              |                1 |              1 |
|  CLK_IBUF_BUFG | UART01/BYTE            |                              |                1 |              4 |
|  CLK_IBUF_BUFG | SEND                   | UART01/txData[8]_i_1_n_1     |                3 |              8 |
|  CLK_IBUF_BUFG |                        |                              |                6 |              9 |
|  CLK_IBUF_BUFG |                        | UART01/bitTmr                |                4 |             14 |
|  n_0_66_BUFG   |                        |                              |               11 |             32 |
|  CLK_IBUF_BUFG | s_CNT_BFFR[31]_i_1_n_1 |                              |                5 |             32 |
|  CLK_IBUF_BUFG | CNTR01/sel             | CNTR01/CNT_BUFFER[0]_i_3_n_1 |                8 |             32 |
|  CLK_IBUF_BUFG | UART01/txBit_i_2_n_1   | UART01/READY                 |                8 |             33 |
+----------------+------------------------+------------------------------+------------------+----------------+


