{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1518696237986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1518696237987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 17:33:57 2018 " "Processing started: Thu Feb 15 17:33:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1518696237987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1518696237987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1518696237987 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1518696238188 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"(\", or an identifier, or  unary operator TopLevel.vhdl(71) " "VHDL syntax error at TopLevel.vhdl(71) near text \";\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "TopLevel.vhdl" "" { Text "/home/student/16d070044/final/TopLevel.vhdl" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1518696238848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file TopLevel.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696238850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "/home/student/16d070044/final/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238853 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "/home/student/16d070044/final/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696238853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "/home/student/16d070044/final/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238854 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "/home/student/16d070044/final/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696238854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/student/16d070044/final/Testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238856 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/student/16d070044/final/Testbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696238856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/student/16d070044/final/DUT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238857 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/student/16d070044/final/DUT.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696238857 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX alu.vhd " "Entity \"MUX\" obtained from \"alu.vhd\" instead of from Quartus II megafunction library" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 43 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1518696238860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 22 11 " "Found 22 design units, including 11 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-behave " "Found design unit 1: shifter-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX_bit-behave " "Found design unit 2: MUX_bit-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MUX-behave " "Found design unit 3: MUX-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 shift_left-behave " "Found design unit 4: shift_left-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 shifter_R-behave " "Found design unit 5: shifter_R-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_right-behave " "Found design unit 6: shift_right-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 onebit_fulladder-behave " "Found design unit 7: onebit_fulladder-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 242 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 inverter-behave " "Found design unit 8: inverter-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 eightbit-behave " "Found design unit 9: eightbit-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 281 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Subtractor-behave " "Found design unit 10: Subtractor-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alu-behave " "Found design unit 11: alu-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 347 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_bit " "Found entity 2: MUX_bit" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX " "Found entity 3: MUX" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_left " "Found entity 4: shift_left" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "5 shifter_R " "Found entity 5: shifter_R" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_right " "Found entity 6: shift_right" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "7 onebit_fulladder " "Found entity 7: onebit_fulladder" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "8 inverter " "Found entity 8: inverter" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "9 eightbit " "Found entity 9: eightbit" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "10 Subtractor " "Found entity 10: Subtractor" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""} { "Info" "ISGN_ENTITY_NAME" "11 alu " "Found entity 11: alu" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696238861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696238861 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1518696238946 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 15 17:33:58 2018 " "Processing ended: Thu Feb 15 17:33:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1518696238946 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1518696238946 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1518696238946 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1518696238946 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1518696239534 ""}
