INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/design/pipeline_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/new/IfIdReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfIdReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/RegFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/instructionmemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/imm_Gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_Gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/datamemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/ALUController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/design/RISC_V.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.srcs/sources_1/imports/lab-2/verif/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/joshu/OneDrive/Documents/Winter 2018/CSE 132L/project_3/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
